
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000001    1.088842 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007858    0.084684    0.131490    1.220332 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084684    0.000009    1.220340 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003895    0.079806    0.111680    1.332021 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079806    0.000012    1.332033 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.049895    0.072650    1.404682 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.049895    0.000002    1.404684 v _273_/A (sg13g2_nor2_1)
     1    0.003923    0.057668    0.068921    1.473605 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057668    0.000010    1.473614 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003769    0.053927    0.064437    1.538051 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053927    0.000014    1.538065 v output15/A (sg13g2_buf_2)
     1    0.052699    0.089581    0.145902    1.683967 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089583    0.000492    1.684459 v sine_out[1] (out)
                                              1.684459   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.684459   data arrival time
---------------------------------------------------------------------------------------------
                                              2.115541   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000001    1.088842 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007858    0.084684    0.131490    1.220332 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084684    0.000024    1.220355 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003285    0.078349    0.100049    1.320404 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078349    0.000008    1.320412 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033814    0.130209    1.450621 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033814    0.000001    1.450622 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005606    0.076103    0.074075    1.524697 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.076103    0.000047    1.524744 v output4/A (sg13g2_buf_2)
     1    0.053090    0.090330    0.156984    1.681728 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090332    0.000564    1.682291 v sine_out[0] (out)
                                              1.682291   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.682291   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117709   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000011    1.088851 ^ _185_/B (sg13g2_nor2_2)
     5    0.016321    0.066875    0.096275    1.185127 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.066875    0.000016    1.185142 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004656    0.086452    0.103078    1.288220 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.086452    0.000028    1.288248 ^ output29/A (sg13g2_buf_2)
     1    0.053531    0.115707    0.168719    1.456967 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.115709    0.000649    1.457616 ^ sine_out[32] (out)
                                              1.457616   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.457616   data arrival time
---------------------------------------------------------------------------------------------
                                              2.342384   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000021    1.088861 ^ _147_/B (sg13g2_nand2_1)
     2    0.010467    0.088742    0.129705    1.218566 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088742    0.000136    1.218702 v _275_/B (sg13g2_nor2_1)
     1    0.004412    0.065844    0.077881    1.296583 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.065844    0.000022    1.296605 ^ output30/A (sg13g2_buf_2)
     1    0.052644    0.113842    0.157408    1.454013 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113842    0.000480    1.454494 ^ sine_out[3] (out)
                                              1.454494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.454494   data arrival time
---------------------------------------------------------------------------------------------
                                              2.345506   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000011    1.088851 ^ _185_/B (sg13g2_nor2_2)
     5    0.016321    0.066875    0.096275    1.185127 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.066875    0.000007    1.185133 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005294    0.073670    0.098181    1.283314 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.073670    0.000040    1.283354 ^ output27/A (sg13g2_buf_2)
     1    0.053294    0.115186    0.162103    1.445457 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115187    0.000605    1.446062 ^ sine_out[30] (out)
                                              1.446062   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.446062   data arrival time
---------------------------------------------------------------------------------------------
                                              2.353938   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000021    1.088861 ^ _147_/B (sg13g2_nand2_1)
     2    0.010467    0.088742    0.129705    1.218566 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088742    0.000134    1.218700 v _149_/B (sg13g2_nand2_1)
     1    0.006823    0.052153    0.070282    1.288982 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052153    0.000073    1.289055 ^ output10/A (sg13g2_buf_2)
     1    0.051825    0.112134    0.149599    1.438653 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112134    0.000328    1.438982 ^ sine_out[15] (out)
                                              1.438982   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.438982   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361018   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000011    1.088851 ^ _185_/B (sg13g2_nor2_2)
     5    0.016321    0.066875    0.096275    1.185127 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.066875    0.000017    1.185144 v _278_/B (sg13g2_nor2_1)
     1    0.006570    0.077347    0.084423    1.269567 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.077347    0.000067    1.269634 ^ output33/A (sg13g2_buf_2)
     1    0.052202    0.112985    0.162519    1.432153 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.112985    0.000403    1.432557 ^ sine_out[6] (out)
                                              1.432557   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.432557   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367443   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000163    0.911944 v _141_/A (sg13g2_or2_1)
     3    0.011377    0.051065    0.125800    1.037744 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.051065    0.000002    1.037746 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008212    0.115591    0.122375    1.160121 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.115591    0.000045    1.160167 ^ _174_/B (sg13g2_nand2_1)
     1    0.004003    0.044669    0.077878    1.238044 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.044669    0.000014    1.238059 v _175_/B (sg13g2_nand2_1)
     1    0.004650    0.036328    0.046423    1.284482 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036328    0.000027    1.284508 ^ output22/A (sg13g2_buf_2)
     1    0.052419    0.113290    0.142541    1.427049 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113290    0.000447    1.427495 ^ sine_out[26] (out)
                                              1.427495   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.427495   data arrival time
---------------------------------------------------------------------------------------------
                                              2.372504   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000032    1.057580 v _138_/B (sg13g2_nor2_1)
     2    0.008032    0.108710    0.123453    1.181033 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.108710    0.000011    1.181044 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003213    0.049175    0.085878    1.266921 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.049175    0.000007    1.266928 v output8/A (sg13g2_buf_2)
     1    0.051942    0.088388    0.142853    1.409781 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088389    0.000352    1.410133 v sine_out[13] (out)
                                              1.410133   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.410133   data arrival time
---------------------------------------------------------------------------------------------
                                              2.389867   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000066    1.079529 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004465    0.123713    0.135638    1.215167 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.123713    0.000024    1.215191 ^ output12/A (sg13g2_buf_2)
     1    0.051781    0.112502    0.180499    1.395690 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112502    0.000320    1.396010 ^ sine_out[17] (out)
                                              1.396010   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.396010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403990   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000033    1.098497 v _212_/B (sg13g2_nor2_1)
     2    0.009854    0.102071    0.104691    1.203189 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102071    0.000009    1.203197 ^ output26/A (sg13g2_buf_2)
     1    0.052289    0.113286    0.173958    1.377156 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.113286    0.000414    1.377570 ^ sine_out[2] (out)
                                              1.377570   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.377570   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422430   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000032    1.057580 v _138_/B (sg13g2_nor2_1)
     2    0.008032    0.108710    0.123453    1.181033 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.108710    0.000017    1.181050 ^ _279_/B (sg13g2_nor2_1)
     1    0.004425    0.037129    0.057224    1.238274 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.037129    0.000024    1.238298 v output34/A (sg13g2_buf_2)
     1    0.052613    0.089334    0.137719    1.376017 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089335    0.000474    1.376491 v sine_out[7] (out)
                                              1.376491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.376491   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423509   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000035    1.057583 v _156_/B (sg13g2_nand2b_1)
     2    0.007525    0.074178    0.096683    1.154266 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074178    0.000020    1.154285 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003690    0.046790    0.076325    1.230611 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046790    0.000013    1.230624 v output13/A (sg13g2_buf_2)
     1    0.051824    0.088191    0.141587    1.372210 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088191    0.000328    1.372539 v sine_out[18] (out)
                                              1.372539   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.372539   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427461   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000015    1.088855 ^ _171_/A (sg13g2_nand2_1)
     1    0.003574    0.062781    0.084116    1.172971 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062781    0.000009    1.172980 v _172_/B (sg13g2_nand2_1)
     1    0.004249    0.038487    0.051749    1.224728 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038487    0.000021    1.224749 ^ output21/A (sg13g2_buf_2)
     1    0.052159    0.112768    0.143276    1.368025 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.112768    0.000395    1.368420 ^ sine_out[25] (out)
                                              1.368420   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.368420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431580   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000035    1.057583 v _156_/B (sg13g2_nand2b_1)
     2    0.007525    0.074178    0.096683    1.154266 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074178    0.000021    1.154287 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003982    0.043246    0.069560    1.223847 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043246    0.000017    1.223865 v output23/A (sg13g2_buf_2)
     1    0.052462    0.089147    0.140511    1.364375 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.089148    0.000455    1.364831 v sine_out[27] (out)
                                              1.364831   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.364831   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435169   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000107    1.080144 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003560    0.073975    0.108395    1.188539 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.073975    0.000011    1.188551 v output25/A (sg13g2_buf_2)
     1    0.052904    0.090032    0.155769    1.344319 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090033    0.000533    1.344852 v sine_out[29] (out)
                                              1.344852   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.344852   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455148   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000124    1.080161 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003647    0.063927    0.112415    1.192576 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.063927    0.000013    1.192589 v output17/A (sg13g2_buf_2)
     1    0.051954    0.088509    0.149975    1.342564 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088509    0.000354    1.342918 v sine_out[21] (out)
                                              1.342918   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.342918   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457082   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000023    1.080060 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003121    0.062160    0.109526    1.189586 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062160    0.000006    1.189592 v output5/A (sg13g2_buf_2)
     1    0.052041    0.088630    0.149210    1.338802 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088630    0.000371    1.339173 v sine_out[10] (out)
                                              1.339173   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.339173   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460827   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000177    0.911958 v _158_/B (sg13g2_nor2_1)
     3    0.011730    0.111650    0.101918    1.013876 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.111650    0.000002    1.013879 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003321    0.055353    0.087153    1.101031 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055353    0.000006    1.101037 v _160_/B (sg13g2_nor2_1)
     1    0.005590    0.068188    0.074546    1.175583 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.068188    0.000043    1.175626 ^ output14/A (sg13g2_buf_2)
     1    0.051868    0.112276    0.157571    1.333198 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112276    0.000337    1.333535 ^ sine_out[19] (out)
                                              1.333535   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.333535   data arrival time
---------------------------------------------------------------------------------------------
                                              2.466465   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000021    1.057569 v _166_/A (sg13g2_nor2_1)
     1    0.003160    0.063193    0.093660    1.151228 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063193    0.000002    1.151230 ^ _167_/B (sg13g2_nor2_1)
     1    0.005060    0.034008    0.046040    1.197270 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.034008    0.000034    1.197304 v output19/A (sg13g2_buf_2)
     1    0.052072    0.088484    0.135671    1.332975 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088484    0.000378    1.333352 v sine_out[23] (out)
                                              1.333352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.333352   data arrival time
---------------------------------------------------------------------------------------------
                                              2.466647   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000002    1.079465 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003258    0.064509    0.077869    1.157334 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064509    0.000006    1.157340 ^ output6/A (sg13g2_buf_2)
     1    0.052029    0.112591    0.155959    1.313300 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112591    0.000369    1.313668 ^ sine_out[11] (out)
                                              1.313668   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.313668   data arrival time
---------------------------------------------------------------------------------------------
                                              2.486332   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000066    1.079529 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003425    0.057547    0.078864    1.158393 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.057547    0.000009    1.158401 ^ output18/A (sg13g2_buf_2)
     1    0.051998    0.112504    0.152482    1.310884 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112504    0.000363    1.311246 ^ sine_out[22] (out)
                                              1.311246   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.311246   data arrival time
---------------------------------------------------------------------------------------------
                                              2.488754   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000026    1.079489 v _277_/B (sg13g2_nor2_1)
     1    0.005379    0.065343    0.069853    1.149342 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.065343    0.000041    1.149383 ^ output32/A (sg13g2_buf_2)
     1    0.052246    0.113033    0.156647    1.306030 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.113033    0.000412    1.306442 ^ sine_out[5] (out)
                                              1.306442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.306442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493558   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000033    1.080071 ^ _276_/B (sg13g2_nor2_1)
     1    0.005335    0.055556    0.079053    1.159124 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.055556    0.000041    1.159165 v output31/A (sg13g2_buf_2)
     1    0.052289    0.088965    0.146272    1.305438 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088966    0.000421    1.305858 v sine_out[4] (out)
                                              1.305858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.305858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.494142   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000026    1.098491 v _145_/B (sg13g2_nand2_1)
     1    0.005053    0.042242    0.055616    1.154106 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.042242    0.000034    1.154140 ^ output9/A (sg13g2_buf_2)
     1    0.051868    0.112189    0.144760    1.298900 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112189    0.000337    1.299237 ^ sine_out[14] (out)
                                              1.299237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.299237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.500763   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000002    1.011347 ^ _169_/A (sg13g2_nand2_1)
     1    0.003317    0.046180    0.064870    1.076217 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046180    0.000005    1.076222 v _170_/B (sg13g2_nand2_1)
     1    0.004509    0.036122    0.046538    1.122760 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036122    0.000025    1.122785 ^ output20/A (sg13g2_buf_2)
     1    0.052115    0.112672    0.142053    1.264837 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112672    0.000386    1.265224 ^ sine_out[24] (out)
                                              1.265224   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.265224   data arrival time
---------------------------------------------------------------------------------------------
                                              2.534776   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000185    0.758044 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003222    0.055173    0.071294    0.829338 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.055173    0.000001    0.829340 ^ _179_/B (sg13g2_nand2_1)
     2    0.008411    0.064363    0.079302    0.908641 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064363    0.000041    0.908683 v _281_/B (sg13g2_nor2_1)
     1    0.007026    0.080342    0.086429    0.995111 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.080342    0.000080    0.995192 ^ output35/A (sg13g2_buf_2)
     1    0.052301    0.113195    0.164128    1.159320 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113195    0.000417    1.159737 ^ sine_out[8] (out)
                                              1.159737   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.159737   data arrival time
---------------------------------------------------------------------------------------------
                                              2.640263   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000185    0.758044 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003222    0.055173    0.071294    0.829338 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.055173    0.000001    0.829340 ^ _179_/B (sg13g2_nand2_1)
     2    0.008411    0.064363    0.079302    0.908641 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064363    0.000026    0.908667 v _180_/B (sg13g2_nand2_1)
     1    0.003911    0.037632    0.051206    0.959873 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037632    0.000015    0.959888 ^ output24/A (sg13g2_buf_2)
     1    0.052830    0.114127    0.143714    1.103602 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114128    0.000518    1.104120 ^ sine_out[28] (out)
                                              1.104120   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.104120   data arrival time
---------------------------------------------------------------------------------------------
                                              2.695880   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000078    0.426011 ^ fanout57/A (sg13g2_buf_1)
     4    0.022974    0.100316    0.133222    0.559233 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.100316    0.000061    0.559295 ^ _181_/B (sg13g2_and2_1)
     4    0.015182    0.072941    0.146879    0.706174 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072941    0.000057    0.706231 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004547    0.048309    0.062095    0.768326 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048309    0.000027    0.768353 v output28/A (sg13g2_buf_2)
     1    0.053389    0.090599    0.143885    0.912238 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090601    0.000620    0.912857 v sine_out[31] (out)
                                              0.912857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.912857   data arrival time
---------------------------------------------------------------------------------------------
                                              2.887143   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000047    0.304287 v fanout61/A (sg13g2_buf_2)
     5    0.026643    0.053009    0.109065    0.413352 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.053011    0.000392    0.413745 v fanout60/A (sg13g2_buf_8)
     8    0.029672    0.027073    0.089594    0.503338 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027073    0.000012    0.503350 v _131_/A (sg13g2_or2_1)
     6    0.021617    0.083268    0.155449    0.658799 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.083268    0.000071    0.658870 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003474    0.066171    0.082316    0.741186 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.066171    0.000009    0.741195 ^ output36/A (sg13g2_buf_2)
     1    0.052116    0.112772    0.156890    0.898085 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112772    0.000386    0.898471 ^ sine_out[9] (out)
                                              0.898471   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.898471   data arrival time
---------------------------------------------------------------------------------------------
                                              2.901529   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000039    0.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002985    0.020207    0.160924    0.280091 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020207    0.000004    0.280095 v fanout70/A (sg13g2_buf_2)
     5    0.026452    0.052110    0.095894    0.375989 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052110    0.000188    0.376176 v fanout69/A (sg13g2_buf_8)
     8    0.032711    0.028031    0.090209    0.466385 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028037    0.000078    0.466463 v _125_/A (sg13g2_inv_2)
     3    0.019449    0.046686    0.047813    0.514276 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.046686    0.000063    0.514338 ^ _161_/A (sg13g2_nand2_1)
     3    0.012273    0.082570    0.089005    0.603343 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.082570    0.000082    0.603425 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004075    0.064196    0.096667    0.700093 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.064196    0.000018    0.700110 ^ output16/A (sg13g2_buf_2)
     1    0.051911    0.112350    0.155655    0.855766 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112350    0.000346    0.856111 ^ sine_out[20] (out)
                                              0.856111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.856111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.943889   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000047    0.304287 v fanout61/A (sg13g2_buf_2)
     5    0.026643    0.053009    0.109065    0.413352 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.053011    0.000392    0.413745 v fanout60/A (sg13g2_buf_8)
     8    0.029672    0.027073    0.089594    0.503338 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027073    0.000064    0.503402 v _130_/A (sg13g2_nor2_1)
     2    0.010781    0.104180    0.102025    0.605427 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.104180    0.000063    0.605490 ^ _284_/A (sg13g2_and2_1)
     1    0.003576    0.030728    0.108584    0.714075 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030728    0.000011    0.714086 ^ output7/A (sg13g2_buf_2)
     1    0.051955    0.112327    0.139184    0.853270 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112327    0.000354    0.853624 ^ sine_out[12] (out)
                                              0.853624   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.853624   data arrival time
---------------------------------------------------------------------------------------------
                                              2.946376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008184    0.034006    0.173634    0.292781 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034006    0.000011    0.292793 v fanout68/A (sg13g2_buf_2)
     6    0.025708    0.051271    0.101383    0.394176 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.051271    0.000218    0.394395 v _142_/A (sg13g2_or2_1)
     7    0.028053    0.098536    0.180682    0.575077 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098536    0.000129    0.575205 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005159    0.073410    0.108933    0.684139 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.073410    0.000037    0.684175 ^ output11/A (sg13g2_buf_2)
     1    0.051812    0.112180    0.160079    0.844255 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112180    0.000326    0.844580 ^ sine_out[16] (out)
                                              0.844580   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.844580   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955420   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000033    1.098497 v _212_/B (sg13g2_nor2_1)
     2    0.009854    0.102071    0.104691    1.203189 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102071    0.000057    1.203245 ^ _213_/C (sg13g2_nand3_1)
     2    0.010265    0.107935    0.142622    1.345868 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107935    0.000042    1.345910 v _214_/B (sg13g2_xnor2_1)
     1    0.002155    0.036660    0.111841    1.457750 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036660    0.000004    1.457755 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001759    0.033614    0.371566    1.829321 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.033614    0.000002    1.829322 v _300_/D (sg13g2_dfrbpq_1)
                                              1.829322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    5.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919732   clock uncertainty
                                  0.000000    4.919732   clock reconvergence pessimism
                                 -0.116776    4.802956   library setup time
                                              4.802956   data required time
---------------------------------------------------------------------------------------------
                                              4.802956   data required time
                                             -1.829322   data arrival time
---------------------------------------------------------------------------------------------
                                              2.973633   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007476    0.031978    0.172223    0.291955 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031978    0.000024    0.291979 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004012    0.039705    0.376828    0.668807 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.039705    0.000018    0.668825 v output2/A (sg13g2_buf_2)
     1    0.050709    0.086434    0.137048    0.805872 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086434    0.000135    0.806008 v sign (out)
                                              0.806008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.806008   data arrival time
---------------------------------------------------------------------------------------------
                                              2.993992   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000001    1.151540 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009809    0.137020    0.157636    1.309176 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137020    0.000044    1.309220 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009356    0.083383    0.123450    1.432670 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083383    0.000029    1.432700 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006953    0.111746    0.126244    1.558944 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.111746    0.000029    1.558973 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001766    0.056729    0.110424    1.669397 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.056729    0.000002    1.669399 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.669399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    5.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919149   clock uncertainty
                                  0.000000    4.919149   clock reconvergence pessimism
                                 -0.124329    4.794820   library setup time
                                              4.794820   data required time
---------------------------------------------------------------------------------------------
                                              4.794820   data required time
                                             -1.669399   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125421   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000001    1.151540 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009809    0.137020    0.157636    1.309176 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137020    0.000044    1.309220 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009356    0.083383    0.123450    1.432670 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083383    0.000034    1.432704 v _208_/B (sg13g2_xor2_1)
     1    0.001830    0.049189    0.109191    1.541895 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.049189    0.000002    1.541897 v _298_/D (sg13g2_dfrbpq_1)
                                              1.541897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    5.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919145   clock uncertainty
                                  0.000000    4.919145   clock reconvergence pessimism
                                 -0.122556    4.796588   library setup time
                                              4.796588   data required time
---------------------------------------------------------------------------------------------
                                              4.796588   data required time
                                             -1.541897   data arrival time
---------------------------------------------------------------------------------------------
                                              3.254692   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007476    0.031978    0.172223    0.291955 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031978    0.000031    0.291986 v _127_/A (sg13g2_inv_1)
     1    0.007143    0.038062    0.042573    0.334559 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038062    0.000079    0.334637 ^ output3/A (sg13g2_buf_2)
     1    0.050875    0.110159    0.141417    0.476054 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110159    0.000165    0.476219 ^ signB (out)
                                              0.476219   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.476219   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323781   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000033    1.098497 v _212_/B (sg13g2_nor2_1)
     2    0.009854    0.102071    0.104691    1.203189 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102071    0.000057    1.203245 ^ _213_/C (sg13g2_nand3_1)
     2    0.010265    0.107935    0.142622    1.345868 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107935    0.000005    1.345872 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003044    0.068837    0.061016    1.406888 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.068837    0.000001    1.406890 ^ _219_/A (sg13g2_inv_1)
     1    0.002115    0.022759    0.036067    1.442957 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022759    0.000005    1.442962 v _301_/D (sg13g2_dfrbpq_1)
                                              1.442962   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    5.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919704   clock uncertainty
                                  0.000000    4.919704   clock reconvergence pessimism
                                 -0.112866    4.806838   library setup time
                                              4.806838   data required time
---------------------------------------------------------------------------------------------
                                              4.806838   data required time
                                             -1.442962   data arrival time
---------------------------------------------------------------------------------------------
                                              3.363877   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000001    1.151540 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009809    0.137020    0.157636    1.309176 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137020    0.000040    1.309216 ^ _204_/B (sg13g2_xor2_1)
     1    0.001819    0.050361    0.122076    1.431292 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050361    0.000002    1.431295 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.431295   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    5.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919147   clock uncertainty
                                  0.000000    4.919147   clock reconvergence pessimism
                                 -0.122261    4.796886   library setup time
                                              4.796886   data required time
---------------------------------------------------------------------------------------------
                                              4.796886   data required time
                                             -1.431295   data arrival time
---------------------------------------------------------------------------------------------
                                              3.365592   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000014    1.151552 v _200_/A (sg13g2_xor2_1)
     1    0.002155    0.050860    0.118934    1.270486 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050860    0.000005    1.270491 v _296_/D (sg13g2_dfrbpq_1)
                                              1.270491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000040    5.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919167   clock uncertainty
                                  0.000000    4.919167   clock reconvergence pessimism
                                 -0.123158    4.796009   library setup time
                                              4.796009   data required time
---------------------------------------------------------------------------------------------
                                              4.796009   data required time
                                             -1.270491   data arrival time
---------------------------------------------------------------------------------------------
                                              3.525518   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000031    1.025865 ^ _196_/A (sg13g2_xor2_1)
     1    0.003336    0.064658    0.137392    1.163257 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.064658    0.000017    1.163274 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.163274   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    5.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919702   clock uncertainty
                                  0.000000    4.919702   clock reconvergence pessimism
                                 -0.126807    4.792895   library setup time
                                              4.792895   data required time
---------------------------------------------------------------------------------------------
                                              4.792895   data required time
                                             -1.163274   data arrival time
---------------------------------------------------------------------------------------------
                                              3.629621   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.010026    0.113283    0.104914    0.870865 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.113283    0.000013    0.870878 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002051    0.063457    0.108148    0.979026 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063457    0.000004    0.979030 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.979030   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    5.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919725   clock uncertainty
                                  0.000000    4.919725   clock reconvergence pessimism
                                 -0.126417    4.793308   library setup time
                                              4.793308   data required time
---------------------------------------------------------------------------------------------
                                              4.793308   data required time
                                             -0.979030   data arrival time
---------------------------------------------------------------------------------------------
                                              3.814278   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158631    0.278354 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017151    0.000002    0.278356 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009190    0.054545    0.386680    0.665036 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.054545    0.000024    0.665060 v fanout77/A (sg13g2_buf_8)
     7    0.041318    0.030906    0.094336    0.759396 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.030907    0.000157    0.759552 v _128_/A (sg13g2_inv_2)
     5    0.022667    0.053533    0.053708    0.813260 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053533    0.000030    0.813290 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.813290   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    5.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919723   clock uncertainty
                                  0.000000    4.919723   clock reconvergence pessimism
                                 -0.123194    4.796529   library setup time
                                              4.796529   data required time
---------------------------------------------------------------------------------------------
                                              4.796529   data required time
                                             -0.813290   data arrival time
---------------------------------------------------------------------------------------------
                                              3.983239   slack (MET)



