
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036433                       # Number of seconds simulated
sim_ticks                                 36433330866                       # Number of ticks simulated
final_tick                               565997710803                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59494                       # Simulator instruction rate (inst/s)
host_op_rate                                    75109                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 980778                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890560                       # Number of bytes of host memory used
host_seconds                                 37147.39                       # Real time elapsed on the host
sim_insts                                  2210043549                       # Number of instructions simulated
sim_ops                                    2790108259                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3027328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       774272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3805056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1069952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1069952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23651                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6049                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29727                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8359                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8359                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83092265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        59726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21251749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104438873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        59726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              94858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29367394                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29367394                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29367394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83092265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        59726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21251749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133806267                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87370099                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30996195                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426824                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015241                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13173790                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100008                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164244                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87524                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32024792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170137211                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30996195                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264252                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36581124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804873                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7636317                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15670690                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84999455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.460299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48418331     56.96%     56.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648815      4.29%     61.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199088      3.76%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438676      4.05%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024656      3.56%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579562      1.86%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028668      1.21%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700643      3.18%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17961016     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84999455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354769                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947316                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33694192                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7214971                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34793482                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546041                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750760                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075967                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6568                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201815198                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51122                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750760                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35356401                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3513067                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       999610                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33643001                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2736608                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194988292                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11808                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1714150                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          159                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270749788                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909247215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909247215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102490524                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34002                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17976                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7255187                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       238104                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3478405                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183903221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33980                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147756326                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281518                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60995289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186479864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1936                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84999455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738321                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904998                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30747755     36.17%     36.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17798827     20.94%     57.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12115079     14.25%     71.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639674      8.99%     80.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7484484      8.81%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4450456      5.24%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374829      3.97%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737679      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       650672      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84999455                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083307     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203823     13.19%     83.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258149     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121576575     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013772      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15738636     10.65%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8411321      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147756326                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691154                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545322                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010459                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382338943                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244933548                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143613611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149301648                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263100                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041036                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          488                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289483                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750760                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2728730                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162689                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183937201                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       306605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253165                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031156                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17958                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116642                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6681                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361080                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145180986                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14797030                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575336                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22975651                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585678                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8178621                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661678                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143759101                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143613611                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93705160                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261686970                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643739                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358081                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61519163                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040440                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76248695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.164762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30933547     40.57%     40.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453056     26.82%     67.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8371154     10.98%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4288914      5.62%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693464      4.84%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1819598      2.39%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2005625      2.63%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1012478      1.33%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3670859      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76248695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3670859                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256518919                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376640931                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2370644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.873701                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.873701                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.144556                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.144556                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655485986                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197001779                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189243886                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87370099                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32704383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26685085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2183807                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13878584                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12885546                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3384787                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96136                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33899609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177714080                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32704383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16270333                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38520600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11392411                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5468627                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16507303                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       845692                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87079406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.523596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48558806     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3163345      3.63%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4720932      5.42%     64.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3281807      3.77%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2292148      2.63%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2244286      2.58%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1363752      1.57%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2904544      3.34%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18549786     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87079406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374320                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034038                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34861353                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5707061                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36784447                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       536262                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9190277                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5506224                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212854929                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9190277                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36811721                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         507587                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2380036                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35330600                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2859180                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     206530748                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1194134                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       972069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    289715763                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    961409336                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    961409336                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178355582                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111360151                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37244                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17778                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8485028                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18930240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9695676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116598                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3106223                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192470510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153762212                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       306161                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64154802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196338075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87079406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31394777     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17266914     19.83%     55.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12654184     14.53%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8321285      9.56%     79.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8351268      9.59%     89.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4028114      4.63%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3577415      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       670649      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       814800      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87079406                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         837807     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166200     14.12%     85.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173051     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128622020     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1941181      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17717      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15113140      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8068154      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153762212                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.759895                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1177058                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007655                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396087047                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256661213                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149509832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154939270                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       481557                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7340959                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6537                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2326037                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9190277                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261927                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50342                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192506008                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       665085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18930240                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9695676                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17778                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42641                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1331347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1187723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2519070                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150938189                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14123253                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2824021                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21996967                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21448840                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7873714                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.727573                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149573816                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149509832                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96865757                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        275233062                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711224                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103700634                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127825559                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64680666                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2201307                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77889129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30042969     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22188431     28.49%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8384510     10.76%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4695495      6.03%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3981508      5.11%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1781314      2.29%     91.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1704003      2.19%     93.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1162189      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3948710      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77889129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103700634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127825559                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18958920                       # Number of memory references committed
system.switch_cpus1.commit.loads             11589281                       # Number of loads committed
system.switch_cpus1.commit.membars              17718                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18546123                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115075864                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2643765                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3948710                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266446644                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          394208618                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 290693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103700634                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127825559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103700634                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842522                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842522                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186912                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186912                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677893497                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207993743                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195631531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35436                       # number of misc regfile writes
system.l20.replacements                         23661                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550455                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27757                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.831214                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.572248                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.453635                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3117.819558                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           975.154559                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000384                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000355                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761186                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.238075                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72536                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72536                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15290                       # number of Writeback hits
system.l20.Writeback_hits::total                15290                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72536                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72536                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72536                       # number of overall hits
system.l20.overall_hits::total                  72536                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23651                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23661                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23651                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23661                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23651                       # number of overall misses
system.l20.overall_misses::total                23661                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2383243879                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2383890802                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2383243879                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2383890802                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2383243879                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2383890802                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96187                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96197                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15290                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15290                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96187                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96197                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96187                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96197                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245886                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.245964                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245886                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.245964                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245886                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.245964                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100767.150607                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100751.904062                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100767.150607                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100751.904062                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100767.150607                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100751.904062                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4702                       # number of writebacks
system.l20.writebacks::total                     4702                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23651                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23661                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23651                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23661                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23651                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23661                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2207136958                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2207709878                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2207136958                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2207709878                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2207136958                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2207709878                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245886                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.245964                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245886                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.245964                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245886                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.245964                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93321.084013                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93305.856811                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93321.084013                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93305.856811                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93321.084013                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93305.856811                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6066                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          272056                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10162                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.771895                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.142940                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2210.653013                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1766.204047                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001744                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.539710                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.431202                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28148                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28148                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9171                       # number of Writeback hits
system.l21.Writeback_hits::total                 9171                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28148                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28148                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28148                       # number of overall hits
system.l21.overall_hits::total                  28148                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6049                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6066                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6049                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6066                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6049                       # number of overall misses
system.l21.overall_misses::total                 6066                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1761102                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    576403541                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      578164643                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1761102                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    576403541                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       578164643                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1761102                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    576403541                       # number of overall miss cycles
system.l21.overall_miss_latency::total      578164643                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34197                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34214                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9171                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9171                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34197                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34214                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34197                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34214                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176887                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.177296                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176887                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.177296                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176887                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.177296                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 103594.235294                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 95289.062820                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 95312.338114                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 103594.235294                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 95289.062820                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 95312.338114                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 103594.235294                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 95289.062820                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 95312.338114                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3657                       # number of writebacks
system.l21.writebacks::total                     3657                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6049                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6066                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6049                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6066                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6049                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6066                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1628888                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    529557936                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    531186824                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1628888                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    529557936                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    531186824                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1628888                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    529557936                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    531186824                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176887                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.177296                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176887                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.177296                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176887                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.177296                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95816.941176                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87544.707555                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 87567.890537                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 95816.941176                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 87544.707555                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 87567.890537                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 95816.941176                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 87544.707555                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 87567.890537                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997598                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678340                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846687.890909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997598                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15670679                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15670679                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15670679                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15670679                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15670679                       # number of overall hits
system.cpu0.icache.overall_hits::total       15670679                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15670690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15670690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15670690                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15670690                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15670690                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15670690                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96187                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892338                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96443                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.696899                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490429                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509571                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11627939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11627939                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17125                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17125                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337369                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337369                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337369                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337369                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361601                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15019446907                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15019446907                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6511724                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6511724                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15025958631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15025958631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15025958631                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15025958631                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989540                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989540                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19699065                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19699065                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19699065                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19699065                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030160                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030160                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018361                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018361                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018361                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018361                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41535.966181                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41535.966181                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 68544.463158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68544.463158                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41543.060003                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41543.060003                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41543.060003                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41543.060003                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15290                       # number of writebacks
system.cpu0.dcache.writebacks::total            15290                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265414                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96187                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96187                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96187                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96187                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96187                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2969213315                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2969213315                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2969213315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2969213315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2969213315                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2969213315                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008023                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30869.174785                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30869.174785                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30869.174785                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30869.174785                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30869.174785                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30869.174785                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.030944                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022857849                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2209196.218143                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.030944                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025691                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740434                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16507284                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16507284                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16507284                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16507284                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16507284                       # number of overall hits
system.cpu1.icache.overall_hits::total       16507284                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2004936                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2004936                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2004936                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2004936                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2004936                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2004936                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16507303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16507303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16507303                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16507303                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16507303                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16507303                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 105522.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105522.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 105522.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105522.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 105522.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105522.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1778423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1778423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1778423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1778423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1778423                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1778423                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104613.117647                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104613.117647                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 104613.117647                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104613.117647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 104613.117647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104613.117647                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34197                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165261747                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34453                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4796.730241                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.050063                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.949937                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902539                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097461                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10751379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10751379                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7334204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7334204                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17744                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17744                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17718                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17718                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18085583                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18085583                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18085583                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18085583                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68831                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68831                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68831                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68831                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68831                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68831                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2353923203                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2353923203                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2353923203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2353923203                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2353923203                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2353923203                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10820210                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10820210                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7334204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7334204                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17718                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17718                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18154414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18154414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18154414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18154414                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34198.590795                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34198.590795                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34198.590795                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34198.590795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34198.590795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34198.590795                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9171                       # number of writebacks
system.cpu1.dcache.writebacks::total             9171                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34634                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34634                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34634                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34634                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34634                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34197                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34197                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34197                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    794255173                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    794255173                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    794255173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    794255173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    794255173                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    794255173                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23225.872825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23225.872825                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23225.872825                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23225.872825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23225.872825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23225.872825                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
