Release 14.4 Map P.49d (nt64)
Xilinx Map Application Log File for Design 'toplevel_p2xh'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s50a-vq100-4 -timing -logic_opt on -ol
high -xe n -t 1 -register_duplication on -cm balanced -ir off
-ignore_keep_hierarchy -pr b -power off -o toplevel_p2xh_map.ncd
toplevel_p2xh.ngd toplevel_p2xh.pcf 
Target Device  : xc3s50a
Target Package : vq100
Target Speed   : -4
Mapper Version : spartan3a -- $Revision: 1.55 $
Mapped Date    : Mon Aug 31 23:12:44 2015

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 secs 
Total CPU  time at the beginning of Placer: 7 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f364699b) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f364699b) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f364699b) REAL time: 15 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:a5965f44) REAL time: 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:a5965f44) REAL time: 17 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:a5965f44) REAL time: 17 secs 

Phase 7.8  Global Placement
.........
.............................................................................................
...........
................................................................................................................................
................
...................
Phase 7.8  Global Placement (Checksum:987da30b) REAL time: 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:987da30b) REAL time: 27 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:47920502) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:47920502) REAL time: 38 secs 

Total REAL time to Placer completion: 38 secs 
Total CPU  time to Placer completion: 27 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT>:<R
   AMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA1> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA2> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA3> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA4> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA5> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA6> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA7> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA9> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA10> on
   block:<Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT>:<RAMB16BW
   E_RAMB16BWE>.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   19
Logic Utilization:
  Number of Slice Flip Flops:         1,024 out of   1,408   72%
  Number of 4 input LUTs:             1,246 out of   1,408   88%
Logic Distribution:
  Number of occupied Slices:            704 out of     704  100%
    Number of Slices containing only related logic:     704 out of     704 100%
    Number of Slices containing unrelated logic:          0 out of     704   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,315 out of   1,408   93%
    Number used as logic:             1,163
    Number used as a route-thru:         69
    Number used as Shift registers:      83

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of      68   33%
    IOB Flip Flops:                       9
    IOB Master Pads:                      4
    IOB Slave Pads:                       4
  Number of ODDR2s used:                  4
    Number of DDR_ALIGNMENT = NONE        0
    Number of DDR_ALIGNMENT = C0          4
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of DCMs:                         2 out of       2  100%
  Number of MULT18X18SIOs:                3 out of       3  100%
  Number of RAMB16BWEs:                   2 out of       3   66%

Average Fanout of Non-Clock Nets:                3.28

Peak Memory Usage:  329 MB
Total REAL time to MAP completion:  45 secs 
Total CPU time to MAP completion:   33 secs 

Mapping completed.
See MAP report file "toplevel_p2xh_map.mrp" for details.
