<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_dac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__dac_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_dac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__dac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_DAC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_DAC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined(DAC)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Internal masks for DAC channels definition */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* To select into literal LL_DAC_CHANNEL_x the relevant bits for:             */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* - channel bits position into register CR                                   */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* - channel bits position into register SWTRIG                               */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* - channel register offset of data holding register DHRx                    */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* - channel register offset of data output register DORx                     */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DAC_CR_CH1_BITOFFSET           0U    </span><span class="comment">/* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DAC_CR_CH2_BITOFFSET           16U   </span><span class="comment">/* Position of channel bits into registers CR, MCR, CCR, SHHR, SHRR of channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DAC_CR_CHX_BITOFFSET_MASK      (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DAC_SWTR_CH1                   (DAC_SWTRIGR_SWTRIG1) </span><span class="comment">/* Channel bit into register SWTRIGR of channel 1. This bit is into area of LL_DAC_CR_CHx_BITOFFSET but excluded by mask DAC_CR_CHX_BITOFFSET_MASK (done to be enable to trig SW start of both DAC channels simultaneously). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DAC_SWTR_CH2                   (DAC_SWTRIGR_SWTRIG2) </span><span class="comment">/* Channel bit into register SWTRIGR of channel 2. This bit is into area of LL_DAC_CR_CHx_BITOFFSET but excluded by mask DAC_CR_CHX_BITOFFSET_MASK (done to be enable to trig SW start of both DAC channels simultaneously). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1 | DAC_SWTR_CH2)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12R1_REGOFFSET      0x00000000U             </span><span class="comment">/* Register DHR12Rx channel 1 taken as reference */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12L1_REGOFFSET      0x00100000U             </span><span class="comment">/* Register offset of DHR12Lx channel 1 versus DHR12Rx channel 1 (shifted left of 20 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8R1_REGOFFSET       0x02000000U             </span><span class="comment">/* Register offset of DHR8Rx  channel 1 versus DHR12Rx channel 1 (shifted left of 24 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12R2_REGOFFSET      0x00030000U             </span><span class="comment">/* Register offset of DHR12Rx channel 2 versus DHR12Rx channel 1 (shifted left of 16 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12L2_REGOFFSET      0x00400000U             </span><span class="comment">/* Register offset of DHR12Lx channel 2 versus DHR12Rx channel 1 (shifted left of 20 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8R2_REGOFFSET       0x05000000U             </span><span class="comment">/* Register offset of DHR8Rx  channel 2 versus DHR12Rx channel 1 (shifted left of 24 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12RX_REGOFFSET_MASK 0x000F0000U</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DAC_REG_DHR12LX_REGOFFSET_MASK 0x00F00000U</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DAC_REG_DHR8RX_REGOFFSET_MASK  0x0F000000U</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DAC_REG_DHRX_REGOFFSET_MASK    (DAC_REG_DHR12RX_REGOFFSET_MASK | DAC_REG_DHR12LX_REGOFFSET_MASK | DAC_REG_DHR8RX_REGOFFSET_MASK)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DAC_REG_DOR1_REGOFFSET         0x00000000U             </span><span class="comment">/* Register DORx channel 1 taken as reference */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DAC_REG_DOR2_REGOFFSET         0x10000000U             </span><span class="comment">/* Register offset of DORx channel 1 versus DORx channel 2 (shifted left of 28 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* DAC registers bits positions */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS                16U  </span><span class="comment">/* Value equivalent to POSITION_VAL(DAC_DHR12RD_DACC2DHR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS                20U  </span><span class="comment">/* Value equivalent to POSITION_VAL(DAC_DHR12LD_DACC2DHR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS                  8U  </span><span class="comment">/* Value equivalent to POSITION_VAL(DAC_DHR8RD_DACC2DHR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Miscellaneous data */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DAC_DIGITAL_SCALE_12BITS                        4095U  </span><span class="comment">/* Full-scale digital value with a resolution of 12 bits (voltage range determined by analog voltage references Vref+ and Vref-, refer to reference manual) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define __DAC_MASK_SHIFT(__BITS__, __MASK__)                                   \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  (((__BITS__) &amp; (__MASK__)) &gt;&gt; POSITION_VAL((__MASK__)))</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"> ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  uint32_t TriggerSource;               </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  uint32_t WaveAutoGeneration;          </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  uint32_t WaveAutoGenerationConfig;    </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  uint32_t OutputBuffer;                </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;} LL_DAC_InitTypeDef;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* DAC channel 1 flags */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define LL_DAC_FLAG_DMAUDR1                (DAC_SR_DMAUDR1)   </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="comment">/* DAC channel 2 flags */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define LL_DAC_FLAG_DMAUDR2                (DAC_SR_DMAUDR2)   </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_DAC_IT_DMAUDRIE1                (DAC_CR_DMAUDRIE1) </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_DAC_IT_DMAUDRIE2                (DAC_CR_DMAUDRIE2) </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define LL_DAC_CHANNEL_1                   (DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DAC_REG_DHR12L1_REGOFFSET | DAC_REG_DHR8R1_REGOFFSET | DAC_CR_CH1_BITOFFSET | DAC_SWTR_CH1) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_DAC_CHANNEL_2                   (DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DAC_REG_DHR12L2_REGOFFSET | DAC_REG_DHR8R2_REGOFFSET | DAC_CR_CH2_BITOFFSET | DAC_SWTR_CH2) </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_SOFTWARE               (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM2_TRGO          (DAC_CR_TSEL1_2                                  ) </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM8_TRGO          (                                  DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM4_TRGO          (DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM6_TRGO          0x00000000U                                        </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_1                 ) </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM5_TRGO          (                 DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_NONE     0x00000000U             </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_NOISE    (DAC_CR_WAVE1_0)        </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1)        </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BIT0      0x00000000U                                                         </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0   (                                                   DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0   (                                  DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0   (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0   (                 DAC_CR_MAMP1_2                                  ) </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0   (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0   (DAC_CR_MAMP1_3                                                   ) </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0   (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_1        0x00000000U                                                         </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_3        (                                                   DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_7        (                                  DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_15       (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_31       (                 DAC_CR_MAMP1_2                                  ) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_63       (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_127      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_255      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_511      (DAC_CR_MAMP1_3                                                   ) </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_1023     (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_2047     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_4095     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define LL_DAC_OUTPUT_BUFFER_ENABLE        0x00000000U             </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define LL_DAC_OUTPUT_BUFFER_DISABLE       (DAC_CR_BOFF1)          </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define LL_DAC_RESOLUTION_12B              0x00000000U             </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define LL_DAC_RESOLUTION_8B               0x00000002U             </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="comment">/* List of DAC registers intended to be used (most commonly) with             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* DMA transfer.                                                              */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* Refer to function @ref LL_DAC_DMA_GetRegAddr().                            */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED  DAC_REG_DHR12RX_REGOFFSET_MASK </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED   DAC_REG_DHR12LX_REGOFFSET_MASK </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED   DAC_REG_DHR8RX_REGOFFSET_MASK  </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for DAC channel voltage settling time from DAC channel startup       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/* (transition from disable to enable).                                       */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* Note: DAC channel startup time depends on board application environment:   */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/*       impedance connected to DAC channel output.                           */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/*       The delay below is specified under conditions:                       */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/*        - voltage maximum transition (lowest to highest value)              */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*        - until voltage reaches final value +-1LSB                          */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/*        - DAC channel output buffer enabled                                 */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*        - load impedance of 5kOhm (min), 50pF (max)                         */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* parameter &quot;tWAKEUP&quot;).                                                      */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US             15U  </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for DAC channel voltage settling time.                               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* Note: DAC channel startup time depends on board application environment:   */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/*       impedance connected to DAC channel output.                           */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*       The delay below is specified under conditions:                       */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/*        - voltage maximum transition (lowest to highest value)              */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/*        - until voltage reaches final value +-1LSB                          */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/*        - DAC channel output buffer enabled                                 */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*        - load impedance of 5kOhm min, 50pF max                             */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* parameter &quot;tSETTLING&quot;).                                                    */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_DAC_DELAY_VOLTAGE_SETTLING_US                    12U  </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                            \</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">  ((__CHANNEL__) &amp; DAC_SWTR_CHX_MASK)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">  (((__DECIMAL_NB__) == 1U)                                                     \</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">    ? (                                                                        \</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">       LL_DAC_CHANNEL_1                                                        \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">      :                                                                        \</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">      (((__DECIMAL_NB__) == 2U)                                                 \</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">        ? (                                                                    \</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">           LL_DAC_CHANNEL_2                                                    \</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">          )                                                                    \</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">          :                                                                    \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">          (                                                                    \</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">           0                                                                   \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">          )                                                                    \</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                             \</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">  ((0x00000FFFU) &gt;&gt; ((__DAC_RESOLUTION__) &lt;&lt; 1U))</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">                                      __DAC_VOLTAGE__,\</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                                      __DAC_RESOLUTION__)                      \</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">  ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)              \</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">   / (__VREFANALOG_VOLTAGE__)                                                  \</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetTriggerSource(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;             TriggerSource &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;{</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                   );</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;}</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetWaveAutoGeneration(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;{</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;             WaveAutoGeneration &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;{</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                   );</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;}</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetWaveNoiseLFSR(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;             NoiseLFSRMask &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;}</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                   );</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;}</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetWaveTriangleAmplitude(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;             TriangleAmplitude &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;}</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                   );</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;}</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_SetOutputBuffer(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;             OutputBuffer &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;__STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                   );</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;}</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableDMAReq(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;{</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;          <a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableDMAReq(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;{</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;            <a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;{</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                   <a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;          == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)));</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;}</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Register)</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="comment">/* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on     */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">/* DAC channel selected.                                                    */</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)-&gt;DHR12R1, __DAC_MASK_SHIFT(DAC_Channel, Register))));</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;}</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_Enable(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;{</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;          <a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;}</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_Disable(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;            <a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsEnabled(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;{</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                   <a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;          == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)));</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;}</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableTrigger(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;{</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;          <a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableTrigger(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            <a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;{</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>,</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                   <a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;          == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)));</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;}</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_TrigSWConversion(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;{</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a>,</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;          (DAC_Channel &amp; DAC_SWTR_CHX_MASK));</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;}</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertData12RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12RX_REGOFFSET_MASK));</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  </div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>,</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;             Data);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertData12LeftAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;{</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR12LX_REGOFFSET_MASK));</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  </div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>,</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;             Data);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;}</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertData8RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;{</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DHR8RX_REGOFFSET_MASK));</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  </div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>,</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;             Data);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;}</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertDualData12RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DHR12RD</a>,</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>),</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;             ((DataChannel2 &lt;&lt; DAC_DHR12RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertDualData12LeftAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;{</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="comment">/* Note: Data of DAC channel 2 shift value subtracted of 4 because          */</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">/*       data on 16 bits and DAC channel 2 bits field is on the 12 MSB,     */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="comment">/*       the 4 LSB must be taken into account for the shift value.          */</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40">DHR12LD</a>,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>),</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;             ((DataChannel2 &lt;&lt; (DAC_DHR12LD_DACC2DHR_BITOFFSET_POS - 4U)) | DataChannel1));</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;}</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ConvertDualData8RightAligned(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;{</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DHR8RD</a>,</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;             (<a class="code" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>),</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;             ((DataChannel2 &lt;&lt; DAC_DHR8RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;}</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;__STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;{</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keyword">register</span> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a>, __DAC_MASK_SHIFT(DAC_Channel, DAC_REG_DORX_REGOFFSET_MASK));</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  </div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">return</span> (uint16_t) <a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;}</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;{</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1));</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;{</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>, LL_DAC_FLAG_DMAUDR2) == (LL_DAC_FLAG_DMAUDR2));</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;}</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ClearFlag_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;{</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>, LL_DAC_FLAG_DMAUDR1);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_ClearFlag_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;{</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>, LL_DAC_FLAG_DMAUDR2);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;}</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableIT_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;{</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, LL_DAC_IT_DMAUDRIE1);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;}</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_EnableIT_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;{</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, LL_DAC_IT_DMAUDRIE2);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableIT_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;{</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, LL_DAC_IT_DMAUDRIE1);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;}</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DAC_DisableIT_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;{</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, LL_DAC_IT_DMAUDRIE2);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;}</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;{</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, LL_DAC_IT_DMAUDRIE1) == (LL_DAC_IT_DMAUDRIE1));</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;{</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>, LL_DAC_IT_DMAUDRIE2) == (LL_DAC_IT_DMAUDRIE2));</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DAC_DeInit(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>* DACx);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DAC_Init(<a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>* DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef* DAC_InitStruct);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="keywordtype">void</span>        LL_DAC_StructInit(LL_DAC_InitTypeDef* DAC_InitStruct);</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_DAC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a03f8d95bbf0ce3a53cb79506d5bf995a"><div class="ttname"><a href="struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:361</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga998aa4fd791ea2f4626df6ddc8fc7109"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a></div><div class="ttdeci">#define DAC_CR_TEN1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5976</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3bcf611b2f0b975513325895bf16e085"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a></div><div class="ttdeci">#define DAC_CR_MAMP1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5990</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9aee01ad181fa5b541864ed62907d70d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR8RD_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6092</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga203db656bfef6fedee17b99fb77b1bdd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12LD_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6084</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a394324f0b573837ca15a87127b2a37ea"><div class="ttname"><a href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:351</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8421d613b182aab8d6c58592bcda6c17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR12LD_DACC2DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6087</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabd8cedbb3dda03d56ac0ba92d2d9cefd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a></div><div class="ttdeci">#define DAC_CR_EN1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5970</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a4ccb66068a1ebee1179574dda20206b6"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:352</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aea4d055e3697999b44cdcf2702d79d40"><div class="ttname"><a href="struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:360</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_affa5cc9fe0cc9eb594d703bdc9d9abd9"><div class="ttname"><a href="struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:359</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae1fc9f022fe4a08f67c51646177b26cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR8R1_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6056</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_afbfd2855cdb81939b4efc58e08aaf3e5"><div class="ttname"><a href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:353</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga995c19d8c8de9ee09057ec6151154e17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a></div><div class="ttdeci">#define DAC_CR_DMAEN1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5997</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0b1e2b83ae1ab889cb1e34a99746c9d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a></div><div class="ttdeci">#define DAC_CR_BOFF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5973</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae31631eaac76ebecb059918c351ef3c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR8RD_DACC2DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6095</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:349</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga90491f31219d07175629eecdcdc9271e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a></div><div class="ttdeci">#define DAC_CR_WAVE1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5985</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d34667f8f4b753689c8c936c28471c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12L1_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6051</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5b4192938e039dc25a7df8fcc5f3932a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a></div><div class="ttdeci">#define DAC_DOR1_DACC1DOR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6100</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaca45719f3d365c9495bdcf6364ae59f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12RD_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6076</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3edd68db1697af93027e05f6b764c540"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR12RD_DACC2DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6079</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5295b5cb7f5d71ed2e8a310deb00013d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12R1_DACC1DHR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:6046</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a50b4f0b0d2a376f729c8d7acf47864c3"><div class="ttname"><a href="struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:362</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a1d3fd83d6ed8b2d90b471db4509b0e70"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:364</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf951c1a57a1a19e356df57d908f09c6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a></div><div class="ttdeci">#define DAC_CR_TSEL1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:5979</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__dac_8h.html">stm32f7xx_ll_dac.h</a></li>
    <li class="footer">Generated on Mon Jun 22 2020 03:37:54 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
