GAS LISTING /tmp/ccdrWrBx.s 			page 1


   1              		.file	"gd32vf103_rcu.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.rcu_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	rcu_deinit
  13              	rcu_deinit:
  14              	.LFB2:
  15              		.file 1 "../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c"
   1:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \file    gd32vf103_rcu.c
   3:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief   RCU driver
   4:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
   5:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \version 2019-06-05, V1.0.0, firmware for GD32VF103
   6:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
   8:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
   9:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*
  10:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  12:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  13:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** are permitted provided that the following conditions are met:
  14:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  15:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  16:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        list of conditions and the following disclaimer.
  17:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  18:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  19:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        and/or other materials provided with the distribution.
  20:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  21:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        may be used to endorse or promote products derived from this software without 
  22:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        specific prior written permission.
  23:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  24:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  25:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  26:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  27:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  28:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  29:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  30:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  31:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  32:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  33:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** OF SUCH DAMAGE.
  34:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
  35:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  36:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #include "gd32vf103_rcu.h"
  37:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  38:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /* define clock source */
  39:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)
  40:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)
  41:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)
  42:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  43:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /* define startup timeout count */
GAS LISTING /tmp/ccdrWrBx.s 			page 2


  44:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0xFFFFFU)
  45:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x3FFFFFFU)
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
  48:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      deinitialize the RCU
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
  52:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_deinit(void)
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
  16              		.loc 1 54 1
  17              		.cfi_startproc
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable IRC8M */
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  18              		.loc 1 56 5
  19              		.loc 1 56 13 is_stmt 0
  20 0000 37160240 		li	a2,1073876992
  21 0004 1C42     		lw	a5,0(a2)
  22 0006 13070050 		li	a4,1280
  23              	.LBB60:
  24              	.LBB61:
  25              	.LBB62:
  26              	.LBB63:
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset CTL register */
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  62:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset CFG0 register */
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4);
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset INT and CFG1 register */
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_INT = 0x00ff0000U;
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  72:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the peripherals clock
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
  76:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E): GPIO ports clock
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AF : alternate function clock
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CRC: CRC clock
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFS: USBFS clock
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_EXMC: EXMC clock
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6): TIMER clock
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
  89:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMU: PMU clock
GAS LISTING /tmp/ccdrWrBx.s 			page 3


  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DAC: DAC clock
  91:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTC: RTC clock
  92:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCx (x=0,1): ADC clock
  93:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
  94:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
  95:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the peripherals clock
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E): GPIO ports clock
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AF: alternate function clock
 108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CRC: CRC clock
 109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6): TIMER clock
 113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMU: PMU clock
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DAC: DAC clock
 121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTC: RTC clock
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCx (x=0,1): ADC clock
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
GAS LISTING /tmp/ccdrWrBx.s 			page 4


 147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      reset the peripherals
 162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E): reset GPIO ports
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6): reset TIMER
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMURST: reset PMU
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DACRST: reset DAC
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCxRST (x=0,1): reset ADC
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable reset the peripheral
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E): reset GPIO ports
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6): reset TIMER
 194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMURST: reset PMU
 201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DACRST: reset DAC
 202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCxRST (x=0,1): reset ADC
 203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
GAS LISTING /tmp/ccdrWrBx.s 			page 5


 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      reset the BKP domain
 214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_bkp_reset_enable(void)
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the BKP domain reset
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_bkp_reset_disable(void)
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the system clock source
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_sys: system clock source select
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the system clock source
 256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     which clock is selected as CK_SYS source
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
GAS LISTING /tmp/ccdrWrBx.s 			page 6


 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the AHB clock prescaler selection
 270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
GAS LISTING /tmp/ccdrWrBx.s 			page 7


 318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the CK_OUT0 clock source
 335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL2 selected
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the main PLL clock 
 362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: HXTAL selected as source clock of PLL
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_MULx (x = 2..14, 6.5, 16..32)
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
GAS LISTING /tmp/ccdrWrBx.s 			page 8


 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (pll_src | pll_mul);
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = reg;
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL: HXTAL selected as PREDV0 input source clock
 390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1;
 402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (predv0_source | predv0_div);
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = reg;
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PREDV1 division factor
 412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1;
 423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the PREDV1 bits */
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV1 division factor */
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= predv1_div;
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = reg;
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
GAS LISTING /tmp/ccdrWrBx.s 			page 9


 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PLL1 clock 
 433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..16, 20)
 436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul;
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PLL2 clock 
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..16, 20)
 450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul; 
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the ADC prescaler factor
 461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg0;
 475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the ADCPSC bits */
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 = RCU_CFG0;
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the ADC prescaler factor */
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(adc_psc){
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reg0 |= (adc_psc << 14);
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccdrWrBx.s 			page 10


 489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             adc_psc &= ~BIT(2);
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         default:
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the register */
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = reg0;
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the USBFS prescaler factor
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBFS prescaler select CK_PLL/1.5
 508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBFS prescaler select CK_PLL/1
 509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBFS prescaler select CK_PLL/2.5
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBFS prescaler select CK_PLL/2
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* configure the USBFS prescaler factor */
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the RTC clock source selection
 527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_BDCTL; 
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccdrWrBx.s 			page 11


 546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the I2S1 clock source selection
 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1; 
 560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the I2S2 clock source selection
 567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1; 
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     FlagStatus: SET or RESET
GAS LISTING /tmp/ccdrWrBx.s 			page 12


 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu flag */
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
  27              		.loc 1 607 18
  28 000a B7160240 		li	a3,1073876992
  29              	.LBE63:
  30              	.LBE62:
  31              	.LBE61:
  32              	.LBE60:
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  33              		.loc 1 56 13
  34 000e 93E71700 		ori	a5,a5,1
  35 0012 1CC2     		sw	a5,0(a2)
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  36              		.loc 1 57 5 is_stmt 1
  37              	.LVL0:
  38              	.LBB72:
  39              	.LBB70:
 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }else{
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return RESET;
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      clear all the reset flag
 616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_all_reset_flag_clear(void)
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag
 636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     FlagStatus: SET or RESET
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu interrupt flag */
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
GAS LISTING /tmp/ccdrWrBx.s 			page 13


 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }else{
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return RESET;
 647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      clear the interrupt flags
 652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the stabilization interrupt
 672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 Only one parameter can be selected which is shown as below:
 674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the stabilization interrupt
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
GAS LISTING /tmp/ccdrWrBx.s 			page 14


 702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t stb_cnt = 0U;
  40              		.loc 1 724 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ErrStatus reval = ERROR;
  41              		.loc 1 725 5
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     FlagStatus osci_stat = RESET;
  42              		.loc 1 726 5
 727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(osci){
  43              		.loc 1 728 5
  44              	.L3:
 729:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_HXTAL:
 731:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 733:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 735:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 737:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 739:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait LXTAL stable */
 743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_LXTAL:
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 748:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 750:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 752:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
GAS LISTING /tmp/ccdrWrBx.s 			page 15


 754:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait IRC8M stable */
 756:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC8M:
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 758:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
  45              		.loc 1 758 13
  46              	.LBB66:
  47              	.LBB64:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  48              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
  49              		.loc 1 610 9
  50              	.LBE64:
  51              	.LBE66:
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
  52              		.loc 1 759 13
  53              	.LBB67:
  54              	.LBB65:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  55              		.loc 1 607 18 is_stmt 0
  56 0014 9C42     		lw	a5,0(a3)
  57 0016 7D17     		addi	a4,a4,-1
  58              	.LVL1:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  59              		.loc 1 607 7
  60 0018 898B     		andi	a5,a5,2
  61 001a A9C7     		beq	a5,zero,.L6
  62              	.L2:
  63              	.LBE65:
  64              	.LBE67:
 760:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 762:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
  65              		.loc 1 763 9 is_stmt 1
  66              	.LVL2:
  67              	.LBB68:
  68              	.LBB69:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  69              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  70              		.loc 1 607 18 is_stmt 0
  71 001c B7170240 		li	a5,1073876992
  72 0020 9843     		lw	a4,0(a5)
  73              	.LVL3:
  74              	.LBE69:
  75              	.LBE68:
 764:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 766:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 767:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 768:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait IRC40K stable */
 769:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC40K:
 770:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 772:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 773:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
GAS LISTING /tmp/ccdrWrBx.s 			page 16


 774:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 775:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 776:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 777:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 778:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 779:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 780:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 781:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait PLL stable */
 782:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL_CK:
 783:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 785:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 786:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 787:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 788:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 789:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 790:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 791:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 792:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 793:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait PLL1 stable */
 794:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL1_CK:
 795:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 796:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 797:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 798:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 799:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 800:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 801:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 802:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 803:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 804:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 805:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait PLL2 stable */
 806:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL2_CK:
 807:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 808:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 809:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 810:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 811:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 812:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 813:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 814:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 815:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 816:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 817:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 818:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
 819:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 820:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 821:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 822:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* return value */
 823:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return reval;
  76              		.loc 1 823 5 is_stmt 1
  77              	.LBE70:
  78              	.LBE72:
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  79              		.loc 1 59 5
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  80              		.loc 1 59 13 is_stmt 0
GAS LISTING /tmp/ccdrWrBx.s 			page 17


  81 0022 9843     		lw	a4,0(a5)
  82 0024 B706F7FE 		li	a3,-17367040
  83 0028 FD16     		addi	a3,a3,-1
  84 002a 758F     		and	a4,a4,a3
  85 002c 98C3     		sw	a4,0(a5)
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  86              		.loc 1 60 5 is_stmt 1
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  87              		.loc 1 60 13 is_stmt 0
  88 002e 9843     		lw	a4,0(a5)
  89 0030 B706FCFF 		li	a3,-262144
  90 0034 FD16     		addi	a3,a3,-1
  91 0036 758F     		and	a4,a4,a3
  92 0038 98C3     		sw	a4,0(a5)
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset CFG0 register */
  93              		.loc 1 61 5 is_stmt 1
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset CFG0 register */
  94              		.loc 1 61 13 is_stmt 0
  95 003a 9843     		lw	a4,0(a5)
  96 003c B70600EC 		li	a3,-335544320
  97 0040 FD16     		addi	a3,a3,-1
  98 0042 758F     		and	a4,a4,a3
  99 0044 98C3     		sw	a4,0(a5)
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
 100              		.loc 1 63 5 is_stmt 1
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
 101              		.loc 1 63 14 is_stmt 0
 102 0046 D843     		lw	a4,4(a5)
 103 0048 B70600C0 		li	a3,-1073741824
 104 004c B106     		addi	a3,a3,12
 105 004e 758F     		and	a4,a4,a3
 106 0050 D8C3     		sw	a4,4(a5)
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 107              		.loc 1 67 5 is_stmt 1
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 108              		.loc 1 67 13 is_stmt 0
 109 0052 3707FF00 		li	a4,16711680
 110 0056 98C7     		sw	a4,8(a5)
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
 111              		.loc 1 68 5 is_stmt 1
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
 112              		.loc 1 68 14 is_stmt 0
 113 0058 D857     		lw	a4,44(a5)
 114 005a B706F8FF 		li	a3,-524288
 115 005e 758F     		and	a4,a4,a3
 116 0060 D8D7     		sw	a4,44(a5)
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 117              		.loc 1 70 1
 118 0062 8280     		ret
 119              	.LVL4:
 120              	.L6:
 121              	.LBB73:
 122              	.LBB71:
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 123              		.loc 1 757 36
 124 0064 45FB     		bne	a4,zero,.L3
 125 0066 5DBF     		j	.L2
GAS LISTING /tmp/ccdrWrBx.s 			page 18


 126              	.LBE71:
 127              	.LBE73:
 128              		.cfi_endproc
 129              	.LFE2:
 131              		.section	.text.rcu_periph_clock_enable,"ax",@progbits
 132              		.align	1
 133              		.globl	rcu_periph_clock_enable
 135              	rcu_periph_clock_enable:
 136              	.LFB3:
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 137              		.loc 1 98 1 is_stmt 1
 138              		.cfi_startproc
 139              	.LVL5:
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 140              		.loc 1 99 5
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 141              		.loc 1 99 25 is_stmt 0
 142 0000 B7170240 		li	a5,1073876992
 143 0004 13576500 		srli	a4,a0,6
 144 0008 3E97     		add	a4,a4,a5
 145 000a 1443     		lw	a3,0(a4)
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 146              		.loc 1 99 28
 147 000c 8547     		li	a5,1
 148 000e B397A700 		sll	a5,a5,a0
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 149              		.loc 1 99 25
 150 0012 D58F     		or	a5,a5,a3
 151 0014 1CC3     		sw	a5,0(a4)
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 152              		.loc 1 100 1
 153 0016 8280     		ret
 154              		.cfi_endproc
 155              	.LFE3:
 157              		.section	.text.rcu_periph_clock_disable,"ax",@progbits
 158              		.align	1
 159              		.globl	rcu_periph_clock_disable
 161              	rcu_periph_clock_disable:
 162              	.LFB4:
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 163              		.loc 1 128 1 is_stmt 1
 164              		.cfi_startproc
 165              	.LVL6:
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 166              		.loc 1 129 5
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 167              		.loc 1 129 25 is_stmt 0
 168 0000 B7170240 		li	a5,1073876992
 169 0004 13576500 		srli	a4,a0,6
 170 0008 3E97     		add	a4,a4,a5
 171 000a 1443     		lw	a3,0(a4)
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 172              		.loc 1 129 29
 173 000c 8547     		li	a5,1
 174 000e B397A700 		sll	a5,a5,a0
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 175              		.loc 1 129 28
GAS LISTING /tmp/ccdrWrBx.s 			page 19


 176 0012 93C7F7FF 		not	a5,a5
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 177              		.loc 1 129 25
 178 0016 F58F     		and	a5,a5,a3
 179 0018 1CC3     		sw	a5,0(a4)
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 180              		.loc 1 130 1
 181 001a 8280     		ret
 182              		.cfi_endproc
 183              	.LFE4:
 185              		.section	.text.rcu_periph_clock_sleep_enable,"ax",@progbits
 186              		.align	1
 187              		.globl	rcu_periph_clock_sleep_enable
 189              	rcu_periph_clock_sleep_enable:
 190              	.LFB5:
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 191              		.loc 1 142 1 is_stmt 1
 192              		.cfi_startproc
 193              	.LVL7:
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 194              		.loc 1 143 5
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 195              		.loc 1 143 25 is_stmt 0
 196 0000 B7170240 		li	a5,1073876992
 197 0004 13576500 		srli	a4,a0,6
 198 0008 3E97     		add	a4,a4,a5
 199 000a 1443     		lw	a3,0(a4)
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 200              		.loc 1 143 28
 201 000c 8547     		li	a5,1
 202 000e B397A700 		sll	a5,a5,a0
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 203              		.loc 1 143 25
 204 0012 D58F     		or	a5,a5,a3
 205 0014 1CC3     		sw	a5,0(a4)
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 206              		.loc 1 144 1
 207 0016 8280     		ret
 208              		.cfi_endproc
 209              	.LFE5:
 211              		.section	.text.rcu_periph_clock_sleep_disable,"ax",@progbits
 212              		.align	1
 213              		.globl	rcu_periph_clock_sleep_disable
 215              	rcu_periph_clock_sleep_disable:
 216              	.LFB6:
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 217              		.loc 1 156 1 is_stmt 1
 218              		.cfi_startproc
 219              	.LVL8:
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 220              		.loc 1 157 5
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 221              		.loc 1 157 25 is_stmt 0
 222 0000 B7170240 		li	a5,1073876992
 223 0004 13576500 		srli	a4,a0,6
 224 0008 3E97     		add	a4,a4,a5
 225 000a 1443     		lw	a3,0(a4)
GAS LISTING /tmp/ccdrWrBx.s 			page 20


 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 226              		.loc 1 157 29
 227 000c 8547     		li	a5,1
 228 000e B397A700 		sll	a5,a5,a0
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 229              		.loc 1 157 28
 230 0012 93C7F7FF 		not	a5,a5
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 231              		.loc 1 157 25
 232 0016 F58F     		and	a5,a5,a3
 233 0018 1CC3     		sw	a5,0(a4)
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 234              		.loc 1 158 1
 235 001a 8280     		ret
 236              		.cfi_endproc
 237              	.LFE6:
 239              		.section	.text.rcu_periph_reset_enable,"ax",@progbits
 240              		.align	1
 241              		.globl	rcu_periph_reset_enable
 243              	rcu_periph_reset_enable:
 244              	.LFB7:
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 245              		.loc 1 182 1 is_stmt 1
 246              		.cfi_startproc
 247              	.LVL9:
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 248              		.loc 1 183 5
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 249              		.loc 1 183 31 is_stmt 0
 250 0000 B7170240 		li	a5,1073876992
 251 0004 13576500 		srli	a4,a0,6
 252 0008 3E97     		add	a4,a4,a5
 253 000a 1443     		lw	a3,0(a4)
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 254              		.loc 1 183 34
 255 000c 8547     		li	a5,1
 256 000e B397A700 		sll	a5,a5,a0
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 257              		.loc 1 183 31
 258 0012 D58F     		or	a5,a5,a3
 259 0014 1CC3     		sw	a5,0(a4)
 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 260              		.loc 1 184 1
 261 0016 8280     		ret
 262              		.cfi_endproc
 263              	.LFE7:
 265              		.section	.text.rcu_periph_reset_disable,"ax",@progbits
 266              		.align	1
 267              		.globl	rcu_periph_reset_disable
 269              	rcu_periph_reset_disable:
 270              	.LFB8:
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 271              		.loc 1 208 1 is_stmt 1
 272              		.cfi_startproc
 273              	.LVL10:
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 274              		.loc 1 209 5
GAS LISTING /tmp/ccdrWrBx.s 			page 21


 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 275              		.loc 1 209 31 is_stmt 0
 276 0000 B7170240 		li	a5,1073876992
 277 0004 13576500 		srli	a4,a0,6
 278 0008 3E97     		add	a4,a4,a5
 279 000a 1443     		lw	a3,0(a4)
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 280              		.loc 1 209 35
 281 000c 8547     		li	a5,1
 282 000e B397A700 		sll	a5,a5,a0
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 283              		.loc 1 209 34
 284 0012 93C7F7FF 		not	a5,a5
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 285              		.loc 1 209 31
 286 0016 F58F     		and	a5,a5,a3
 287 0018 1CC3     		sw	a5,0(a4)
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 288              		.loc 1 210 1
 289 001a 8280     		ret
 290              		.cfi_endproc
 291              	.LFE8:
 293              		.section	.text.rcu_bkp_reset_enable,"ax",@progbits
 294              		.align	1
 295              		.globl	rcu_bkp_reset_enable
 297              	rcu_bkp_reset_enable:
 298              	.LFB9:
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 299              		.loc 1 219 1 is_stmt 1
 300              		.cfi_startproc
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 301              		.loc 1 220 5
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 302              		.loc 1 220 15 is_stmt 0
 303 0000 37170240 		li	a4,1073876992
 304 0004 1C53     		lw	a5,32(a4)
 305 0006 C166     		li	a3,65536
 306 0008 D58F     		or	a5,a5,a3
 307 000a 1CD3     		sw	a5,32(a4)
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 308              		.loc 1 221 1
 309 000c 8280     		ret
 310              		.cfi_endproc
 311              	.LFE9:
 313              		.section	.text.rcu_bkp_reset_disable,"ax",@progbits
 314              		.align	1
 315              		.globl	rcu_bkp_reset_disable
 317              	rcu_bkp_reset_disable:
 318              	.LFB10:
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 319              		.loc 1 230 1 is_stmt 1
 320              		.cfi_startproc
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 321              		.loc 1 231 5
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 322              		.loc 1 231 15 is_stmt 0
 323 0000 B7160240 		li	a3,1073876992
GAS LISTING /tmp/ccdrWrBx.s 			page 22


 324 0004 9C52     		lw	a5,32(a3)
 325 0006 4177     		li	a4,-65536
 326 0008 7D17     		addi	a4,a4,-1
 327 000a F98F     		and	a5,a5,a4
 328 000c 9CD2     		sw	a5,32(a3)
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 329              		.loc 1 232 1
 330 000e 8280     		ret
 331              		.cfi_endproc
 332              	.LFE10:
 334              		.section	.text.rcu_system_clock_source_config,"ax",@progbits
 335              		.align	1
 336              		.globl	rcu_system_clock_source_config
 338              	rcu_system_clock_source_config:
 339              	.LFB11:
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 340              		.loc 1 245 1 is_stmt 1
 341              		.cfi_startproc
 342              	.LVL11:
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 343              		.loc 1 246 5
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 344              		.loc 1 248 5
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 345              		.loc 1 248 9 is_stmt 0
 346 0000 37170240 		li	a4,1073876992
 347 0004 5C43     		lw	a5,4(a4)
 348              	.LVL12:
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 349              		.loc 1 250 5 is_stmt 1
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 350              		.loc 1 251 5
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 351              		.loc 1 250 9 is_stmt 0
 352 0006 F19B     		andi	a5,a5,-4
 353              	.LVL13:
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 354              		.loc 1 251 21
 355 0008 5D8D     		or	a0,a5,a0
 356              	.LVL14:
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 357              		.loc 1 251 14
 358 000a 48C3     		sw	a0,4(a4)
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 359              		.loc 1 252 1
 360 000c 8280     		ret
 361              		.cfi_endproc
 362              	.LFE11:
 364              		.section	.text.rcu_system_clock_source_get,"ax",@progbits
 365              		.align	1
 366              		.globl	rcu_system_clock_source_get
 368              	rcu_system_clock_source_get:
 369              	.LFB12:
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 370              		.loc 1 264 1 is_stmt 1
 371              		.cfi_startproc
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
GAS LISTING /tmp/ccdrWrBx.s 			page 23


 372              		.loc 1 265 5
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 373              		.loc 1 265 22 is_stmt 0
 374 0000 B7170240 		li	a5,1073876992
 375 0004 C843     		lw	a0,4(a5)
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 376              		.loc 1 266 1
 377 0006 3189     		andi	a0,a0,12
 378 0008 8280     		ret
 379              		.cfi_endproc
 380              	.LFE12:
 382              		.section	.text.rcu_ahb_clock_config,"ax",@progbits
 383              		.align	1
 384              		.globl	rcu_ahb_clock_config
 386              	rcu_ahb_clock_config:
 387              	.LFB13:
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 388              		.loc 1 277 1 is_stmt 1
 389              		.cfi_startproc
 390              	.LVL15:
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 391              		.loc 1 278 5
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 392              		.loc 1 280 5
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 393              		.loc 1 280 9 is_stmt 0
 394 0000 37170240 		li	a4,1073876992
 395 0004 5C43     		lw	a5,4(a4)
 396              	.LVL16:
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 397              		.loc 1 283 5 is_stmt 1
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 398              		.loc 1 284 5
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 399              		.loc 1 283 9 is_stmt 0
 400 0006 93F7F7F0 		andi	a5,a5,-241
 401              	.LVL17:
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 402              		.loc 1 284 21
 403 000a 5D8D     		or	a0,a5,a0
 404              	.LVL18:
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 405              		.loc 1 284 14
 406 000c 48C3     		sw	a0,4(a4)
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 407              		.loc 1 285 1
 408 000e 8280     		ret
 409              		.cfi_endproc
 410              	.LFE13:
 412              		.section	.text.rcu_apb1_clock_config,"ax",@progbits
 413              		.align	1
 414              		.globl	rcu_apb1_clock_config
 416              	rcu_apb1_clock_config:
 417              	.LFB14:
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 418              		.loc 1 300 1 is_stmt 1
 419              		.cfi_startproc
GAS LISTING /tmp/ccdrWrBx.s 			page 24


 420              	.LVL19:
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 421              		.loc 1 301 5
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 422              		.loc 1 303 5
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 423              		.loc 1 303 9 is_stmt 0
 424 0000 37170240 		li	a4,1073876992
 425 0004 5C43     		lw	a5,4(a4)
 426              	.LVL20:
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 427              		.loc 1 306 5 is_stmt 1
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 428              		.loc 1 307 5
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 429              		.loc 1 306 9 is_stmt 0
 430 0006 93F7F78F 		andi	a5,a5,-1793
 431              	.LVL21:
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 432              		.loc 1 307 21
 433 000a 5D8D     		or	a0,a5,a0
 434              	.LVL22:
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 435              		.loc 1 307 14
 436 000c 48C3     		sw	a0,4(a4)
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 437              		.loc 1 308 1
 438 000e 8280     		ret
 439              		.cfi_endproc
 440              	.LFE14:
 442              		.section	.text.rcu_apb2_clock_config,"ax",@progbits
 443              		.align	1
 444              		.globl	rcu_apb2_clock_config
 446              	rcu_apb2_clock_config:
 447              	.LFB15:
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 448              		.loc 1 323 1 is_stmt 1
 449              		.cfi_startproc
 450              	.LVL23:
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 451              		.loc 1 324 5
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 452              		.loc 1 326 5
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 453              		.loc 1 326 9 is_stmt 0
 454 0000 B7160240 		li	a3,1073876992
 455 0004 DC42     		lw	a5,4(a3)
 456              	.LVL24:
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 457              		.loc 1 329 5 is_stmt 1
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 458              		.loc 1 330 5
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 459              		.loc 1 329 9 is_stmt 0
 460 0006 7177     		li	a4,-16384
 461 0008 1307F77F 		addi	a4,a4,2047
 462 000c F98F     		and	a5,a5,a4
GAS LISTING /tmp/ccdrWrBx.s 			page 25


 463              	.LVL25:
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 464              		.loc 1 330 21
 465 000e 5D8D     		or	a0,a5,a0
 466              	.LVL26:
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 467              		.loc 1 330 14
 468 0010 C8C2     		sw	a0,4(a3)
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 469              		.loc 1 331 1
 470 0012 8280     		ret
 471              		.cfi_endproc
 472              	.LFE15:
 474              		.section	.text.rcu_ckout0_config,"ax",@progbits
 475              		.align	1
 476              		.globl	rcu_ckout0_config
 478              	rcu_ckout0_config:
 479              	.LFB16:
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 480              		.loc 1 350 1 is_stmt 1
 481              		.cfi_startproc
 482              	.LVL27:
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 483              		.loc 1 351 5
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 484              		.loc 1 353 5
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 485              		.loc 1 353 9 is_stmt 0
 486 0000 B7160240 		li	a3,1073876992
 487 0004 DC42     		lw	a5,4(a3)
 488              	.LVL28:
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 489              		.loc 1 356 5 is_stmt 1
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 490              		.loc 1 357 5
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 491              		.loc 1 356 9 is_stmt 0
 492 0006 370700F1 		li	a4,-251658240
 493 000a 7D17     		addi	a4,a4,-1
 494 000c F98F     		and	a5,a5,a4
 495              	.LVL29:
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 496              		.loc 1 357 21
 497 000e 5D8D     		or	a0,a5,a0
 498              	.LVL30:
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 499              		.loc 1 357 14
 500 0010 C8C2     		sw	a0,4(a3)
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 501              		.loc 1 358 1
 502 0012 8280     		ret
 503              		.cfi_endproc
 504              	.LFE16:
 506              		.section	.text.rcu_pll_config,"ax",@progbits
 507              		.align	1
 508              		.globl	rcu_pll_config
 510              	rcu_pll_config:
GAS LISTING /tmp/ccdrWrBx.s 			page 26


 511              	.LFB17:
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 512              		.loc 1 373 1 is_stmt 1
 513              		.cfi_startproc
 514              	.LVL31:
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 515              		.loc 1 374 5
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 516              		.loc 1 376 5
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 517              		.loc 1 376 9 is_stmt 0
 518 0000 B7160240 		li	a3,1073876992
 519 0004 DC42     		lw	a5,4(a3)
 520              	.LVL32:
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (pll_src | pll_mul);
 521              		.loc 1 379 5 is_stmt 1
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 522              		.loc 1 380 5
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (pll_src | pll_mul);
 523              		.loc 1 379 9 is_stmt 0
 524 0006 3707C3DF 		li	a4,-540868608
 525 000a 7D17     		addi	a4,a4,-1
 526 000c F98F     		and	a5,a5,a4
 527              	.LVL33:
 528 000e DD8D     		or	a1,a5,a1
 529              	.LVL34:
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 530              		.loc 1 380 9
 531 0010 C98D     		or	a1,a0,a1
 532              	.LVL35:
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 533              		.loc 1 382 5 is_stmt 1
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 534              		.loc 1 382 14 is_stmt 0
 535 0012 CCC2     		sw	a1,4(a3)
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 536              		.loc 1 383 1
 537 0014 8280     		ret
 538              		.cfi_endproc
 539              	.LFE17:
 541              		.section	.text.rcu_predv0_config,"ax",@progbits
 542              		.align	1
 543              		.globl	rcu_predv0_config
 545              	rcu_predv0_config:
 546              	.LFB18:
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 547              		.loc 1 398 1 is_stmt 1
 548              		.cfi_startproc
 549              	.LVL36:
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 550              		.loc 1 399 5
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 551              		.loc 1 401 5
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 552              		.loc 1 401 9 is_stmt 0
 553 0000 B7160240 		li	a3,1073876992
 554 0004 DC56     		lw	a5,44(a3)
GAS LISTING /tmp/ccdrWrBx.s 			page 27


 555              	.LVL37:
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 556              		.loc 1 403 5 is_stmt 1
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 557              		.loc 1 405 5
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 558              		.loc 1 403 9 is_stmt 0
 559 0006 4177     		li	a4,-65536
 560 0008 4117     		addi	a4,a4,-16
 561 000a F98F     		and	a5,a5,a4
 562              	.LVL38:
 563 000c DD8D     		or	a1,a5,a1
 564              	.LVL39:
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 565              		.loc 1 405 9
 566 000e C98D     		or	a1,a0,a1
 567              	.LVL40:
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 568              		.loc 1 407 5 is_stmt 1
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 569              		.loc 1 407 14 is_stmt 0
 570 0010 CCD6     		sw	a1,44(a3)
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 571              		.loc 1 408 1
 572 0012 8280     		ret
 573              		.cfi_endproc
 574              	.LFE18:
 576              		.section	.text.rcu_predv1_config,"ax",@progbits
 577              		.align	1
 578              		.globl	rcu_predv1_config
 580              	rcu_predv1_config:
 581              	.LFB19:
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 582              		.loc 1 419 1 is_stmt 1
 583              		.cfi_startproc
 584              	.LVL41:
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 585              		.loc 1 420 5
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the PREDV1 bits */
 586              		.loc 1 422 5
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the PREDV1 bits */
 587              		.loc 1 422 9 is_stmt 0
 588 0000 37170240 		li	a4,1073876992
 589 0004 5C57     		lw	a5,44(a4)
 590              	.LVL42:
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV1 division factor */
 591              		.loc 1 424 5 is_stmt 1
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV1 division factor */
 592              		.loc 1 424 9 is_stmt 0
 593 0006 93F7F7F0 		andi	a5,a5,-241
 594              	.LVL43:
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 595              		.loc 1 426 5 is_stmt 1
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 596              		.loc 1 426 9 is_stmt 0
 597 000a 5D8D     		or	a0,a5,a0
 598              	.LVL44:
GAS LISTING /tmp/ccdrWrBx.s 			page 28


 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 599              		.loc 1 428 5 is_stmt 1
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 600              		.loc 1 428 14 is_stmt 0
 601 000c 48D7     		sw	a0,44(a4)
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 602              		.loc 1 429 1
 603 000e 8280     		ret
 604              		.cfi_endproc
 605              	.LFE19:
 607              		.section	.text.rcu_pll1_config,"ax",@progbits
 608              		.align	1
 609              		.globl	rcu_pll1_config
 611              	rcu_pll1_config:
 612              	.LFB20:
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 613              		.loc 1 440 1 is_stmt 1
 614              		.cfi_startproc
 615              	.LVL45:
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul;
 616              		.loc 1 441 5
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul;
 617              		.loc 1 441 14 is_stmt 0
 618 0000 B7170240 		li	a5,1073876992
 619 0004 D857     		lw	a4,44(a5)
 620 0006 FD76     		li	a3,-4096
 621 0008 9386F60F 		addi	a3,a3,255
 622 000c 758F     		and	a4,a4,a3
 623 000e D8D7     		sw	a4,44(a5)
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 624              		.loc 1 442 5 is_stmt 1
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 625              		.loc 1 442 14 is_stmt 0
 626 0010 D857     		lw	a4,44(a5)
 627 0012 598D     		or	a0,a4,a0
 628              	.LVL46:
 629 0014 C8D7     		sw	a0,44(a5)
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 630              		.loc 1 443 1
 631 0016 8280     		ret
 632              		.cfi_endproc
 633              	.LFE20:
 635              		.section	.text.rcu_pll2_config,"ax",@progbits
 636              		.align	1
 637              		.globl	rcu_pll2_config
 639              	rcu_pll2_config:
 640              	.LFB21:
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 641              		.loc 1 454 1 is_stmt 1
 642              		.cfi_startproc
 643              	.LVL47:
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul; 
 644              		.loc 1 455 5
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul; 
 645              		.loc 1 455 14 is_stmt 0
 646 0000 B7170240 		li	a5,1073876992
 647 0004 D857     		lw	a4,44(a5)
GAS LISTING /tmp/ccdrWrBx.s 			page 29


 648 0006 C576     		li	a3,-61440
 649 0008 FD16     		addi	a3,a3,-1
 650 000a 758F     		and	a4,a4,a3
 651 000c D8D7     		sw	a4,44(a5)
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 652              		.loc 1 456 5 is_stmt 1
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 653              		.loc 1 456 14 is_stmt 0
 654 000e D857     		lw	a4,44(a5)
 655 0010 598D     		or	a0,a4,a0
 656              	.LVL48:
 657 0012 C8D7     		sw	a0,44(a5)
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 658              		.loc 1 457 1
 659 0014 8280     		ret
 660              		.cfi_endproc
 661              	.LFE21:
 663              		.section	.text.rcu_adc_clock_config,"ax",@progbits
 664              		.align	1
 665              		.globl	rcu_adc_clock_config
 667              	rcu_adc_clock_config:
 668              	.LFB22:
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg0;
 669              		.loc 1 473 1 is_stmt 1
 670              		.cfi_startproc
 671              	.LVL49:
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 672              		.loc 1 474 5
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 673              		.loc 1 477 5
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 674              		.loc 1 477 10 is_stmt 0
 675 0000 B7170240 		li	a5,1073876992
 676 0004 DC43     		lw	a5,4(a5)
 677              	.LVL50:
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 678              		.loc 1 478 5 is_stmt 1
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 679              		.loc 1 478 10 is_stmt 0
 680 0006 3747FFEF 		li	a4,-268484608
 681 000a 7D17     		addi	a4,a4,-1
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 682              		.loc 1 481 5
 683 000c 9546     		li	a3,5
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 684              		.loc 1 478 10
 685 000e F98F     		and	a5,a5,a4
 686              	.LVL51:
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 687              		.loc 1 481 5 is_stmt 1
 688 0010 6300D502 		beq	a0,a3,.L27
 689 0014 63EBA600 		bgtu	a0,a3,.L28
 690 0018 0D47     		li	a4,3
 691 001a 6364A700 		bgtu	a0,a4,.L29
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 692              		.loc 1 486 13
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
GAS LISTING /tmp/ccdrWrBx.s 			page 30


 693              		.loc 1 486 30 is_stmt 0
 694 001e 3A05     		slli	a0,a0,14
 695              	.LVL52:
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 696              		.loc 1 486 18
 697 0020 C98F     		or	a5,a5,a0
 698              	.LVL53:
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 699              		.loc 1 487 13 is_stmt 1
 700              	.L29:
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 701              		.loc 1 500 5
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 702              		.loc 1 500 14 is_stmt 0
 703 0022 37170240 		li	a4,1073876992
 704 0026 5CC3     		sw	a5,4(a4)
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 705              		.loc 1 501 1
 706 0028 8280     		ret
 707              	.LVL54:
 708              	.L28:
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 709              		.loc 1 481 5
 710 002a 1D47     		li	a4,7
 711 002c E31BE5FE 		bne	a0,a4,.L29
 712              	.L27:
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 713              		.loc 1 491 13 is_stmt 1
 714              	.LVL55:
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 715              		.loc 1 492 13
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 716              		.loc 1 492 30 is_stmt 0
 717 0030 3177     		li	a4,-81920
 718 0032 3A05     		slli	a0,a0,14
 719              	.LVL56:
 720 0034 798D     		and	a0,a0,a4
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 721              		.loc 1 492 18
 722 0036 5D8D     		or	a0,a0,a5
 723 0038 B7070010 		li	a5,268435456
 724              	.LVL57:
 725 003c C98F     		or	a5,a0,a5
 726              	.LVL58:
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 727              		.loc 1 493 13 is_stmt 1
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 728              		.loc 1 500 5
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 729              		.loc 1 500 14 is_stmt 0
 730 003e 37170240 		li	a4,1073876992
 731 0042 5CC3     		sw	a5,4(a4)
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 732              		.loc 1 501 1
 733 0044 8280     		ret
 734              		.cfi_endproc
 735              	.LFE22:
GAS LISTING /tmp/ccdrWrBx.s 			page 31


 737              		.section	.text.rcu_usb_clock_config,"ax",@progbits
 738              		.align	1
 739              		.globl	rcu_usb_clock_config
 741              	rcu_usb_clock_config:
 742              	.LFB23:
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 743              		.loc 1 515 1 is_stmt 1
 744              		.cfi_startproc
 745              	.LVL59:
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 746              		.loc 1 516 5
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 747              		.loc 1 518 5
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 748              		.loc 1 518 9 is_stmt 0
 749 0000 B7160240 		li	a3,1073876992
 750 0004 DC42     		lw	a5,4(a3)
 751              	.LVL60:
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 752              		.loc 1 521 5 is_stmt 1
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 753              		.loc 1 522 5
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 754              		.loc 1 521 9 is_stmt 0
 755 0006 370740FF 		li	a4,-12582912
 756 000a 7D17     		addi	a4,a4,-1
 757 000c F98F     		and	a5,a5,a4
 758              	.LVL61:
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 759              		.loc 1 522 21
 760 000e 5D8D     		or	a0,a5,a0
 761              	.LVL62:
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 762              		.loc 1 522 14
 763 0010 C8C2     		sw	a0,4(a3)
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 764              		.loc 1 523 1
 765 0012 8280     		ret
 766              		.cfi_endproc
 767              	.LFE23:
 769              		.section	.text.rcu_rtc_clock_config,"ax",@progbits
 770              		.align	1
 771              		.globl	rcu_rtc_clock_config
 773              	rcu_rtc_clock_config:
 774              	.LFB24:
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 775              		.loc 1 537 1 is_stmt 1
 776              		.cfi_startproc
 777              	.LVL63:
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 778              		.loc 1 538 5
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 779              		.loc 1 540 5
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 780              		.loc 1 540 9 is_stmt 0
 781 0000 37170240 		li	a4,1073876992
 782 0004 1C53     		lw	a5,32(a4)
GAS LISTING /tmp/ccdrWrBx.s 			page 32


 783              	.LVL64:
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 784              		.loc 1 542 5 is_stmt 1
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 785              		.loc 1 543 5
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 786              		.loc 1 542 9 is_stmt 0
 787 0006 93F7F7CF 		andi	a5,a5,-769
 788              	.LVL65:
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 789              		.loc 1 543 22
 790 000a 5D8D     		or	a0,a5,a0
 791              	.LVL66:
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 792              		.loc 1 543 15
 793 000c 08D3     		sw	a0,32(a4)
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 794              		.loc 1 544 1
 795 000e 8280     		ret
 796              		.cfi_endproc
 797              	.LFE24:
 799              		.section	.text.rcu_i2s1_clock_config,"ax",@progbits
 800              		.align	1
 801              		.globl	rcu_i2s1_clock_config
 803              	rcu_i2s1_clock_config:
 804              	.LFB25:
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 805              		.loc 1 556 1 is_stmt 1
 806              		.cfi_startproc
 807              	.LVL67:
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 808              		.loc 1 557 5
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 809              		.loc 1 559 5
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 810              		.loc 1 559 9 is_stmt 0
 811 0000 B7160240 		li	a3,1073876992
 812 0004 DC56     		lw	a5,44(a3)
 813              	.LVL68:
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 814              		.loc 1 561 5 is_stmt 1
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 815              		.loc 1 562 5
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 816              		.loc 1 561 9 is_stmt 0
 817 0006 0177     		li	a4,-131072
 818 0008 7D17     		addi	a4,a4,-1
 819 000a F98F     		and	a5,a5,a4
 820              	.LVL69:
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 821              		.loc 1 562 21
 822 000c 5D8D     		or	a0,a5,a0
 823              	.LVL70:
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 824              		.loc 1 562 14
 825 000e C8D6     		sw	a0,44(a3)
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccdrWrBx.s 			page 33


 826              		.loc 1 563 1
 827 0010 8280     		ret
 828              		.cfi_endproc
 829              	.LFE25:
 831              		.section	.text.rcu_i2s2_clock_config,"ax",@progbits
 832              		.align	1
 833              		.globl	rcu_i2s2_clock_config
 835              	rcu_i2s2_clock_config:
 836              	.LFB26:
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 837              		.loc 1 575 1 is_stmt 1
 838              		.cfi_startproc
 839              	.LVL71:
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 840              		.loc 1 576 5
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 841              		.loc 1 578 5
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 842              		.loc 1 578 9 is_stmt 0
 843 0000 B7160240 		li	a3,1073876992
 844 0004 DC56     		lw	a5,44(a3)
 845              	.LVL72:
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 846              		.loc 1 580 5 is_stmt 1
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 847              		.loc 1 581 5
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 848              		.loc 1 580 9 is_stmt 0
 849 0006 3707FCFF 		li	a4,-262144
 850 000a 7D17     		addi	a4,a4,-1
 851 000c F98F     		and	a5,a5,a4
 852              	.LVL73:
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 853              		.loc 1 581 21
 854 000e 5D8D     		or	a0,a5,a0
 855              	.LVL74:
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 856              		.loc 1 581 14
 857 0010 C8D6     		sw	a0,44(a3)
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 858              		.loc 1 582 1
 859 0012 8280     		ret
 860              		.cfi_endproc
 861              	.LFE26:
 863              		.section	.text.rcu_flag_get,"ax",@progbits
 864              		.align	1
 865              		.globl	rcu_flag_get
 867              	rcu_flag_get:
 868              	.LFB27:
 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu flag */
 869              		.loc 1 605 1 is_stmt 1
 870              		.cfi_startproc
 871              	.LVL75:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 872              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 873              		.loc 1 607 18 is_stmt 0
GAS LISTING /tmp/ccdrWrBx.s 			page 34


 874 0000 13576500 		srli	a4,a0,6
 875 0004 B7170240 		li	a5,1073876992
 876 0008 3E97     		add	a4,a4,a5
 877 000a 1C43     		lw	a5,0(a4)
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 878              		.loc 1 607 14
 879 000c 33D5A700 		srl	a0,a5,a0
 880              	.LVL76:
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 881              		.loc 1 612 1
 882 0010 0589     		andi	a0,a0,1
 883 0012 8280     		ret
 884              		.cfi_endproc
 885              	.LFE27:
 887              		.section	.text.rcu_all_reset_flag_clear,"ax",@progbits
 888              		.align	1
 889              		.globl	rcu_all_reset_flag_clear
 891              	rcu_all_reset_flag_clear:
 892              	.LFB28:
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 893              		.loc 1 621 1 is_stmt 1
 894              		.cfi_startproc
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 895              		.loc 1 622 5
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 896              		.loc 1 622 16 is_stmt 0
 897 0000 37170240 		li	a4,1073876992
 898 0004 5C53     		lw	a5,36(a4)
 899 0006 B7060001 		li	a3,16777216
 900 000a D58F     		or	a5,a5,a3
 901 000c 5CD3     		sw	a5,36(a4)
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 902              		.loc 1 623 1
 903 000e 8280     		ret
 904              		.cfi_endproc
 905              	.LFE28:
 907              		.section	.text.rcu_interrupt_flag_get,"ax",@progbits
 908              		.align	1
 909              		.globl	rcu_interrupt_flag_get
 911              	rcu_interrupt_flag_get:
 912              	.LFB29:
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu interrupt flag */
 913              		.loc 1 641 1 is_stmt 1
 914              		.cfi_startproc
 915              	.LVL77:
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 916              		.loc 1 643 5
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 917              		.loc 1 643 18 is_stmt 0
 918 0000 13576500 		srli	a4,a0,6
 919 0004 B7170240 		li	a5,1073876992
 920 0008 3E97     		add	a4,a4,a5
 921 000a 1C43     		lw	a5,0(a4)
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 922              		.loc 1 643 14
 923 000c 33D5A700 		srl	a0,a5,a0
 924              	.LVL78:
GAS LISTING /tmp/ccdrWrBx.s 			page 35


 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 925              		.loc 1 648 1
 926 0010 0589     		andi	a0,a0,1
 927 0012 8280     		ret
 928              		.cfi_endproc
 929              	.LFE29:
 931              		.section	.text.rcu_interrupt_flag_clear,"ax",@progbits
 932              		.align	1
 933              		.globl	rcu_interrupt_flag_clear
 935              	rcu_interrupt_flag_clear:
 936              	.LFB30:
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 937              		.loc 1 666 1 is_stmt 1
 938              		.cfi_startproc
 939              	.LVL79:
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 940              		.loc 1 667 5
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 941              		.loc 1 667 33 is_stmt 0
 942 0000 B7170240 		li	a5,1073876992
 943 0004 13576500 		srli	a4,a0,6
 944 0008 3E97     		add	a4,a4,a5
 945 000a 1443     		lw	a3,0(a4)
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 946              		.loc 1 667 36
 947 000c 8547     		li	a5,1
 948 000e B397A700 		sll	a5,a5,a0
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 949              		.loc 1 667 33
 950 0012 D58F     		or	a5,a5,a3
 951 0014 1CC3     		sw	a5,0(a4)
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 952              		.loc 1 668 1
 953 0016 8280     		ret
 954              		.cfi_endproc
 955              	.LFE30:
 957              		.section	.text.rcu_interrupt_enable,"ax",@progbits
 958              		.align	1
 959              		.globl	rcu_interrupt_enable
 961              	rcu_interrupt_enable:
 962              	.LFB31:
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 963              		.loc 1 685 1 is_stmt 1
 964              		.cfi_startproc
 965              	.LVL80:
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 966              		.loc 1 686 5
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 967              		.loc 1 686 27 is_stmt 0
 968 0000 B7170240 		li	a5,1073876992
 969 0004 13576500 		srli	a4,a0,6
 970 0008 3E97     		add	a4,a4,a5
 971 000a 1443     		lw	a3,0(a4)
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 972              		.loc 1 686 30
 973 000c 8547     		li	a5,1
 974 000e B397A700 		sll	a5,a5,a0
GAS LISTING /tmp/ccdrWrBx.s 			page 36


 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 975              		.loc 1 686 27
 976 0012 D58F     		or	a5,a5,a3
 977 0014 1CC3     		sw	a5,0(a4)
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 978              		.loc 1 687 1
 979 0016 8280     		ret
 980              		.cfi_endproc
 981              	.LFE31:
 983              		.section	.text.rcu_interrupt_disable,"ax",@progbits
 984              		.align	1
 985              		.globl	rcu_interrupt_disable
 987              	rcu_interrupt_disable:
 988              	.LFB32:
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 989              		.loc 1 704 1 is_stmt 1
 990              		.cfi_startproc
 991              	.LVL81:
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 992              		.loc 1 705 5
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 993              		.loc 1 705 27 is_stmt 0
 994 0000 B7170240 		li	a5,1073876992
 995 0004 13576500 		srli	a4,a0,6
 996 0008 3E97     		add	a4,a4,a5
 997 000a 1443     		lw	a3,0(a4)
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 998              		.loc 1 705 31
 999 000c 8547     		li	a5,1
 1000 000e B397A700 		sll	a5,a5,a0
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1001              		.loc 1 705 30
 1002 0012 93C7F7FF 		not	a5,a5
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1003              		.loc 1 705 27
 1004 0016 F58F     		and	a5,a5,a3
 1005 0018 1CC3     		sw	a5,0(a4)
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1006              		.loc 1 706 1
 1007 001a 8280     		ret
 1008              		.cfi_endproc
 1009              	.LFE32:
 1011              		.section	.text.rcu_osci_stab_wait,"ax",@progbits
 1012              		.align	1
 1013              		.globl	rcu_osci_stab_wait
 1015              	rcu_osci_stab_wait:
 1016              	.LFB33:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t stb_cnt = 0U;
 1017              		.loc 1 723 1 is_stmt 1
 1018              		.cfi_startproc
 1019              	.LVL82:
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ErrStatus reval = ERROR;
 1020              		.loc 1 724 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     FlagStatus osci_stat = RESET;
 1021              		.loc 1 725 5
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1022              		.loc 1 726 5
GAS LISTING /tmp/ccdrWrBx.s 			page 37


 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1023              		.loc 1 728 5
 1024 0000 E947     		li	a5,26
 1025 0002 6302F510 		beq	a0,a5,.L59
 1026 0006 63FFA700 		bleu	a0,a5,.L74
 1027 000a 93070580 		addi	a5,a0,-2048
 1028 000e F9CB     		beq	a5,zero,.L63
 1029 0010 8567     		li	a5,4096
 1030 0012 93870790 		addi	a5,a5,-1792
 1031 0016 6304F508 		beq	a0,a5,.L64
 1032 001a F147     		li	a5,28
 1033 001c 630EF504 		beq	a0,a5,.L65
 1034              	.L73:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     FlagStatus osci_stat = RESET;
 1035              		.loc 1 725 15 is_stmt 0
 1036 0020 0145     		li	a0,0
 1037              	.LVL83:
 1038 0022 8280     		ret
 1039              	.LVL84:
 1040              	.L74:
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1041              		.loc 1 728 5
 1042 0024 C147     		li	a5,16
 1043 0026 630DF508 		beq	a0,a5,.L60
 1044 002a E147     		li	a5,24
 1045 002c 6303F502 		beq	a0,a5,.L61
 1046 0030 65F9     		bne	a0,zero,.L73
 1047 0032 13070050 		li	a4,1280
 1048              	.LBB74:
 1049              	.LBB75:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1050              		.loc 1 607 18
 1051 0036 B7160240 		li	a3,1073876992
 1052              	.LVL85:
 1053              	.L47:
 1054              	.LBE75:
 1055              	.LBE74:
 758:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1056              		.loc 1 758 13 is_stmt 1
 1057              	.LBB78:
 1058              	.LBB76:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1059              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1060              		.loc 1 610 9
 1061              	.LBE76:
 1062              	.LBE78:
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1063              		.loc 1 759 13
 1064              	.LBB79:
 1065              	.LBB77:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1066              		.loc 1 607 18 is_stmt 0
 1067 003a 9C42     		lw	a5,0(a3)
 1068 003c 7D17     		addi	a4,a4,-1
 1069              	.LVL86:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
GAS LISTING /tmp/ccdrWrBx.s 			page 38


 1070              		.loc 1 607 7
 1071 003e 898B     		andi	a5,a5,2
 1072 0040 99C7     		beq	a5,zero,.L75
 1073              	.L54:
 1074              	.LBE77:
 1075              	.LBE79:
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1076              		.loc 1 763 9 is_stmt 1
 1077              	.LVL87:
 1078              	.LBB80:
 1079              	.LBB81:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1080              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1081              		.loc 1 607 18 is_stmt 0
 1082 0042 B7170240 		li	a5,1073876992
 1083 0046 8843     		lw	a0,0(a5)
 1084              	.LVL88:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1085              		.loc 1 607 14
 1086 0048 0581     		srli	a0,a0,1
 1087 004a 0589     		andi	a0,a0,1
 1088 004c 8280     		ret
 1089              	.LVL89:
 1090              	.L75:
 1091              	.LBE81:
 1092              	.LBE80:
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1093              		.loc 1 757 36
 1094 004e 75F7     		bne	a4,zero,.L47
 1095 0050 CDBF     		j	.L54
 1096              	.LVL90:
 1097              	.L61:
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1098              		.loc 1 728 5
 1099 0052 B7071000 		li	a5,1048576
 1100 0056 FD17     		addi	a5,a5,-1
 1101              	.LBB82:
 1102              	.LBB83:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1103              		.loc 1 607 18
 1104 0058 B7160240 		li	a3,1073876992
 1105              	.LVL91:
 1106              	.L46:
 1107              	.LBE83:
 1108              	.LBE82:
 784:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1109              		.loc 1 784 13 is_stmt 1
 1110              	.LBB86:
 1111              	.LBB84:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1112              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1113              		.loc 1 610 9
 1114              	.LBE84:
 1115              	.LBE86:
 785:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
GAS LISTING /tmp/ccdrWrBx.s 			page 39


 1116              		.loc 1 785 13
 1117              	.LBB87:
 1118              	.LBB85:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1119              		.loc 1 607 18 is_stmt 0
 1120 005c 9842     		lw	a4,0(a3)
 1121 005e FD17     		addi	a5,a5,-1
 1122              	.LVL92:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1123              		.loc 1 607 7
 1124 0060 13166700 		slli	a2,a4,6
 1125 0064 63580600 		bge	a2,zero,.L76
 1126              	.L56:
 1127              	.LBE85:
 1128              	.LBE87:
 789:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1129              		.loc 1 789 9 is_stmt 1
 1130              	.LVL93:
 1131              	.LBB88:
 1132              	.LBB89:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1133              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1134              		.loc 1 607 18 is_stmt 0
 1135 0068 B7170240 		li	a5,1073876992
 1136              	.LVL94:
 1137 006c 8843     		lw	a0,0(a5)
 1138              	.LVL95:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1139              		.loc 1 607 14
 1140 006e 6581     		srli	a0,a0,25
 1141 0070 0589     		andi	a0,a0,1
 1142 0072 8280     		ret
 1143              	.LVL96:
 1144              	.L76:
 1145              	.LBE89:
 1146              	.LBE88:
 783:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1147              		.loc 1 783 36
 1148 0074 E5F7     		bne	a5,zero,.L46
 1149 0076 CDBF     		j	.L56
 1150              	.LVL97:
 1151              	.L65:
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1152              		.loc 1 728 5
 1153 0078 B7071000 		li	a5,1048576
 1154 007c FD17     		addi	a5,a5,-1
 1155              	.LBB90:
 1156              	.LBB91:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1157              		.loc 1 607 18
 1158 007e B7160240 		li	a3,1073876992
 1159              	.LVL98:
 1160              	.L51:
 1161              	.LBE91:
 1162              	.LBE90:
 808:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
GAS LISTING /tmp/ccdrWrBx.s 			page 40


 1163              		.loc 1 808 13 is_stmt 1
 1164              	.LBB94:
 1165              	.LBB92:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1166              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1167              		.loc 1 610 9
 1168              	.LBE92:
 1169              	.LBE94:
 809:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1170              		.loc 1 809 13
 1171              	.LBB95:
 1172              	.LBB93:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1173              		.loc 1 607 18 is_stmt 0
 1174 0082 9842     		lw	a4,0(a3)
 1175 0084 FD17     		addi	a5,a5,-1
 1176              	.LVL99:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1177              		.loc 1 607 7
 1178 0086 13162700 		slli	a2,a4,2
 1179 008a 63580600 		bge	a2,zero,.L77
 1180              	.L58:
 1181              	.LBE93:
 1182              	.LBE95:
 813:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1183              		.loc 1 813 9 is_stmt 1
 1184              	.LVL100:
 1185              	.LBB96:
 1186              	.LBB97:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1187              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1188              		.loc 1 607 18 is_stmt 0
 1189 008e B7170240 		li	a5,1073876992
 1190              	.LVL101:
 1191 0092 8843     		lw	a0,0(a5)
 1192              	.LVL102:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1193              		.loc 1 607 14
 1194 0094 7581     		srli	a0,a0,29
 1195 0096 0589     		andi	a0,a0,1
 1196              	.LVL103:
 1197              	.LBE97:
 1198              	.LBE96:
 1199              		.loc 1 823 5 is_stmt 1
 824:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1200              		.loc 1 824 1 is_stmt 0
 1201 0098 8280     		ret
 1202              	.LVL104:
 1203              	.L77:
 807:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1204              		.loc 1 807 36
 1205 009a E5F7     		bne	a5,zero,.L51
 1206 009c CDBF     		j	.L58
 1207              	.LVL105:
 1208              	.L64:
GAS LISTING /tmp/ccdrWrBx.s 			page 41


 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1209              		.loc 1 728 5
 1210 009e 37071000 		li	a4,1048576
 1211 00a2 7D17     		addi	a4,a4,-1
 1212              	.LBB98:
 1213              	.LBB99:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1214              		.loc 1 607 18
 1215 00a4 B7160240 		li	a3,1073876992
 1216              	.LVL106:
 1217              	.L50:
 1218              	.LBE99:
 1219              	.LBE98:
 771:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1220              		.loc 1 771 13 is_stmt 1
 1221              	.LBB102:
 1222              	.LBB100:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1223              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1224              		.loc 1 610 9
 1225              	.LBE100:
 1226              	.LBE102:
 772:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1227              		.loc 1 772 13
 1228              	.LBB103:
 1229              	.LBB101:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1230              		.loc 1 607 18 is_stmt 0
 1231 00a8 DC52     		lw	a5,36(a3)
 1232 00aa 7D17     		addi	a4,a4,-1
 1233              	.LVL107:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1234              		.loc 1 607 7
 1235 00ac 898B     		andi	a5,a5,2
 1236 00ae 99C7     		beq	a5,zero,.L78
 1237              	.L55:
 1238              	.LBE101:
 1239              	.LBE103:
 776:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1240              		.loc 1 776 9 is_stmt 1
 1241              	.LVL108:
 1242              	.LBB104:
 1243              	.LBB105:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1244              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1245              		.loc 1 607 18 is_stmt 0
 1246 00b0 B7170240 		li	a5,1073876992
 1247 00b4 C853     		lw	a0,36(a5)
 1248              	.LVL109:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1249              		.loc 1 607 14
 1250 00b6 0581     		srli	a0,a0,1
 1251 00b8 0589     		andi	a0,a0,1
 1252 00ba 8280     		ret
 1253              	.LVL110:
GAS LISTING /tmp/ccdrWrBx.s 			page 42


 1254              	.L78:
 1255              	.LBE105:
 1256              	.LBE104:
 770:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1257              		.loc 1 770 36
 1258 00bc 75F7     		bne	a4,zero,.L50
 1259 00be CDBF     		j	.L55
 1260              	.LVL111:
 1261              	.L60:
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1262              		.loc 1 728 5
 1263 00c0 C167     		li	a5,65536
 1264 00c2 FD17     		addi	a5,a5,-1
 1265              	.LBB106:
 1266              	.LBB107:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1267              		.loc 1 607 18
 1268 00c4 B7160240 		li	a3,1073876992
 1269              	.LVL112:
 1270              	.L45:
 1271              	.LBE107:
 1272              	.LBE106:
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1273              		.loc 1 732 13 is_stmt 1
 1274              	.LBB110:
 1275              	.LBB108:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1276              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1277              		.loc 1 610 9
 1278              	.LBE108:
 1279              	.LBE110:
 733:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1280              		.loc 1 733 13
 1281              	.LBB111:
 1282              	.LBB109:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1283              		.loc 1 607 18 is_stmt 0
 1284 00c8 9842     		lw	a4,0(a3)
 1285 00ca FD17     		addi	a5,a5,-1
 1286              	.LVL113:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1287              		.loc 1 607 7
 1288 00cc 1316E700 		slli	a2,a4,14
 1289 00d0 63580600 		bge	a2,zero,.L79
 1290              	.L52:
 1291              	.LBE109:
 1292              	.LBE111:
 737:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1293              		.loc 1 737 9 is_stmt 1
 1294              	.LVL114:
 1295              	.LBB112:
 1296              	.LBB113:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1297              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1298              		.loc 1 607 18 is_stmt 0
GAS LISTING /tmp/ccdrWrBx.s 			page 43


 1299 00d4 B7170240 		li	a5,1073876992
 1300              	.LVL115:
 1301 00d8 8843     		lw	a0,0(a5)
 1302              	.LVL116:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1303              		.loc 1 607 14
 1304 00da 4581     		srli	a0,a0,17
 1305 00dc 0589     		andi	a0,a0,1
 1306 00de 8280     		ret
 1307              	.LVL117:
 1308              	.L79:
 1309              	.LBE113:
 1310              	.LBE112:
 731:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1311              		.loc 1 731 36
 1312 00e0 E5F7     		bne	a5,zero,.L45
 1313 00e2 CDBF     		j	.L52
 1314              	.LVL118:
 1315              	.L63:
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1316              		.loc 1 728 5
 1317 00e4 37070004 		li	a4,67108864
 1318 00e8 7D17     		addi	a4,a4,-1
 1319              	.LBB114:
 1320              	.LBB115:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1321              		.loc 1 607 18
 1322 00ea B7160240 		li	a3,1073876992
 1323              	.LVL119:
 1324              	.L49:
 1325              	.LBE115:
 1326              	.LBE114:
 745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1327              		.loc 1 745 13 is_stmt 1
 1328              	.LBB118:
 1329              	.LBB116:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1330              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1331              		.loc 1 610 9
 1332              	.LBE116:
 1333              	.LBE118:
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1334              		.loc 1 746 13
 1335              	.LBB119:
 1336              	.LBB117:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1337              		.loc 1 607 18 is_stmt 0
 1338 00ee 9C52     		lw	a5,32(a3)
 1339 00f0 7D17     		addi	a4,a4,-1
 1340              	.LVL120:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1341              		.loc 1 607 7
 1342 00f2 898B     		andi	a5,a5,2
 1343 00f4 99C7     		beq	a5,zero,.L80
 1344              	.L53:
 1345              	.LBE117:
GAS LISTING /tmp/ccdrWrBx.s 			page 44


 1346              	.LBE119:
 750:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1347              		.loc 1 750 9 is_stmt 1
 1348              	.LVL121:
 1349              	.LBB120:
 1350              	.LBB121:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1351              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1352              		.loc 1 607 18 is_stmt 0
 1353 00f6 B7170240 		li	a5,1073876992
 1354 00fa 8853     		lw	a0,32(a5)
 1355              	.LVL122:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1356              		.loc 1 607 14
 1357 00fc 0581     		srli	a0,a0,1
 1358 00fe 0589     		andi	a0,a0,1
 1359 0100 8280     		ret
 1360              	.LVL123:
 1361              	.L80:
 1362              	.LBE121:
 1363              	.LBE120:
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1364              		.loc 1 744 36
 1365 0102 75F7     		bne	a4,zero,.L49
 1366 0104 CDBF     		j	.L53
 1367              	.LVL124:
 1368              	.L59:
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1369              		.loc 1 728 5
 1370 0106 B7071000 		li	a5,1048576
 1371 010a FD17     		addi	a5,a5,-1
 1372              	.LBB122:
 1373              	.LBB123:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1374              		.loc 1 607 18
 1375 010c B7160240 		li	a3,1073876992
 1376              	.LVL125:
 1377              	.L43:
 1378              	.LBE123:
 1379              	.LBE122:
 796:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1380              		.loc 1 796 13 is_stmt 1
 1381              	.LBB126:
 1382              	.LBB124:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1383              		.loc 1 607 5
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 1384              		.loc 1 610 9
 1385              	.LBE124:
 1386              	.LBE126:
 797:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1387              		.loc 1 797 13
 1388              	.LBB127:
 1389              	.LBB125:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1390              		.loc 1 607 18 is_stmt 0
GAS LISTING /tmp/ccdrWrBx.s 			page 45


 1391 0110 9842     		lw	a4,0(a3)
 1392 0112 FD17     		addi	a5,a5,-1
 1393              	.LVL126:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1394              		.loc 1 607 7
 1395 0114 13164700 		slli	a2,a4,4
 1396 0118 63580600 		bge	a2,zero,.L81
 1397              	.L57:
 1398              	.LBE125:
 1399              	.LBE127:
 801:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1400              		.loc 1 801 9 is_stmt 1
 1401              	.LVL127:
 1402              	.LBB128:
 1403              	.LBB129:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1404              		.loc 1 607 5
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1405              		.loc 1 607 18 is_stmt 0
 1406 011c B7170240 		li	a5,1073876992
 1407              	.LVL128:
 1408 0120 8843     		lw	a0,0(a5)
 1409              	.LVL129:
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1410              		.loc 1 607 14
 1411 0122 6D81     		srli	a0,a0,27
 1412 0124 0589     		andi	a0,a0,1
 1413 0126 8280     		ret
 1414              	.LVL130:
 1415              	.L81:
 1416              	.LBE129:
 1417              	.LBE128:
 795:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1418              		.loc 1 795 36
 1419 0128 E5F7     		bne	a5,zero,.L43
 1420 012a CDBF     		j	.L57
 1421              		.cfi_endproc
 1422              	.LFE33:
 1424              		.section	.text.rcu_osci_on,"ax",@progbits
 1425              		.align	1
 1426              		.globl	rcu_osci_on
 1428              	rcu_osci_on:
 1429              	.LFB34:
 825:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 826:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 827:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      turn on the oscillator
 828:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 829:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 830:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 831:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 832:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 833:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 834:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 835:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 836:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 837:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 838:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
GAS LISTING /tmp/ccdrWrBx.s 			page 46


 839:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 840:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 841:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1430              		.loc 1 841 1 is_stmt 1
 1431              		.cfi_startproc
 1432              	.LVL131:
 842:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1433              		.loc 1 842 5
 1434              		.loc 1 842 23 is_stmt 0
 1435 0000 B7170240 		li	a5,1073876992
 1436 0004 13576500 		srli	a4,a0,6
 1437 0008 3E97     		add	a4,a4,a5
 1438 000a 1443     		lw	a3,0(a4)
 1439              		.loc 1 842 26
 1440 000c 8547     		li	a5,1
 1441 000e B397A700 		sll	a5,a5,a0
 1442              		.loc 1 842 23
 1443 0012 D58F     		or	a5,a5,a3
 1444 0014 1CC3     		sw	a5,0(a4)
 843:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1445              		.loc 1 843 1
 1446 0016 8280     		ret
 1447              		.cfi_endproc
 1448              	.LFE34:
 1450              		.section	.text.rcu_osci_off,"ax",@progbits
 1451              		.align	1
 1452              		.globl	rcu_osci_off
 1454              	rcu_osci_off:
 1455              	.LFB35:
 844:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 845:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 846:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      turn off the oscillator
 847:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 848:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 849:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 850:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 851:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 852:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 853:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 854:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 855:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 856:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 857:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 858:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 859:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 860:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1456              		.loc 1 860 1 is_stmt 1
 1457              		.cfi_startproc
 1458              	.LVL132:
 861:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1459              		.loc 1 861 5
 1460              		.loc 1 861 23 is_stmt 0
 1461 0000 B7170240 		li	a5,1073876992
 1462 0004 13576500 		srli	a4,a0,6
 1463 0008 3E97     		add	a4,a4,a5
 1464 000a 1443     		lw	a3,0(a4)
 1465              		.loc 1 861 27
GAS LISTING /tmp/ccdrWrBx.s 			page 47


 1466 000c 8547     		li	a5,1
 1467 000e B397A700 		sll	a5,a5,a0
 1468              		.loc 1 861 26
 1469 0012 93C7F7FF 		not	a5,a5
 1470              		.loc 1 861 23
 1471 0016 F58F     		and	a5,a5,a3
 1472 0018 1CC3     		sw	a5,0(a4)
 862:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1473              		.loc 1 862 1
 1474 001a 8280     		ret
 1475              		.cfi_endproc
 1476              	.LFE35:
 1478              		.section	.text.rcu_osci_bypass_mode_enable,"ax",@progbits
 1479              		.align	1
 1480              		.globl	rcu_osci_bypass_mode_enable
 1482              	rcu_osci_bypass_mode_enable:
 1483              	.LFB36:
 863:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 864:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 865:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 866:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 867:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 868:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 869:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 870:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 871:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 872:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 873:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 874:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1484              		.loc 1 874 1 is_stmt 1
 1485              		.cfi_startproc
 1486              	.LVL133:
 875:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 1487              		.loc 1 875 5
 876:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 877:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(osci){
 1488              		.loc 1 877 5
 1489 0000 C147     		li	a5,16
 1490 0002 6300F502 		beq	a0,a5,.L85
 1491 0006 13050580 		addi	a0,a0,-2048
 1492              	.LVL134:
 1493 000a 19E9     		bne	a0,zero,.L88
 878:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable HXTAL to bypass mode */
 879:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_HXTAL:
 880:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_CTL;
 881:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 882:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 883:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 884:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable LXTAL to bypass mode */
 885:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_LXTAL:
 886:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_BDCTL;
 1494              		.loc 1 886 9
 1495              		.loc 1 886 13 is_stmt 0
 1496 000c B7170240 		li	a5,1073876992
 1497 0010 9853     		lw	a4,32(a5)
 1498              	.LVL135:
 887:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
GAS LISTING /tmp/ccdrWrBx.s 			page 48


 1499              		.loc 1 887 9 is_stmt 1
 1500              		.loc 1 887 19 is_stmt 0
 1501 0012 9453     		lw	a3,32(a5)
 888:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1502              		.loc 1 888 26
 1503 0014 13674700 		ori	a4,a4,4
 1504              	.LVL136:
 887:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1505              		.loc 1 887 19
 1506 0018 F99A     		andi	a3,a3,-2
 1507 001a 94D3     		sw	a3,32(a5)
 1508              		.loc 1 888 9 is_stmt 1
 1509              		.loc 1 888 19 is_stmt 0
 1510 001c 98D3     		sw	a4,32(a5)
 889:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1511              		.loc 1 889 9 is_stmt 1
 890:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC8M:
 891:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC40K:
 892:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL_CK:
 893:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL1_CK:
 894:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL2_CK:
 895:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 896:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
 897:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 898:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 899:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1512              		.loc 1 899 1 is_stmt 0
 1513 001e 8280     		ret
 1514              	.L88:
 1515 0020 8280     		ret
 1516              	.LVL137:
 1517              	.L85:
 880:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1518              		.loc 1 880 9 is_stmt 1
 880:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1519              		.loc 1 880 13 is_stmt 0
 1520 0022 B7170240 		li	a5,1073876992
 1521 0026 9843     		lw	a4,0(a5)
 1522              	.LVL138:
 881:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1523              		.loc 1 881 9 is_stmt 1
 881:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1524              		.loc 1 881 17 is_stmt 0
 1525 0028 9443     		lw	a3,0(a5)
 1526 002a 4176     		li	a2,-65536
 1527 002c 7D16     		addi	a2,a2,-1
 1528 002e F18E     		and	a3,a3,a2
 1529 0030 94C3     		sw	a3,0(a5)
 882:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1530              		.loc 1 882 9 is_stmt 1
 882:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1531              		.loc 1 882 24 is_stmt 0
 1532 0032 B7060400 		li	a3,262144
 1533 0036 558F     		or	a4,a4,a3
 1534              	.LVL139:
 882:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1535              		.loc 1 882 17
GAS LISTING /tmp/ccdrWrBx.s 			page 49


 1536 0038 98C3     		sw	a4,0(a5)
 883:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable LXTAL to bypass mode */
 1537              		.loc 1 883 9 is_stmt 1
 1538 003a 8280     		ret
 1539              		.cfi_endproc
 1540              	.LFE36:
 1542              		.section	.text.rcu_osci_bypass_mode_disable,"ax",@progbits
 1543              		.align	1
 1544              		.globl	rcu_osci_bypass_mode_disable
 1546              	rcu_osci_bypass_mode_disable:
 1547              	.LFB37:
 900:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 901:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 902:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 903:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 904:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 905:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 906:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 907:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 908:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 909:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 910:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 911:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1548              		.loc 1 911 1
 1549              		.cfi_startproc
 1550              	.LVL140:
 912:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 1551              		.loc 1 912 5
 913:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 914:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(osci){
 1552              		.loc 1 914 5
 1553 0000 C147     		li	a5,16
 1554 0002 630FF500 		beq	a0,a5,.L90
 1555 0006 13050580 		addi	a0,a0,-2048
 1556              	.LVL141:
 1557 000a 11E9     		bne	a0,zero,.L93
 915:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* disable HXTAL to bypass mode */
 916:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_HXTAL:
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_CTL;
 918:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 919:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 920:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 921:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* disable LXTAL to bypass mode */
 922:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_LXTAL:
 923:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_BDCTL;
 1558              		.loc 1 923 9
 1559              		.loc 1 923 13 is_stmt 0
 1560 000c B7170240 		li	a5,1073876992
 1561 0010 9853     		lw	a4,32(a5)
 1562              	.LVL142:
 924:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1563              		.loc 1 924 9 is_stmt 1
 1564              		.loc 1 924 19 is_stmt 0
 1565 0012 9453     		lw	a3,32(a5)
 925:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1566              		.loc 1 925 26
 1567 0014 6D9B     		andi	a4,a4,-5
GAS LISTING /tmp/ccdrWrBx.s 			page 50


 1568              	.LVL143:
 924:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1569              		.loc 1 924 19
 1570 0016 F99A     		andi	a3,a3,-2
 1571 0018 94D3     		sw	a3,32(a5)
 1572              		.loc 1 925 9 is_stmt 1
 1573              		.loc 1 925 19 is_stmt 0
 1574 001a 98D3     		sw	a4,32(a5)
 926:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1575              		.loc 1 926 9 is_stmt 1
 927:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC8M:
 928:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC40K:
 929:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL_CK:
 930:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL1_CK:
 931:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL2_CK:
 932:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 933:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
 934:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 935:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 936:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1576              		.loc 1 936 1 is_stmt 0
 1577 001c 8280     		ret
 1578              	.L93:
 1579 001e 8280     		ret
 1580              	.LVL144:
 1581              	.L90:
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1582              		.loc 1 917 9 is_stmt 1
 917:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1583              		.loc 1 917 13 is_stmt 0
 1584 0020 B7170240 		li	a5,1073876992
 1585 0024 9843     		lw	a4,0(a5)
 1586              	.LVL145:
 918:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1587              		.loc 1 918 9 is_stmt 1
 918:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1588              		.loc 1 918 17 is_stmt 0
 1589 0026 9443     		lw	a3,0(a5)
 1590 0028 4176     		li	a2,-65536
 1591 002a 7D16     		addi	a2,a2,-1
 1592 002c F18E     		and	a3,a3,a2
 1593 002e 94C3     		sw	a3,0(a5)
 919:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1594              		.loc 1 919 9 is_stmt 1
 919:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1595              		.loc 1 919 24 is_stmt 0
 1596 0030 B706FCFF 		li	a3,-262144
 1597 0034 FD16     		addi	a3,a3,-1
 1598 0036 758F     		and	a4,a4,a3
 1599              	.LVL146:
 919:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1600              		.loc 1 919 17
 1601 0038 98C3     		sw	a4,0(a5)
 920:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* disable LXTAL to bypass mode */
 1602              		.loc 1 920 9 is_stmt 1
 1603 003a 8280     		ret
 1604              		.cfi_endproc
GAS LISTING /tmp/ccdrWrBx.s 			page 51


 1605              	.LFE37:
 1607              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",@progbits
 1608              		.align	1
 1609              		.globl	rcu_hxtal_clock_monitor_enable
 1611              	rcu_hxtal_clock_monitor_enable:
 1612              	.LFB38:
 937:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 938:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 939:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the HXTAL clock monitor
 940:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 941:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 942:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 943:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 944:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 945:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
 946:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1613              		.loc 1 946 1
 1614              		.cfi_startproc
 947:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1615              		.loc 1 947 5
 1616              		.loc 1 947 13 is_stmt 0
 1617 0000 37170240 		li	a4,1073876992
 1618 0004 1C43     		lw	a5,0(a4)
 1619 0006 B7060800 		li	a3,524288
 1620 000a D58F     		or	a5,a5,a3
 1621 000c 1CC3     		sw	a5,0(a4)
 948:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1622              		.loc 1 948 1
 1623 000e 8280     		ret
 1624              		.cfi_endproc
 1625              	.LFE38:
 1627              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",@progbits
 1628              		.align	1
 1629              		.globl	rcu_hxtal_clock_monitor_disable
 1631              	rcu_hxtal_clock_monitor_disable:
 1632              	.LFB39:
 949:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 950:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 951:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the HXTAL clock monitor
 952:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 953:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 954:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 955:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 956:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
 957:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1633              		.loc 1 957 1 is_stmt 1
 1634              		.cfi_startproc
 958:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1635              		.loc 1 958 5
 1636              		.loc 1 958 13 is_stmt 0
 1637 0000 B7160240 		li	a3,1073876992
 1638 0004 9C42     		lw	a5,0(a3)
 1639 0006 3707F8FF 		li	a4,-524288
 1640 000a 7D17     		addi	a4,a4,-1
 1641 000c F98F     		and	a5,a5,a4
 1642 000e 9CC2     		sw	a5,0(a3)
 959:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
GAS LISTING /tmp/ccdrWrBx.s 			page 52


 1643              		.loc 1 959 1
 1644 0010 8280     		ret
 1645              		.cfi_endproc
 1646              	.LFE39:
 1648              		.section	.text.rcu_irc8m_adjust_value_set,"ax",@progbits
 1649              		.align	1
 1650              		.globl	rcu_irc8m_adjust_value_set
 1652              	rcu_irc8m_adjust_value_set:
 1653              	.LFB40:
 960:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 961:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 962:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      set the IRC8M adjust value
 963:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
 964:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 965:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 966:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 967:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
 968:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1654              		.loc 1 968 1 is_stmt 1
 1655              		.cfi_startproc
 1656              	.LVL147:
 969:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 1657              		.loc 1 969 5
 970:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 971:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CTL;
 1658              		.loc 1 971 5
 1659              		.loc 1 971 9 is_stmt 0
 1660 0000 37170240 		li	a4,1073876992
 1661 0004 1C43     		lw	a5,0(a4)
 1662              	.LVL148:
 972:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
 973:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1663              		.loc 1 973 5 is_stmt 1
 974:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & 0x1FU) << 3));
 1664              		.loc 1 974 5
 1665              		.loc 1 974 46 is_stmt 0
 1666 0006 0E05     		slli	a0,a0,3
 1667              	.LVL149:
 1668 0008 1375F50F 		andi	a0,a0,255
 973:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & 0x1FU) << 3));
 1669              		.loc 1 973 9
 1670 000c 93F777F0 		andi	a5,a5,-249
 1671              	.LVL150:
 1672              		.loc 1 974 20
 1673 0010 5D8D     		or	a0,a0,a5
 1674              		.loc 1 974 13
 1675 0012 08C3     		sw	a0,0(a4)
 975:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1676              		.loc 1 975 1
 1677 0014 8280     		ret
 1678              		.cfi_endproc
 1679              	.LFE40:
 1681              		.section	.text.rcu_deepsleep_voltage_set,"ax",@progbits
 1682              		.align	1
 1683              		.globl	rcu_deepsleep_voltage_set
 1685              	rcu_deepsleep_voltage_set:
 1686              	.LFB41:
GAS LISTING /tmp/ccdrWrBx.s 			page 53


 976:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 977:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 978:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      deep-sleep mode voltage select
 979:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
 980:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 981:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V
 982:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_1: the core voltage is 1.1V
 983:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
 984:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
 985:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 986:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 987:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 988:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
 989:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {    
 1687              		.loc 1 989 1 is_stmt 1
 1688              		.cfi_startproc
 1689              	.LVL151:
 990:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1690              		.loc 1 990 5
 1691              		.loc 1 990 11 is_stmt 0
 1692 0000 0D89     		andi	a0,a0,3
 1693              	.LVL152:
 991:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_DSV = dsvol;
 1694              		.loc 1 991 5 is_stmt 1
 1695              		.loc 1 991 13 is_stmt 0
 1696 0002 B7170240 		li	a5,1073876992
 1697 0006 C8DB     		sw	a0,52(a5)
 992:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1698              		.loc 1 992 1
 1699 0008 8280     		ret
 1700              		.cfi_endproc
 1701              	.LFE41:
 1703              		.section	.text.rcu_clock_freq_get,"ax",@progbits
 1704              		.align	1
 1705              		.globl	rcu_clock_freq_get
 1707              	rcu_clock_freq_get:
 1708              	.LFB42:
 993:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 994:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 995:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
 996:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  clock: the clock frequency which to get
 997:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 998:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_SYS: system clock frequency
 999:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1000:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1001:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1002:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
1003:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1004:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
1005:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1006:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1709              		.loc 1 1006 1 is_stmt 1
 1710              		.cfi_startproc
 1711              	.LVL153:
1007:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1712              		.loc 1 1007 5
1008:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
GAS LISTING /tmp/ccdrWrBx.s 			page 54


 1713              		.loc 1 1008 5
1009:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t pllsel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1714              		.loc 1 1009 5
1010:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t predv0, predv1, pll1mf;
 1715              		.loc 1 1010 5
1011:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1012:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1013:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1716              		.loc 1 1013 5
 1717              		.loc 1 1013 13 is_stmt 0
 1718 0000 B7070304 		li	a5,67305472
 1719 0004 37070809 		li	a4,151519232
1006:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1720              		.loc 1 1006 1
 1721 0008 0111     		addi	sp,sp,-32
 1722              	.LCFI0:
 1723              		.cfi_def_cfa_offset 32
 1724              		.loc 1 1013 13
 1725 000a 93871720 		addi	a5,a5,513
 1726 000e 13076770 		addi	a4,a4,1798
 1727 0012 3ECC     		sw	a5,24(sp)
1014:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1728              		.loc 1 1014 13
 1729 0014 3EC2     		sw	a5,4(sp)
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1730              		.loc 1 1015 13
 1731 0016 3EC6     		sw	a5,12(sp)
1013:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1732              		.loc 1 1013 13
 1733 0018 02C8     		sw	zero,16(sp)
 1734 001a 02CA     		sw	zero,20(sp)
 1735 001c 3ACE     		sw	a4,28(sp)
1014:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1736              		.loc 1 1014 5 is_stmt 1
 1737              		.loc 1 1015 5
1016:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1017:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1738              		.loc 1 1017 5
1014:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1739              		.loc 1 1014 13 is_stmt 0
 1740 001e 02C0     		sw	zero,0(sp)
1015:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1741              		.loc 1 1015 13
 1742 0020 02C4     		sw	zero,8(sp)
 1743              		.loc 1 1017 11
 1744 0022 B7160240 		li	a3,1073876992
 1745 0026 D842     		lw	a4,4(a3)
 1746              	.LVL154:
1018:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1747              		.loc 1 1018 5 is_stmt 1
1019:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* IRC8M is selected as CK_SYS */
1020:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case SEL_IRC8M:
1021:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1748              		.loc 1 1021 20 is_stmt 0
 1749 0028 B7177A00 		li	a5,7999488
1018:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1750              		.loc 1 1018 5
GAS LISTING /tmp/ccdrWrBx.s 			page 55


 1751 002c 0946     		li	a2,2
1017:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1752              		.loc 1 1017 11
 1753 002e 0983     		srli	a4,a4,2
 1754              	.LVL155:
1017:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1755              		.loc 1 1017 9
 1756 0030 0D8B     		andi	a4,a4,3
 1757              	.LVL156:
 1758              		.loc 1 1021 20
 1759 0032 93870720 		addi	a5,a5,512
1018:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1760              		.loc 1 1018 5
 1761 0036 630DC704 		beq	a4,a2,.L118
 1762              	.LVL157:
 1763              	.L99:
1022:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1023:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* HXTAL is selected as CK_SYS */
1024:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case SEL_HXTAL:
1025:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = HXTAL_VALUE;
1026:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1027:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* PLL is selected as CK_SYS */
1028:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case SEL_PLL:
1029:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
1030:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1031:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1032:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
1033:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is HXTAL */
1034:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src = HXTAL_VALUE;
1035:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1036:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1037:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
1038:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
1041:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
1042:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
1043:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 }
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 ck_src = (ck_src / predv1) * pll1mf;
1045:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
1046:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1047:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
1048:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
1049:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is IRC8M/2 */
1050:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src = IRC8M_VALUE/2U;
1051:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1052:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1053:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* PLL multiplication factor */
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1056:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
1057:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(pllmf < 15U){
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
1060:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
1061:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 1U;
1062:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
GAS LISTING /tmp/ccdrWrBx.s 			page 56


1063:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1064:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = ck_src * pllmf;
1065:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1066:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(15U == pllmf){
1067:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
1068:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             cksys_freq = ck_src * 6U + ck_src / 2U;
1069:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1070:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1071:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1072:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* IRC8M is selected as CK_SYS */
1073:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
1074:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = IRC8M_VALUE;
1075:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1076:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
1077:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1078:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* calculate AHB clock frequency */
1079:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1764              		.loc 1 1079 5 is_stmt 1
 1765              		.loc 1 1079 11 is_stmt 0
 1766 003a 37170240 		li	a4,1073876992
 1767 003e 5043     		lw	a2,4(a4)
 1768              	.LVL158:
1080:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = ahb_exp[idx];
 1769              		.loc 1 1080 5 is_stmt 1
1081:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1770              		.loc 1 1081 5
1082:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
1083:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* calculate APB1 clock frequency */
1084:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1771              		.loc 1 1084 11 is_stmt 0
 1772 0040 5443     		lw	a3,4(a4)
1085:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
1086:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
1087:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
1088:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* calculate APB2 clock frequency */
1089:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1773              		.loc 1 1089 11
 1774 0042 5843     		lw	a4,4(a4)
1079:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = ahb_exp[idx];
 1775              		.loc 1 1079 11
 1776 0044 1182     		srli	a2,a2,4
 1777              	.LVL159:
1080:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1778              		.loc 1 1080 22
 1779 0046 0C10     		addi	a1,sp,32
1079:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = ahb_exp[idx];
 1780              		.loc 1 1079 9
 1781 0048 3D8A     		andi	a2,a2,15
 1782              	.LVL160:
1080:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1783              		.loc 1 1080 22
 1784 004a 2E96     		add	a2,a1,a2
 1785              	.LVL161:
1080:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1786              		.loc 1 1080 13
 1787 004c 034606FF 		lbu	a2,-16(a2)
1084:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
GAS LISTING /tmp/ccdrWrBx.s 			page 57


 1788              		.loc 1 1084 11
 1789 0050 A182     		srli	a3,a3,8
 1790              		.loc 1 1089 11
 1791 0052 2D83     		srli	a4,a4,11
1084:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
 1792              		.loc 1 1084 9
 1793 0054 9D8A     		andi	a3,a3,7
 1794              		.loc 1 1089 9
 1795 0056 1D8B     		andi	a4,a4,7
1090:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb2_exp[idx];
 1796              		.loc 1 1090 23
 1797 0058 2E97     		add	a4,a1,a4
1085:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1798              		.loc 1 1085 23
 1799 005a AE96     		add	a3,a1,a3
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
1092:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
1093:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* return the clocks frequency */
1094:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(clock){
 1800              		.loc 1 1094 5
 1801 005c 0548     		li	a6,1
1081:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1802              		.loc 1 1081 14
 1803 005e 33D6C700 		srl	a2,a5,a2
 1804              	.LVL162:
1084:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
 1805              		.loc 1 1084 5 is_stmt 1
1085:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1806              		.loc 1 1085 5
1085:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1807              		.loc 1 1085 23 is_stmt 0
 1808 0062 83C506FE 		lbu	a1,-32(a3)
 1809              	.LVL163:
1086:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1810              		.loc 1 1086 5 is_stmt 1
1089:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb2_exp[idx];
 1811              		.loc 1 1089 5
1090:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1812              		.loc 1 1090 5
1090:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1813              		.loc 1 1090 23 is_stmt 0
 1814 0066 034787FE 		lbu	a4,-24(a4)
 1815              	.LVL164:
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1816              		.loc 1 1091 5 is_stmt 1
 1817              		.loc 1 1094 5
 1818 006a 6301050B 		beq	a0,a6,.L112
 1819 006e 11CD     		beq	a0,zero,.L98
 1820 0070 8946     		li	a3,2
1086:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1821              		.loc 1 1086 15 is_stmt 0
 1822 0072 B357B600 		srl	a5,a2,a1
 1823              	.LVL165:
 1824              		.loc 1 1094 5
 1825 0076 630AD500 		beq	a0,a3,.L98
1007:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1826              		.loc 1 1007 19
GAS LISTING /tmp/ccdrWrBx.s 			page 58


 1827 007a 7515     		addi	a0,a0,-3
 1828              	.LVL166:
 1829 007c 13351500 		seqz	a0,a0
 1830              	.LVL167:
1091:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1831              		.loc 1 1091 15
 1832 0080 B357E600 		srl	a5,a2,a4
1007:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1833              		.loc 1 1007 19
 1834 0084 3305A040 		neg	a0,a0
 1835 0088 E98F     		and	a5,a5,a0
 1836              	.L98:
1095:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_SYS:
1096:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = cksys_freq;
1097:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1098:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_AHB:
1099:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = ahb_freq;
1100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_APB1:
1102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = apb1_freq;
1103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_APB2:
1105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = apb2_freq;
1106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
1108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
1110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return ck_freq;
1111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1837              		.loc 1 1111 1
 1838 008a 3E85     		mv	a0,a5
 1839 008c 0561     		addi	sp,sp,32
 1840              	.LCFI1:
 1841              		.cfi_remember_state
 1842              		.cfi_def_cfa_offset 0
 1843 008e 8280     		jr	ra
 1844              	.LVL168:
 1845              	.L118:
 1846              	.LCFI2:
 1847              		.cfi_restore_state
1030:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1848              		.loc 1 1030 9 is_stmt 1
1030:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1849              		.loc 1 1030 19 is_stmt 0
 1850 0090 D842     		lw	a4,4(a3)
 1851              	.LVL169:
1032:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is HXTAL */
 1852              		.loc 1 1032 9 is_stmt 1
1032:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is HXTAL */
 1853              		.loc 1 1032 11 is_stmt 0
 1854 0092 1316F700 		slli	a2,a4,15
 1855 0096 635F0606 		bge	a2,zero,.L110
1034:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1856              		.loc 1 1034 13 is_stmt 1
 1857              	.LVL170:
1036:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
 1858              		.loc 1 1036 13
GAS LISTING /tmp/ccdrWrBx.s 			page 59


1036:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
 1859              		.loc 1 1036 26 is_stmt 0
 1860 009a D856     		lw	a4,44(a3)
 1861              	.LVL171:
1038:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 1862              		.loc 1 1038 13 is_stmt 1
1038:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 1863              		.loc 1 1038 15 is_stmt 0
 1864 009c 1316F700 		slli	a2,a4,15
 1865 00a0 63580602 		bge	a2,zero,.L101
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1866              		.loc 1 1039 17 is_stmt 1
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1867              		.loc 1 1039 38 is_stmt 0
 1868 00a4 D856     		lw	a4,44(a3)
 1869              	.LVL172:
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1870              		.loc 1 1040 38
 1871 00a6 DC56     		lw	a5,44(a3)
1041:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
 1872              		.loc 1 1041 19
 1873 00a8 4546     		li	a2,17
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1874              		.loc 1 1039 26
 1875 00aa 93564700 		srli	a3,a4,4
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1876              		.loc 1 1040 26
 1877 00ae A183     		srli	a5,a5,8
 1878 00b0 BD8B     		andi	a5,a5,15
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1879              		.loc 1 1039 26
 1880 00b2 BD8A     		andi	a3,a3,15
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1881              		.loc 1 1040 24
 1882 00b4 13872700 		addi	a4,a5,2
1039:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1883              		.loc 1 1039 24
 1884 00b8 8506     		addi	a3,a3,1
 1885              	.LVL173:
1040:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1886              		.loc 1 1040 17 is_stmt 1
1041:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
 1887              		.loc 1 1041 17
1041:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
 1888              		.loc 1 1041 19 is_stmt 0
 1889 00ba 6313C700 		bne	a4,a2,.L102
1042:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 }
 1890              		.loc 1 1042 28
 1891 00be 5147     		li	a4,20
 1892              	.LVL174:
 1893              	.L102:
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
 1894              		.loc 1 1044 17 is_stmt 1
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
 1895              		.loc 1 1044 34 is_stmt 0
 1896 00c0 B7177A00 		li	a5,7999488
 1897 00c4 93870720 		addi	a5,a5,512
GAS LISTING /tmp/ccdrWrBx.s 			page 60


 1898 00c8 B3D7D702 		divu	a5,a5,a3
1044:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
 1899              		.loc 1 1044 24
 1900 00cc B387E702 		mul	a5,a5,a4
 1901              	.LVL175:
 1902              	.L101:
1046:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1903              		.loc 1 1046 13 is_stmt 1
1046:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1904              		.loc 1 1046 23 is_stmt 0
 1905 00d0 37170240 		li	a4,1073876992
 1906 00d4 5857     		lw	a4,44(a4)
 1907              	.LVL176:
1047:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1908              		.loc 1 1047 13 is_stmt 1
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1909              		.loc 1 1054 17 is_stmt 0
 1910 00d6 B7160240 		li	a3,1073876992
1046:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1911              		.loc 1 1046 32
 1912 00da 3D8B     		andi	a4,a4,15
 1913              	.LVL177:
1046:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1914              		.loc 1 1046 20
 1915 00dc 0507     		addi	a4,a4,1
 1916              	.LVL178:
1047:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1917              		.loc 1 1047 20
 1918 00de B3D7E702 		divu	a5,a5,a4
 1919              	.LVL179:
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1920              		.loc 1 1054 9 is_stmt 1
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1921              		.loc 1 1054 17 is_stmt 0
 1922 00e2 D842     		lw	a4,4(a3)
 1923              	.LVL180:
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1924              		.loc 1 1055 13
 1925 00e4 D442     		lw	a3,4(a3)
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1926              		.loc 1 1054 17
 1927 00e6 4983     		srli	a4,a4,18
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1928              		.loc 1 1055 11
 1929 00e8 13962600 		slli	a2,a3,2
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1930              		.loc 1 1054 15
 1931 00ec 3D8B     		andi	a4,a4,15
 1932              	.LVL181:
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1933              		.loc 1 1055 9 is_stmt 1
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1934              		.loc 1 1055 11 is_stmt 0
 1935 00ee 63410604 		blt	a2,zero,.L119
 1936              	.L103:
1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
 1937              		.loc 1 1058 9 is_stmt 1
GAS LISTING /tmp/ccdrWrBx.s 			page 61


1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
 1938              		.loc 1 1058 11 is_stmt 0
 1939 00f2 BD46     		li	a3,15
 1940 00f4 6300D704 		beq	a4,a3,.L104
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1941              		.loc 1 1059 13 is_stmt 1
1059:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1942              		.loc 1 1059 19 is_stmt 0
 1943 00f8 0907     		addi	a4,a4,2
 1944              	.LVL182:
1064:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1945              		.loc 1 1064 9 is_stmt 1
1066:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
 1946              		.loc 1 1066 9
1066:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
 1947              		.loc 1 1066 11 is_stmt 0
 1948 00fa 631ED702 		bne	a4,a3,.L117
1068:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1949              		.loc 1 1068 13 is_stmt 1
1068:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1950              		.loc 1 1068 33 is_stmt 0
 1951 00fe 13971700 		slli	a4,a5,1
 1952              	.LVL183:
 1953 0102 3E97     		add	a4,a4,a5
 1954 0104 0607     		slli	a4,a4,1
1068:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1955              		.loc 1 1068 47
 1956 0106 8583     		srli	a5,a5,1
 1957              	.LVL184:
1068:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1958              		.loc 1 1068 24
 1959 0108 BA97     		add	a5,a4,a5
 1960              	.LVL185:
 1961 010a 05BF     		j	.L99
 1962              	.LVL186:
 1963              	.L112:
1099:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1964              		.loc 1 1099 17
 1965 010c B287     		mv	a5,a2
 1966              	.LVL187:
1110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1967              		.loc 1 1110 5 is_stmt 1
 1968              		.loc 1 1111 1 is_stmt 0
 1969 010e 3E85     		mv	a0,a5
 1970              	.LVL188:
 1971 0110 0561     		addi	sp,sp,32
 1972              	.LCFI3:
 1973              		.cfi_remember_state
 1974              		.cfi_def_cfa_offset 0
 1975 0112 8280     		jr	ra
 1976              	.LVL189:
 1977              	.L110:
 1978              	.LCFI4:
 1979              		.cfi_restore_state
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1980              		.loc 1 1054 17
 1981 0114 B7160240 		li	a3,1073876992
GAS LISTING /tmp/ccdrWrBx.s 			page 62


 1982 0118 D842     		lw	a4,4(a3)
 1983              	.LVL190:
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1984              		.loc 1 1055 13
 1985 011a D442     		lw	a3,4(a3)
1050:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1986              		.loc 1 1050 20
 1987 011c B7173D00 		li	a5,4001792
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1988              		.loc 1 1054 17
 1989 0120 4983     		srli	a4,a4,18
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1990              		.loc 1 1055 11
 1991 0122 13962600 		slli	a2,a3,2
1050:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1992              		.loc 1 1050 20
 1993 0126 93870790 		addi	a5,a5,-1792
 1994              	.LVL191:
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1995              		.loc 1 1054 9 is_stmt 1
1054:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1996              		.loc 1 1054 15 is_stmt 0
 1997 012a 3D8B     		andi	a4,a4,15
 1998              	.LVL192:
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1999              		.loc 1 1055 9 is_stmt 1
1055:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 2000              		.loc 1 1055 11 is_stmt 0
 2001 012c E35306FC 		bge	a2,zero,.L103
 2002              	.L119:
1056:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 2003              		.loc 1 1056 13 is_stmt 1
1056:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 2004              		.loc 1 1056 19 is_stmt 0
 2005 0130 13670701 		ori	a4,a4,16
 2006              	.LVL193:
1058:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
 2007              		.loc 1 1058 9 is_stmt 1
 2008              	.L104:
1061:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 2009              		.loc 1 1061 13
1064:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 2010              		.loc 1 1064 9
1061:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 2011              		.loc 1 1061 19 is_stmt 0
 2012 0134 0507     		addi	a4,a4,1
 2013              	.LVL194:
 2014              	.L117:
1064:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 2015              		.loc 1 1064 20
 2016 0136 B307F702 		mul	a5,a4,a5
 2017              	.LVL195:
1066:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
 2018              		.loc 1 1066 9 is_stmt 1
 2019 013a 01B7     		j	.L99
 2020              		.cfi_endproc
 2021              	.LFE42:
GAS LISTING /tmp/ccdrWrBx.s 			page 63


 2023              		.text
 2024              	.Letext0:
 2025              		.file 2 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/m
 2026              		.file 3 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/s
 2027              		.file 4 "../../firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 2028              		.file 5 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 2029              		.file 6 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /tmp/ccdrWrBx.s 			page 64


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_rcu.c
     /tmp/ccdrWrBx.s:13     .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/ccdrWrBx.s:17     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:18     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:19     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:20     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:28     .text.rcu_deinit:000000000000000a .L0 
     /tmp/ccdrWrBx.s:34     .text.rcu_deinit:000000000000000e .L0 
     /tmp/ccdrWrBx.s:40     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:41     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:42     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:43     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:45     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:48     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:49     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:52     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:55     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:56     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:60     .text.rcu_deinit:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:69     .text.rcu_deinit:000000000000001c .L0 
     /tmp/ccdrWrBx.s:70     .text.rcu_deinit:000000000000001c .L0 
     /tmp/ccdrWrBx.s:71     .text.rcu_deinit:000000000000001c .L0 
     /tmp/ccdrWrBx.s:79     .text.rcu_deinit:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:80     .text.rcu_deinit:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:81     .text.rcu_deinit:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:87     .text.rcu_deinit:000000000000002e .L0 
     /tmp/ccdrWrBx.s:88     .text.rcu_deinit:000000000000002e .L0 
     /tmp/ccdrWrBx.s:94     .text.rcu_deinit:000000000000003a .L0 
     /tmp/ccdrWrBx.s:95     .text.rcu_deinit:000000000000003a .L0 
     /tmp/ccdrWrBx.s:101    .text.rcu_deinit:0000000000000046 .L0 
     /tmp/ccdrWrBx.s:102    .text.rcu_deinit:0000000000000046 .L0 
     /tmp/ccdrWrBx.s:108    .text.rcu_deinit:0000000000000052 .L0 
     /tmp/ccdrWrBx.s:109    .text.rcu_deinit:0000000000000052 .L0 
     /tmp/ccdrWrBx.s:112    .text.rcu_deinit:0000000000000058 .L0 
     /tmp/ccdrWrBx.s:113    .text.rcu_deinit:0000000000000058 .L0 
     /tmp/ccdrWrBx.s:118    .text.rcu_deinit:0000000000000062 .L0 
     /tmp/ccdrWrBx.s:124    .text.rcu_deinit:0000000000000064 .L0 
     /tmp/ccdrWrBx.s:128    .text.rcu_deinit:0000000000000068 .L0 
     /tmp/ccdrWrBx.s:135    .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/ccdrWrBx.s:138    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:140    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:141    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:142    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:147    .text.rcu_periph_clock_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:150    .text.rcu_periph_clock_enable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:153    .text.rcu_periph_clock_enable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:154    .text.rcu_periph_clock_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:161    .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/ccdrWrBx.s:164    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:166    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:167    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:168    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:173    .text.rcu_periph_clock_disable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:176    .text.rcu_periph_clock_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:178    .text.rcu_periph_clock_disable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:181    .text.rcu_periph_clock_disable:000000000000001a .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 65


     /tmp/ccdrWrBx.s:182    .text.rcu_periph_clock_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:189    .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/ccdrWrBx.s:192    .text.rcu_periph_clock_sleep_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:194    .text.rcu_periph_clock_sleep_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:195    .text.rcu_periph_clock_sleep_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:196    .text.rcu_periph_clock_sleep_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:201    .text.rcu_periph_clock_sleep_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:204    .text.rcu_periph_clock_sleep_enable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:207    .text.rcu_periph_clock_sleep_enable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:208    .text.rcu_periph_clock_sleep_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:215    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/ccdrWrBx.s:218    .text.rcu_periph_clock_sleep_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:220    .text.rcu_periph_clock_sleep_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:221    .text.rcu_periph_clock_sleep_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:222    .text.rcu_periph_clock_sleep_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:227    .text.rcu_periph_clock_sleep_disable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:230    .text.rcu_periph_clock_sleep_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:232    .text.rcu_periph_clock_sleep_disable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:235    .text.rcu_periph_clock_sleep_disable:000000000000001a .L0 
     /tmp/ccdrWrBx.s:236    .text.rcu_periph_clock_sleep_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:243    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/ccdrWrBx.s:246    .text.rcu_periph_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:248    .text.rcu_periph_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:249    .text.rcu_periph_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:250    .text.rcu_periph_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:255    .text.rcu_periph_reset_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:258    .text.rcu_periph_reset_enable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:261    .text.rcu_periph_reset_enable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:262    .text.rcu_periph_reset_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:269    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/ccdrWrBx.s:272    .text.rcu_periph_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:274    .text.rcu_periph_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:275    .text.rcu_periph_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:276    .text.rcu_periph_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:281    .text.rcu_periph_reset_disable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:284    .text.rcu_periph_reset_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:286    .text.rcu_periph_reset_disable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:289    .text.rcu_periph_reset_disable:000000000000001a .L0 
     /tmp/ccdrWrBx.s:290    .text.rcu_periph_reset_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:297    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/ccdrWrBx.s:300    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:301    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:302    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:303    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:309    .text.rcu_bkp_reset_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:310    .text.rcu_bkp_reset_enable:000000000000000e .L0 
     /tmp/ccdrWrBx.s:317    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/ccdrWrBx.s:320    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:321    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:322    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:323    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:330    .text.rcu_bkp_reset_disable:000000000000000e .L0 
     /tmp/ccdrWrBx.s:331    .text.rcu_bkp_reset_disable:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:338    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/ccdrWrBx.s:341    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:343    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:344    .text.rcu_system_clock_source_config:0000000000000000 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 66


     /tmp/ccdrWrBx.s:345    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:346    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:350    .text.rcu_system_clock_source_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:351    .text.rcu_system_clock_source_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:352    .text.rcu_system_clock_source_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:355    .text.rcu_system_clock_source_config:0000000000000008 .L0 
     /tmp/ccdrWrBx.s:358    .text.rcu_system_clock_source_config:000000000000000a .L0 
     /tmp/ccdrWrBx.s:360    .text.rcu_system_clock_source_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:361    .text.rcu_system_clock_source_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:368    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/ccdrWrBx.s:371    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:372    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:373    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:374    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:377    .text.rcu_system_clock_source_get:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:379    .text.rcu_system_clock_source_get:000000000000000a .L0 
     /tmp/ccdrWrBx.s:386    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/ccdrWrBx.s:389    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:391    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:392    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:393    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:394    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:398    .text.rcu_ahb_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:399    .text.rcu_ahb_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:400    .text.rcu_ahb_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:403    .text.rcu_ahb_clock_config:000000000000000a .L0 
     /tmp/ccdrWrBx.s:406    .text.rcu_ahb_clock_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:408    .text.rcu_ahb_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:409    .text.rcu_ahb_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:416    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/ccdrWrBx.s:419    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:421    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:422    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:423    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:424    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:428    .text.rcu_apb1_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:429    .text.rcu_apb1_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:430    .text.rcu_apb1_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:433    .text.rcu_apb1_clock_config:000000000000000a .L0 
     /tmp/ccdrWrBx.s:436    .text.rcu_apb1_clock_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:438    .text.rcu_apb1_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:439    .text.rcu_apb1_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:446    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/ccdrWrBx.s:449    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:451    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:452    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:453    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:454    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:458    .text.rcu_apb2_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:459    .text.rcu_apb2_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:460    .text.rcu_apb2_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:465    .text.rcu_apb2_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:468    .text.rcu_apb2_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:470    .text.rcu_apb2_clock_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:471    .text.rcu_apb2_clock_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:478    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
     /tmp/ccdrWrBx.s:481    .text.rcu_ckout0_config:0000000000000000 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 67


     /tmp/ccdrWrBx.s:483    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:484    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:485    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:486    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:490    .text.rcu_ckout0_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:491    .text.rcu_ckout0_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:492    .text.rcu_ckout0_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:497    .text.rcu_ckout0_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:500    .text.rcu_ckout0_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:502    .text.rcu_ckout0_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:503    .text.rcu_ckout0_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:510    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/ccdrWrBx.s:513    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:515    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:516    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:517    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:518    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:522    .text.rcu_pll_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:523    .text.rcu_pll_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:524    .text.rcu_pll_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:531    .text.rcu_pll_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:534    .text.rcu_pll_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:535    .text.rcu_pll_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:537    .text.rcu_pll_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:538    .text.rcu_pll_config:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:545    .text.rcu_predv0_config:0000000000000000 rcu_predv0_config
     /tmp/ccdrWrBx.s:548    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:550    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:551    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:552    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:553    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:557    .text.rcu_predv0_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:558    .text.rcu_predv0_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:559    .text.rcu_predv0_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:566    .text.rcu_predv0_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:569    .text.rcu_predv0_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:570    .text.rcu_predv0_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:572    .text.rcu_predv0_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:573    .text.rcu_predv0_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:580    .text.rcu_predv1_config:0000000000000000 rcu_predv1_config
     /tmp/ccdrWrBx.s:583    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:585    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:586    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:587    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:588    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:592    .text.rcu_predv1_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:593    .text.rcu_predv1_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:596    .text.rcu_predv1_config:000000000000000a .L0 
     /tmp/ccdrWrBx.s:597    .text.rcu_predv1_config:000000000000000a .L0 
     /tmp/ccdrWrBx.s:600    .text.rcu_predv1_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:601    .text.rcu_predv1_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:603    .text.rcu_predv1_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:604    .text.rcu_predv1_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:611    .text.rcu_pll1_config:0000000000000000 rcu_pll1_config
     /tmp/ccdrWrBx.s:614    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:616    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:617    .text.rcu_pll1_config:0000000000000000 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 68


     /tmp/ccdrWrBx.s:618    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:625    .text.rcu_pll1_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:626    .text.rcu_pll1_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:631    .text.rcu_pll1_config:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:632    .text.rcu_pll1_config:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:639    .text.rcu_pll2_config:0000000000000000 rcu_pll2_config
     /tmp/ccdrWrBx.s:642    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:644    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:645    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:646    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:653    .text.rcu_pll2_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:654    .text.rcu_pll2_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:659    .text.rcu_pll2_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:660    .text.rcu_pll2_config:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:667    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
     /tmp/ccdrWrBx.s:670    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:672    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:673    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:674    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:675    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:679    .text.rcu_adc_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:680    .text.rcu_adc_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:683    .text.rcu_adc_clock_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:685    .text.rcu_adc_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:688    .text.rcu_adc_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:693    .text.rcu_adc_clock_config:000000000000001e .L0 
     /tmp/ccdrWrBx.s:694    .text.rcu_adc_clock_config:000000000000001e .L0 
     /tmp/ccdrWrBx.s:697    .text.rcu_adc_clock_config:0000000000000020 .L0 
     /tmp/ccdrWrBx.s:701    .text.rcu_adc_clock_config:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:702    .text.rcu_adc_clock_config:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:703    .text.rcu_adc_clock_config:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:706    .text.rcu_adc_clock_config:0000000000000028 .L0 
     /tmp/ccdrWrBx.s:710    .text.rcu_adc_clock_config:000000000000002a .L0 
     /tmp/ccdrWrBx.s:715    .text.rcu_adc_clock_config:0000000000000030 .L0 
     /tmp/ccdrWrBx.s:716    .text.rcu_adc_clock_config:0000000000000030 .L0 
     /tmp/ccdrWrBx.s:717    .text.rcu_adc_clock_config:0000000000000030 .L0 
     /tmp/ccdrWrBx.s:722    .text.rcu_adc_clock_config:0000000000000036 .L0 
     /tmp/ccdrWrBx.s:728    .text.rcu_adc_clock_config:000000000000003e .L0 
     /tmp/ccdrWrBx.s:729    .text.rcu_adc_clock_config:000000000000003e .L0 
     /tmp/ccdrWrBx.s:730    .text.rcu_adc_clock_config:000000000000003e .L0 
     /tmp/ccdrWrBx.s:733    .text.rcu_adc_clock_config:0000000000000044 .L0 
     /tmp/ccdrWrBx.s:734    .text.rcu_adc_clock_config:0000000000000046 .L0 
     /tmp/ccdrWrBx.s:741    .text.rcu_usb_clock_config:0000000000000000 rcu_usb_clock_config
     /tmp/ccdrWrBx.s:744    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:746    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:747    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:748    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:749    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:753    .text.rcu_usb_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:754    .text.rcu_usb_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:755    .text.rcu_usb_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:760    .text.rcu_usb_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:763    .text.rcu_usb_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:765    .text.rcu_usb_clock_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:766    .text.rcu_usb_clock_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:773    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
     /tmp/ccdrWrBx.s:776    .text.rcu_rtc_clock_config:0000000000000000 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 69


     /tmp/ccdrWrBx.s:778    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:779    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:780    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:781    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:785    .text.rcu_rtc_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:786    .text.rcu_rtc_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:787    .text.rcu_rtc_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:790    .text.rcu_rtc_clock_config:000000000000000a .L0 
     /tmp/ccdrWrBx.s:793    .text.rcu_rtc_clock_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:795    .text.rcu_rtc_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:796    .text.rcu_rtc_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:803    .text.rcu_i2s1_clock_config:0000000000000000 rcu_i2s1_clock_config
     /tmp/ccdrWrBx.s:806    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:808    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:809    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:810    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:811    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:815    .text.rcu_i2s1_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:816    .text.rcu_i2s1_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:817    .text.rcu_i2s1_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:822    .text.rcu_i2s1_clock_config:000000000000000c .L0 
     /tmp/ccdrWrBx.s:825    .text.rcu_i2s1_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:827    .text.rcu_i2s1_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:828    .text.rcu_i2s1_clock_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:835    .text.rcu_i2s2_clock_config:0000000000000000 rcu_i2s2_clock_config
     /tmp/ccdrWrBx.s:838    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:840    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:841    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:842    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:843    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:847    .text.rcu_i2s2_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:848    .text.rcu_i2s2_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:849    .text.rcu_i2s2_clock_config:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:854    .text.rcu_i2s2_clock_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:857    .text.rcu_i2s2_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:859    .text.rcu_i2s2_clock_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:860    .text.rcu_i2s2_clock_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:867    .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/ccdrWrBx.s:870    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:872    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:873    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:874    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:879    .text.rcu_flag_get:000000000000000c .L0 
     /tmp/ccdrWrBx.s:882    .text.rcu_flag_get:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:884    .text.rcu_flag_get:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:891    .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/ccdrWrBx.s:894    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:895    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:896    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:897    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:903    .text.rcu_all_reset_flag_clear:000000000000000e .L0 
     /tmp/ccdrWrBx.s:904    .text.rcu_all_reset_flag_clear:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:911    .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/ccdrWrBx.s:914    .text.rcu_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:916    .text.rcu_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:917    .text.rcu_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:918    .text.rcu_interrupt_flag_get:0000000000000000 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 70


     /tmp/ccdrWrBx.s:923    .text.rcu_interrupt_flag_get:000000000000000c .L0 
     /tmp/ccdrWrBx.s:926    .text.rcu_interrupt_flag_get:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:928    .text.rcu_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:935    .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/ccdrWrBx.s:938    .text.rcu_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:940    .text.rcu_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:941    .text.rcu_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:942    .text.rcu_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:947    .text.rcu_interrupt_flag_clear:000000000000000c .L0 
     /tmp/ccdrWrBx.s:950    .text.rcu_interrupt_flag_clear:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:953    .text.rcu_interrupt_flag_clear:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:954    .text.rcu_interrupt_flag_clear:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:961    .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/ccdrWrBx.s:964    .text.rcu_interrupt_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:966    .text.rcu_interrupt_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:967    .text.rcu_interrupt_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:968    .text.rcu_interrupt_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:973    .text.rcu_interrupt_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:976    .text.rcu_interrupt_enable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:979    .text.rcu_interrupt_enable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:980    .text.rcu_interrupt_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:987    .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
     /tmp/ccdrWrBx.s:990    .text.rcu_interrupt_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:992    .text.rcu_interrupt_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:993    .text.rcu_interrupt_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:994    .text.rcu_interrupt_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:999    .text.rcu_interrupt_disable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1002   .text.rcu_interrupt_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1004   .text.rcu_interrupt_disable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:1007   .text.rcu_interrupt_disable:000000000000001a .L0 
     /tmp/ccdrWrBx.s:1008   .text.rcu_interrupt_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1015   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/ccdrWrBx.s:1018   .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1020   .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1021   .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1022   .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1023   .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1024   .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1036   .text.rcu_osci_stab_wait:0000000000000020 .L0 
     /tmp/ccdrWrBx.s:1042   .text.rcu_osci_stab_wait:0000000000000024 .L0 
     /tmp/ccdrWrBx.s:1051   .text.rcu_osci_stab_wait:0000000000000036 .L0 
     /tmp/ccdrWrBx.s:1059   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1060   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1063   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1066   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1067   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1071   .text.rcu_osci_stab_wait:000000000000003e .L0 
     /tmp/ccdrWrBx.s:1080   .text.rcu_osci_stab_wait:0000000000000042 .L0 
     /tmp/ccdrWrBx.s:1081   .text.rcu_osci_stab_wait:0000000000000042 .L0 
     /tmp/ccdrWrBx.s:1082   .text.rcu_osci_stab_wait:0000000000000042 .L0 
     /tmp/ccdrWrBx.s:1086   .text.rcu_osci_stab_wait:0000000000000048 .L0 
     /tmp/ccdrWrBx.s:1094   .text.rcu_osci_stab_wait:000000000000004e .L0 
     /tmp/ccdrWrBx.s:1099   .text.rcu_osci_stab_wait:0000000000000052 .L0 
     /tmp/ccdrWrBx.s:1104   .text.rcu_osci_stab_wait:0000000000000058 .L0 
     /tmp/ccdrWrBx.s:1112   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccdrWrBx.s:1113   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccdrWrBx.s:1116   .text.rcu_osci_stab_wait:000000000000005c .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 71


     /tmp/ccdrWrBx.s:1119   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccdrWrBx.s:1120   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccdrWrBx.s:1124   .text.rcu_osci_stab_wait:0000000000000060 .L0 
     /tmp/ccdrWrBx.s:1133   .text.rcu_osci_stab_wait:0000000000000068 .L0 
     /tmp/ccdrWrBx.s:1134   .text.rcu_osci_stab_wait:0000000000000068 .L0 
     /tmp/ccdrWrBx.s:1135   .text.rcu_osci_stab_wait:0000000000000068 .L0 
     /tmp/ccdrWrBx.s:1140   .text.rcu_osci_stab_wait:000000000000006e .L0 
     /tmp/ccdrWrBx.s:1148   .text.rcu_osci_stab_wait:0000000000000074 .L0 
     /tmp/ccdrWrBx.s:1153   .text.rcu_osci_stab_wait:0000000000000078 .L0 
     /tmp/ccdrWrBx.s:1158   .text.rcu_osci_stab_wait:000000000000007e .L0 
     /tmp/ccdrWrBx.s:1166   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccdrWrBx.s:1167   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccdrWrBx.s:1170   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccdrWrBx.s:1173   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccdrWrBx.s:1174   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccdrWrBx.s:1178   .text.rcu_osci_stab_wait:0000000000000086 .L0 
     /tmp/ccdrWrBx.s:1187   .text.rcu_osci_stab_wait:000000000000008e .L0 
     /tmp/ccdrWrBx.s:1188   .text.rcu_osci_stab_wait:000000000000008e .L0 
     /tmp/ccdrWrBx.s:1189   .text.rcu_osci_stab_wait:000000000000008e .L0 
     /tmp/ccdrWrBx.s:1194   .text.rcu_osci_stab_wait:0000000000000094 .L0 
     /tmp/ccdrWrBx.s:1200   .text.rcu_osci_stab_wait:0000000000000098 .L0 
     /tmp/ccdrWrBx.s:1201   .text.rcu_osci_stab_wait:0000000000000098 .L0 
     /tmp/ccdrWrBx.s:1205   .text.rcu_osci_stab_wait:000000000000009a .L0 
     /tmp/ccdrWrBx.s:1210   .text.rcu_osci_stab_wait:000000000000009e .L0 
     /tmp/ccdrWrBx.s:1215   .text.rcu_osci_stab_wait:00000000000000a4 .L0 
     /tmp/ccdrWrBx.s:1223   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccdrWrBx.s:1224   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccdrWrBx.s:1227   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccdrWrBx.s:1230   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccdrWrBx.s:1231   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccdrWrBx.s:1235   .text.rcu_osci_stab_wait:00000000000000ac .L0 
     /tmp/ccdrWrBx.s:1244   .text.rcu_osci_stab_wait:00000000000000b0 .L0 
     /tmp/ccdrWrBx.s:1245   .text.rcu_osci_stab_wait:00000000000000b0 .L0 
     /tmp/ccdrWrBx.s:1246   .text.rcu_osci_stab_wait:00000000000000b0 .L0 
     /tmp/ccdrWrBx.s:1250   .text.rcu_osci_stab_wait:00000000000000b6 .L0 
     /tmp/ccdrWrBx.s:1258   .text.rcu_osci_stab_wait:00000000000000bc .L0 
     /tmp/ccdrWrBx.s:1263   .text.rcu_osci_stab_wait:00000000000000c0 .L0 
     /tmp/ccdrWrBx.s:1268   .text.rcu_osci_stab_wait:00000000000000c4 .L0 
     /tmp/ccdrWrBx.s:1276   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccdrWrBx.s:1277   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccdrWrBx.s:1280   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccdrWrBx.s:1283   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccdrWrBx.s:1284   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccdrWrBx.s:1288   .text.rcu_osci_stab_wait:00000000000000cc .L0 
     /tmp/ccdrWrBx.s:1297   .text.rcu_osci_stab_wait:00000000000000d4 .L0 
     /tmp/ccdrWrBx.s:1298   .text.rcu_osci_stab_wait:00000000000000d4 .L0 
     /tmp/ccdrWrBx.s:1299   .text.rcu_osci_stab_wait:00000000000000d4 .L0 
     /tmp/ccdrWrBx.s:1304   .text.rcu_osci_stab_wait:00000000000000da .L0 
     /tmp/ccdrWrBx.s:1312   .text.rcu_osci_stab_wait:00000000000000e0 .L0 
     /tmp/ccdrWrBx.s:1317   .text.rcu_osci_stab_wait:00000000000000e4 .L0 
     /tmp/ccdrWrBx.s:1322   .text.rcu_osci_stab_wait:00000000000000ea .L0 
     /tmp/ccdrWrBx.s:1330   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccdrWrBx.s:1331   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccdrWrBx.s:1334   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccdrWrBx.s:1337   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccdrWrBx.s:1338   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccdrWrBx.s:1342   .text.rcu_osci_stab_wait:00000000000000f2 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 72


     /tmp/ccdrWrBx.s:1351   .text.rcu_osci_stab_wait:00000000000000f6 .L0 
     /tmp/ccdrWrBx.s:1352   .text.rcu_osci_stab_wait:00000000000000f6 .L0 
     /tmp/ccdrWrBx.s:1353   .text.rcu_osci_stab_wait:00000000000000f6 .L0 
     /tmp/ccdrWrBx.s:1357   .text.rcu_osci_stab_wait:00000000000000fc .L0 
     /tmp/ccdrWrBx.s:1365   .text.rcu_osci_stab_wait:0000000000000102 .L0 
     /tmp/ccdrWrBx.s:1370   .text.rcu_osci_stab_wait:0000000000000106 .L0 
     /tmp/ccdrWrBx.s:1375   .text.rcu_osci_stab_wait:000000000000010c .L0 
     /tmp/ccdrWrBx.s:1383   .text.rcu_osci_stab_wait:0000000000000110 .L0 
     /tmp/ccdrWrBx.s:1384   .text.rcu_osci_stab_wait:0000000000000110 .L0 
     /tmp/ccdrWrBx.s:1387   .text.rcu_osci_stab_wait:0000000000000110 .L0 
     /tmp/ccdrWrBx.s:1390   .text.rcu_osci_stab_wait:0000000000000110 .L0 
     /tmp/ccdrWrBx.s:1391   .text.rcu_osci_stab_wait:0000000000000110 .L0 
     /tmp/ccdrWrBx.s:1395   .text.rcu_osci_stab_wait:0000000000000114 .L0 
     /tmp/ccdrWrBx.s:1404   .text.rcu_osci_stab_wait:000000000000011c .L0 
     /tmp/ccdrWrBx.s:1405   .text.rcu_osci_stab_wait:000000000000011c .L0 
     /tmp/ccdrWrBx.s:1406   .text.rcu_osci_stab_wait:000000000000011c .L0 
     /tmp/ccdrWrBx.s:1411   .text.rcu_osci_stab_wait:0000000000000122 .L0 
     /tmp/ccdrWrBx.s:1419   .text.rcu_osci_stab_wait:0000000000000128 .L0 
     /tmp/ccdrWrBx.s:1421   .text.rcu_osci_stab_wait:000000000000012c .L0 
     /tmp/ccdrWrBx.s:1428   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/ccdrWrBx.s:1431   .text.rcu_osci_on:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1433   .text.rcu_osci_on:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1434   .text.rcu_osci_on:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1435   .text.rcu_osci_on:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1440   .text.rcu_osci_on:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1443   .text.rcu_osci_on:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1446   .text.rcu_osci_on:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:1447   .text.rcu_osci_on:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:1454   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/ccdrWrBx.s:1457   .text.rcu_osci_off:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1459   .text.rcu_osci_off:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1460   .text.rcu_osci_off:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1461   .text.rcu_osci_off:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1466   .text.rcu_osci_off:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1469   .text.rcu_osci_off:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1471   .text.rcu_osci_off:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:1474   .text.rcu_osci_off:000000000000001a .L0 
     /tmp/ccdrWrBx.s:1475   .text.rcu_osci_off:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1482   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/ccdrWrBx.s:1485   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1487   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1488   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1489   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1495   .text.rcu_osci_bypass_mode_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1496   .text.rcu_osci_bypass_mode_enable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1500   .text.rcu_osci_bypass_mode_enable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1501   .text.rcu_osci_bypass_mode_enable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1503   .text.rcu_osci_bypass_mode_enable:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:1506   .text.rcu_osci_bypass_mode_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:1509   .text.rcu_osci_bypass_mode_enable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1510   .text.rcu_osci_bypass_mode_enable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1512   .text.rcu_osci_bypass_mode_enable:000000000000001e .L0 
     /tmp/ccdrWrBx.s:1513   .text.rcu_osci_bypass_mode_enable:000000000000001e .L0 
     /tmp/ccdrWrBx.s:1519   .text.rcu_osci_bypass_mode_enable:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:1520   .text.rcu_osci_bypass_mode_enable:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:1524   .text.rcu_osci_bypass_mode_enable:0000000000000028 .L0 
     /tmp/ccdrWrBx.s:1525   .text.rcu_osci_bypass_mode_enable:0000000000000028 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 73


     /tmp/ccdrWrBx.s:1531   .text.rcu_osci_bypass_mode_enable:0000000000000032 .L0 
     /tmp/ccdrWrBx.s:1532   .text.rcu_osci_bypass_mode_enable:0000000000000032 .L0 
     /tmp/ccdrWrBx.s:1536   .text.rcu_osci_bypass_mode_enable:0000000000000038 .L0 
     /tmp/ccdrWrBx.s:1538   .text.rcu_osci_bypass_mode_enable:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1539   .text.rcu_osci_bypass_mode_enable:000000000000003c .L0 
     /tmp/ccdrWrBx.s:1546   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/ccdrWrBx.s:1549   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1551   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1552   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1553   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1559   .text.rcu_osci_bypass_mode_disable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1560   .text.rcu_osci_bypass_mode_disable:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1564   .text.rcu_osci_bypass_mode_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1565   .text.rcu_osci_bypass_mode_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1567   .text.rcu_osci_bypass_mode_disable:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:1570   .text.rcu_osci_bypass_mode_disable:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:1573   .text.rcu_osci_bypass_mode_disable:000000000000001a .L0 
     /tmp/ccdrWrBx.s:1574   .text.rcu_osci_bypass_mode_disable:000000000000001a .L0 
     /tmp/ccdrWrBx.s:1576   .text.rcu_osci_bypass_mode_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1577   .text.rcu_osci_bypass_mode_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1583   .text.rcu_osci_bypass_mode_disable:0000000000000020 .L0 
     /tmp/ccdrWrBx.s:1584   .text.rcu_osci_bypass_mode_disable:0000000000000020 .L0 
     /tmp/ccdrWrBx.s:1588   .text.rcu_osci_bypass_mode_disable:0000000000000026 .L0 
     /tmp/ccdrWrBx.s:1589   .text.rcu_osci_bypass_mode_disable:0000000000000026 .L0 
     /tmp/ccdrWrBx.s:1595   .text.rcu_osci_bypass_mode_disable:0000000000000030 .L0 
     /tmp/ccdrWrBx.s:1596   .text.rcu_osci_bypass_mode_disable:0000000000000030 .L0 
     /tmp/ccdrWrBx.s:1601   .text.rcu_osci_bypass_mode_disable:0000000000000038 .L0 
     /tmp/ccdrWrBx.s:1603   .text.rcu_osci_bypass_mode_disable:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1604   .text.rcu_osci_bypass_mode_disable:000000000000003c .L0 
     /tmp/ccdrWrBx.s:1611   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/ccdrWrBx.s:1614   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1615   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1616   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1617   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1623   .text.rcu_hxtal_clock_monitor_enable:000000000000000e .L0 
     /tmp/ccdrWrBx.s:1624   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:1631   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
     /tmp/ccdrWrBx.s:1634   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1635   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1636   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1637   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1644   .text.rcu_hxtal_clock_monitor_disable:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:1645   .text.rcu_hxtal_clock_monitor_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1652   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
     /tmp/ccdrWrBx.s:1655   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1657   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1658   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1659   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1660   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1664   .text.rcu_irc8m_adjust_value_set:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:1665   .text.rcu_irc8m_adjust_value_set:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:1666   .text.rcu_irc8m_adjust_value_set:0000000000000006 .L0 
     /tmp/ccdrWrBx.s:1670   .text.rcu_irc8m_adjust_value_set:000000000000000c .L0 
     /tmp/ccdrWrBx.s:1673   .text.rcu_irc8m_adjust_value_set:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:1675   .text.rcu_irc8m_adjust_value_set:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1677   .text.rcu_irc8m_adjust_value_set:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:1678   .text.rcu_irc8m_adjust_value_set:0000000000000016 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 74


     /tmp/ccdrWrBx.s:1685   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/ccdrWrBx.s:1688   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1690   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1691   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1692   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1695   .text.rcu_deepsleep_voltage_set:0000000000000002 .L0 
     /tmp/ccdrWrBx.s:1696   .text.rcu_deepsleep_voltage_set:0000000000000002 .L0 
     /tmp/ccdrWrBx.s:1699   .text.rcu_deepsleep_voltage_set:0000000000000008 .L0 
     /tmp/ccdrWrBx.s:1700   .text.rcu_deepsleep_voltage_set:000000000000000a .L0 
     /tmp/ccdrWrBx.s:1707   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/ccdrWrBx.s:1710   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1712   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1713   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1714   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1715   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1716   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1717   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1718   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:1721   .text.rcu_clock_freq_get:0000000000000008 .L0 
     /tmp/ccdrWrBx.s:1723   .text.rcu_clock_freq_get:000000000000000a .L0 
     /tmp/ccdrWrBx.s:1725   .text.rcu_clock_freq_get:000000000000000a .L0 
     /tmp/ccdrWrBx.s:1729   .text.rcu_clock_freq_get:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:1731   .text.rcu_clock_freq_get:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:1733   .text.rcu_clock_freq_get:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:1737   .text.rcu_clock_freq_get:000000000000001e .L0 
     /tmp/ccdrWrBx.s:1738   .text.rcu_clock_freq_get:000000000000001e .L0 
     /tmp/ccdrWrBx.s:1739   .text.rcu_clock_freq_get:000000000000001e .L0 
     /tmp/ccdrWrBx.s:1740   .text.rcu_clock_freq_get:000000000000001e .L0 
     /tmp/ccdrWrBx.s:1742   .text.rcu_clock_freq_get:0000000000000020 .L0 
     /tmp/ccdrWrBx.s:1744   .text.rcu_clock_freq_get:0000000000000022 .L0 
     /tmp/ccdrWrBx.s:1748   .text.rcu_clock_freq_get:0000000000000028 .L0 
     /tmp/ccdrWrBx.s:1749   .text.rcu_clock_freq_get:0000000000000028 .L0 
     /tmp/ccdrWrBx.s:1751   .text.rcu_clock_freq_get:000000000000002c .L0 
     /tmp/ccdrWrBx.s:1753   .text.rcu_clock_freq_get:000000000000002e .L0 
     /tmp/ccdrWrBx.s:1756   .text.rcu_clock_freq_get:0000000000000030 .L0 
     /tmp/ccdrWrBx.s:1759   .text.rcu_clock_freq_get:0000000000000032 .L0 
     /tmp/ccdrWrBx.s:1761   .text.rcu_clock_freq_get:0000000000000036 .L0 
     /tmp/ccdrWrBx.s:1765   .text.rcu_clock_freq_get:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1766   .text.rcu_clock_freq_get:000000000000003a .L0 
     /tmp/ccdrWrBx.s:1770   .text.rcu_clock_freq_get:0000000000000040 .L0 
     /tmp/ccdrWrBx.s:1771   .text.rcu_clock_freq_get:0000000000000040 .L0 
     /tmp/ccdrWrBx.s:1772   .text.rcu_clock_freq_get:0000000000000040 .L0 
     /tmp/ccdrWrBx.s:1774   .text.rcu_clock_freq_get:0000000000000042 .L0 
     /tmp/ccdrWrBx.s:1776   .text.rcu_clock_freq_get:0000000000000044 .L0 
     /tmp/ccdrWrBx.s:1779   .text.rcu_clock_freq_get:0000000000000046 .L0 
     /tmp/ccdrWrBx.s:1781   .text.rcu_clock_freq_get:0000000000000048 .L0 
     /tmp/ccdrWrBx.s:1784   .text.rcu_clock_freq_get:000000000000004a .L0 
     /tmp/ccdrWrBx.s:1787   .text.rcu_clock_freq_get:000000000000004c .L0 
     /tmp/ccdrWrBx.s:1789   .text.rcu_clock_freq_get:0000000000000050 .L0 
     /tmp/ccdrWrBx.s:1791   .text.rcu_clock_freq_get:0000000000000052 .L0 
     /tmp/ccdrWrBx.s:1793   .text.rcu_clock_freq_get:0000000000000054 .L0 
     /tmp/ccdrWrBx.s:1795   .text.rcu_clock_freq_get:0000000000000056 .L0 
     /tmp/ccdrWrBx.s:1797   .text.rcu_clock_freq_get:0000000000000058 .L0 
     /tmp/ccdrWrBx.s:1799   .text.rcu_clock_freq_get:000000000000005a .L0 
     /tmp/ccdrWrBx.s:1801   .text.rcu_clock_freq_get:000000000000005c .L0 
     /tmp/ccdrWrBx.s:1803   .text.rcu_clock_freq_get:000000000000005e .L0 
     /tmp/ccdrWrBx.s:1806   .text.rcu_clock_freq_get:0000000000000062 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 75


     /tmp/ccdrWrBx.s:1807   .text.rcu_clock_freq_get:0000000000000062 .L0 
     /tmp/ccdrWrBx.s:1808   .text.rcu_clock_freq_get:0000000000000062 .L0 
     /tmp/ccdrWrBx.s:1811   .text.rcu_clock_freq_get:0000000000000066 .L0 
     /tmp/ccdrWrBx.s:1812   .text.rcu_clock_freq_get:0000000000000066 .L0 
     /tmp/ccdrWrBx.s:1813   .text.rcu_clock_freq_get:0000000000000066 .L0 
     /tmp/ccdrWrBx.s:1814   .text.rcu_clock_freq_get:0000000000000066 .L0 
     /tmp/ccdrWrBx.s:1817   .text.rcu_clock_freq_get:000000000000006a .L0 
     /tmp/ccdrWrBx.s:1818   .text.rcu_clock_freq_get:000000000000006a .L0 
     /tmp/ccdrWrBx.s:1822   .text.rcu_clock_freq_get:0000000000000072 .L0 
     /tmp/ccdrWrBx.s:1825   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccdrWrBx.s:1827   .text.rcu_clock_freq_get:000000000000007a .L0 
     /tmp/ccdrWrBx.s:1832   .text.rcu_clock_freq_get:0000000000000080 .L0 
     /tmp/ccdrWrBx.s:1834   .text.rcu_clock_freq_get:0000000000000084 .L0 
     /tmp/ccdrWrBx.s:1838   .text.rcu_clock_freq_get:000000000000008a .L0 
     /tmp/ccdrWrBx.s:1841   .text.rcu_clock_freq_get:000000000000008e .L0 
     /tmp/ccdrWrBx.s:1842   .text.rcu_clock_freq_get:000000000000008e .L0 
     /tmp/ccdrWrBx.s:1847   .text.rcu_clock_freq_get:0000000000000090 .L0 
     /tmp/ccdrWrBx.s:1849   .text.rcu_clock_freq_get:0000000000000090 .L0 
     /tmp/ccdrWrBx.s:1850   .text.rcu_clock_freq_get:0000000000000090 .L0 
     /tmp/ccdrWrBx.s:1853   .text.rcu_clock_freq_get:0000000000000092 .L0 
     /tmp/ccdrWrBx.s:1854   .text.rcu_clock_freq_get:0000000000000092 .L0 
     /tmp/ccdrWrBx.s:1858   .text.rcu_clock_freq_get:000000000000009a .L0 
     /tmp/ccdrWrBx.s:1859   .text.rcu_clock_freq_get:000000000000009a .L0 
     /tmp/ccdrWrBx.s:1860   .text.rcu_clock_freq_get:000000000000009a .L0 
     /tmp/ccdrWrBx.s:1863   .text.rcu_clock_freq_get:000000000000009c .L0 
     /tmp/ccdrWrBx.s:1864   .text.rcu_clock_freq_get:000000000000009c .L0 
     /tmp/ccdrWrBx.s:1867   .text.rcu_clock_freq_get:00000000000000a4 .L0 
     /tmp/ccdrWrBx.s:1868   .text.rcu_clock_freq_get:00000000000000a4 .L0 
     /tmp/ccdrWrBx.s:1871   .text.rcu_clock_freq_get:00000000000000a6 .L0 
     /tmp/ccdrWrBx.s:1873   .text.rcu_clock_freq_get:00000000000000a8 .L0 
     /tmp/ccdrWrBx.s:1875   .text.rcu_clock_freq_get:00000000000000aa .L0 
     /tmp/ccdrWrBx.s:1877   .text.rcu_clock_freq_get:00000000000000ae .L0 
     /tmp/ccdrWrBx.s:1880   .text.rcu_clock_freq_get:00000000000000b2 .L0 
     /tmp/ccdrWrBx.s:1882   .text.rcu_clock_freq_get:00000000000000b4 .L0 
     /tmp/ccdrWrBx.s:1884   .text.rcu_clock_freq_get:00000000000000b8 .L0 
     /tmp/ccdrWrBx.s:1887   .text.rcu_clock_freq_get:00000000000000ba .L0 
     /tmp/ccdrWrBx.s:1888   .text.rcu_clock_freq_get:00000000000000ba .L0 
     /tmp/ccdrWrBx.s:1889   .text.rcu_clock_freq_get:00000000000000ba .L0 
     /tmp/ccdrWrBx.s:1891   .text.rcu_clock_freq_get:00000000000000be .L0 
     /tmp/ccdrWrBx.s:1895   .text.rcu_clock_freq_get:00000000000000c0 .L0 
     /tmp/ccdrWrBx.s:1896   .text.rcu_clock_freq_get:00000000000000c0 .L0 
     /tmp/ccdrWrBx.s:1900   .text.rcu_clock_freq_get:00000000000000cc .L0 
     /tmp/ccdrWrBx.s:1904   .text.rcu_clock_freq_get:00000000000000d0 .L0 
     /tmp/ccdrWrBx.s:1905   .text.rcu_clock_freq_get:00000000000000d0 .L0 
     /tmp/ccdrWrBx.s:1909   .text.rcu_clock_freq_get:00000000000000d6 .L0 
     /tmp/ccdrWrBx.s:1910   .text.rcu_clock_freq_get:00000000000000d6 .L0 
     /tmp/ccdrWrBx.s:1912   .text.rcu_clock_freq_get:00000000000000da .L0 
     /tmp/ccdrWrBx.s:1915   .text.rcu_clock_freq_get:00000000000000dc .L0 
     /tmp/ccdrWrBx.s:1918   .text.rcu_clock_freq_get:00000000000000de .L0 
     /tmp/ccdrWrBx.s:1921   .text.rcu_clock_freq_get:00000000000000e2 .L0 
     /tmp/ccdrWrBx.s:1922   .text.rcu_clock_freq_get:00000000000000e2 .L0 
     /tmp/ccdrWrBx.s:1925   .text.rcu_clock_freq_get:00000000000000e4 .L0 
     /tmp/ccdrWrBx.s:1927   .text.rcu_clock_freq_get:00000000000000e6 .L0 
     /tmp/ccdrWrBx.s:1929   .text.rcu_clock_freq_get:00000000000000e8 .L0 
     /tmp/ccdrWrBx.s:1931   .text.rcu_clock_freq_get:00000000000000ec .L0 
     /tmp/ccdrWrBx.s:1934   .text.rcu_clock_freq_get:00000000000000ee .L0 
     /tmp/ccdrWrBx.s:1935   .text.rcu_clock_freq_get:00000000000000ee .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 76


     /tmp/ccdrWrBx.s:1938   .text.rcu_clock_freq_get:00000000000000f2 .L0 
     /tmp/ccdrWrBx.s:1939   .text.rcu_clock_freq_get:00000000000000f2 .L0 
     /tmp/ccdrWrBx.s:1942   .text.rcu_clock_freq_get:00000000000000f8 .L0 
     /tmp/ccdrWrBx.s:1943   .text.rcu_clock_freq_get:00000000000000f8 .L0 
     /tmp/ccdrWrBx.s:1946   .text.rcu_clock_freq_get:00000000000000fa .L0 
     /tmp/ccdrWrBx.s:1947   .text.rcu_clock_freq_get:00000000000000fa .L0 
     /tmp/ccdrWrBx.s:1948   .text.rcu_clock_freq_get:00000000000000fa .L0 
     /tmp/ccdrWrBx.s:1950   .text.rcu_clock_freq_get:00000000000000fe .L0 
     /tmp/ccdrWrBx.s:1951   .text.rcu_clock_freq_get:00000000000000fe .L0 
     /tmp/ccdrWrBx.s:1956   .text.rcu_clock_freq_get:0000000000000106 .L0 
     /tmp/ccdrWrBx.s:1959   .text.rcu_clock_freq_get:0000000000000108 .L0 
     /tmp/ccdrWrBx.s:1965   .text.rcu_clock_freq_get:000000000000010c .L0 
     /tmp/ccdrWrBx.s:1968   .text.rcu_clock_freq_get:000000000000010e .L0 
     /tmp/ccdrWrBx.s:1969   .text.rcu_clock_freq_get:000000000000010e .L0 
     /tmp/ccdrWrBx.s:1973   .text.rcu_clock_freq_get:0000000000000112 .L0 
     /tmp/ccdrWrBx.s:1974   .text.rcu_clock_freq_get:0000000000000112 .L0 
     /tmp/ccdrWrBx.s:1979   .text.rcu_clock_freq_get:0000000000000114 .L0 
     /tmp/ccdrWrBx.s:1981   .text.rcu_clock_freq_get:0000000000000114 .L0 
     /tmp/ccdrWrBx.s:1985   .text.rcu_clock_freq_get:000000000000011a .L0 
     /tmp/ccdrWrBx.s:1987   .text.rcu_clock_freq_get:000000000000011c .L0 
     /tmp/ccdrWrBx.s:1989   .text.rcu_clock_freq_get:0000000000000120 .L0 
     /tmp/ccdrWrBx.s:1991   .text.rcu_clock_freq_get:0000000000000122 .L0 
     /tmp/ccdrWrBx.s:1993   .text.rcu_clock_freq_get:0000000000000126 .L0 
     /tmp/ccdrWrBx.s:1996   .text.rcu_clock_freq_get:000000000000012a .L0 
     /tmp/ccdrWrBx.s:1997   .text.rcu_clock_freq_get:000000000000012a .L0 
     /tmp/ccdrWrBx.s:2000   .text.rcu_clock_freq_get:000000000000012c .L0 
     /tmp/ccdrWrBx.s:2001   .text.rcu_clock_freq_get:000000000000012c .L0 
     /tmp/ccdrWrBx.s:2004   .text.rcu_clock_freq_get:0000000000000130 .L0 
     /tmp/ccdrWrBx.s:2005   .text.rcu_clock_freq_get:0000000000000130 .L0 
     /tmp/ccdrWrBx.s:2009   .text.rcu_clock_freq_get:0000000000000134 .L0 
     /tmp/ccdrWrBx.s:2010   .text.rcu_clock_freq_get:0000000000000134 .L0 
     /tmp/ccdrWrBx.s:2011   .text.rcu_clock_freq_get:0000000000000134 .L0 
     /tmp/ccdrWrBx.s:2012   .text.rcu_clock_freq_get:0000000000000134 .L0 
     /tmp/ccdrWrBx.s:2016   .text.rcu_clock_freq_get:0000000000000136 .L0 
     /tmp/ccdrWrBx.s:2019   .text.rcu_clock_freq_get:000000000000013a .L0 
     /tmp/ccdrWrBx.s:2020   .text.rcu_clock_freq_get:000000000000013c .L0 
     /tmp/ccdrWrBx.s:131    .text.rcu_deinit:0000000000000068 .L0 
     /tmp/ccdrWrBx.s:157    .text.rcu_periph_clock_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:185    .text.rcu_periph_clock_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:211    .text.rcu_periph_clock_sleep_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:239    .text.rcu_periph_clock_sleep_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:265    .text.rcu_periph_reset_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:293    .text.rcu_periph_reset_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:313    .text.rcu_bkp_reset_enable:000000000000000e .L0 
     /tmp/ccdrWrBx.s:334    .text.rcu_bkp_reset_disable:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:364    .text.rcu_system_clock_source_config:000000000000000e .L0 
     /tmp/ccdrWrBx.s:382    .text.rcu_system_clock_source_get:000000000000000a .L0 
     /tmp/ccdrWrBx.s:412    .text.rcu_ahb_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:442    .text.rcu_apb1_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:474    .text.rcu_apb2_clock_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:506    .text.rcu_ckout0_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:541    .text.rcu_pll_config:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:576    .text.rcu_predv0_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:607    .text.rcu_predv1_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:635    .text.rcu_pll1_config:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:663    .text.rcu_pll2_config:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:737    .text.rcu_adc_clock_config:0000000000000046 .L0 
GAS LISTING /tmp/ccdrWrBx.s 			page 77


     /tmp/ccdrWrBx.s:769    .text.rcu_usb_clock_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:799    .text.rcu_rtc_clock_config:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:831    .text.rcu_i2s1_clock_config:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:863    .text.rcu_i2s2_clock_config:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:887    .text.rcu_flag_get:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:907    .text.rcu_all_reset_flag_clear:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:931    .text.rcu_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccdrWrBx.s:957    .text.rcu_interrupt_flag_clear:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:983    .text.rcu_interrupt_enable:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:1011   .text.rcu_interrupt_disable:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1424   .text.rcu_osci_stab_wait:000000000000012c .L0 
     /tmp/ccdrWrBx.s:1450   .text.rcu_osci_on:0000000000000018 .L0 
     /tmp/ccdrWrBx.s:1478   .text.rcu_osci_off:000000000000001c .L0 
     /tmp/ccdrWrBx.s:1542   .text.rcu_osci_bypass_mode_enable:000000000000003c .L0 
     /tmp/ccdrWrBx.s:1607   .text.rcu_osci_bypass_mode_disable:000000000000003c .L0 
     /tmp/ccdrWrBx.s:1627   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 .L0 
     /tmp/ccdrWrBx.s:1648   .text.rcu_hxtal_clock_monitor_disable:0000000000000012 .L0 
     /tmp/ccdrWrBx.s:1681   .text.rcu_irc8m_adjust_value_set:0000000000000016 .L0 
     /tmp/ccdrWrBx.s:1703   .text.rcu_deepsleep_voltage_set:000000000000000a .L0 
     /tmp/ccdrWrBx.s:2023   .text.rcu_clock_freq_get:000000000000013c .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccdrWrBx.s:120    .text.rcu_deinit:0000000000000064 .L6
     /tmp/ccdrWrBx.s:44     .text.rcu_deinit:0000000000000014 .L3
     /tmp/ccdrWrBx.s:62     .text.rcu_deinit:000000000000001c .L2
     /tmp/ccdrWrBx.s:712    .text.rcu_adc_clock_config:0000000000000030 .L27
     /tmp/ccdrWrBx.s:708    .text.rcu_adc_clock_config:000000000000002a .L28
     /tmp/ccdrWrBx.s:700    .text.rcu_adc_clock_config:0000000000000022 .L29
     /tmp/ccdrWrBx.s:1368   .text.rcu_osci_stab_wait:0000000000000106 .L59
     /tmp/ccdrWrBx.s:1040   .text.rcu_osci_stab_wait:0000000000000024 .L74
     /tmp/ccdrWrBx.s:1315   .text.rcu_osci_stab_wait:00000000000000e4 .L63
     /tmp/ccdrWrBx.s:1208   .text.rcu_osci_stab_wait:000000000000009e .L64
     /tmp/ccdrWrBx.s:1151   .text.rcu_osci_stab_wait:0000000000000078 .L65
     /tmp/ccdrWrBx.s:1261   .text.rcu_osci_stab_wait:00000000000000c0 .L60
     /tmp/ccdrWrBx.s:1097   .text.rcu_osci_stab_wait:0000000000000052 .L61
     /tmp/ccdrWrBx.s:1034   .text.rcu_osci_stab_wait:0000000000000020 .L73
     /tmp/ccdrWrBx.s:1090   .text.rcu_osci_stab_wait:000000000000004e .L75
     /tmp/ccdrWrBx.s:1053   .text.rcu_osci_stab_wait:000000000000003a .L47
     /tmp/ccdrWrBx.s:1073   .text.rcu_osci_stab_wait:0000000000000042 .L54
     /tmp/ccdrWrBx.s:1144   .text.rcu_osci_stab_wait:0000000000000074 .L76
     /tmp/ccdrWrBx.s:1106   .text.rcu_osci_stab_wait:000000000000005c .L46
     /tmp/ccdrWrBx.s:1126   .text.rcu_osci_stab_wait:0000000000000068 .L56
     /tmp/ccdrWrBx.s:1203   .text.rcu_osci_stab_wait:000000000000009a .L77
     /tmp/ccdrWrBx.s:1160   .text.rcu_osci_stab_wait:0000000000000082 .L51
     /tmp/ccdrWrBx.s:1180   .text.rcu_osci_stab_wait:000000000000008e .L58
     /tmp/ccdrWrBx.s:1254   .text.rcu_osci_stab_wait:00000000000000bc .L78
     /tmp/ccdrWrBx.s:1217   .text.rcu_osci_stab_wait:00000000000000a8 .L50
     /tmp/ccdrWrBx.s:1237   .text.rcu_osci_stab_wait:00000000000000b0 .L55
     /tmp/ccdrWrBx.s:1308   .text.rcu_osci_stab_wait:00000000000000e0 .L79
     /tmp/ccdrWrBx.s:1270   .text.rcu_osci_stab_wait:00000000000000c8 .L45
     /tmp/ccdrWrBx.s:1290   .text.rcu_osci_stab_wait:00000000000000d4 .L52
     /tmp/ccdrWrBx.s:1361   .text.rcu_osci_stab_wait:0000000000000102 .L80
     /tmp/ccdrWrBx.s:1324   .text.rcu_osci_stab_wait:00000000000000ee .L49
     /tmp/ccdrWrBx.s:1344   .text.rcu_osci_stab_wait:00000000000000f6 .L53
     /tmp/ccdrWrBx.s:1415   .text.rcu_osci_stab_wait:0000000000000128 .L81
     /tmp/ccdrWrBx.s:1377   .text.rcu_osci_stab_wait:0000000000000110 .L43
     /tmp/ccdrWrBx.s:1397   .text.rcu_osci_stab_wait:000000000000011c .L57
     /tmp/ccdrWrBx.s:1517   .text.rcu_osci_bypass_mode_enable:0000000000000022 .L85
GAS LISTING /tmp/ccdrWrBx.s 			page 78


     /tmp/ccdrWrBx.s:1514   .text.rcu_osci_bypass_mode_enable:0000000000000020 .L88
     /tmp/ccdrWrBx.s:1581   .text.rcu_osci_bypass_mode_disable:0000000000000020 .L90
     /tmp/ccdrWrBx.s:1578   .text.rcu_osci_bypass_mode_disable:000000000000001e .L93
     /tmp/ccdrWrBx.s:1845   .text.rcu_clock_freq_get:0000000000000090 .L118
     /tmp/ccdrWrBx.s:1963   .text.rcu_clock_freq_get:000000000000010c .L112
     /tmp/ccdrWrBx.s:1836   .text.rcu_clock_freq_get:000000000000008a .L98
     /tmp/ccdrWrBx.s:1977   .text.rcu_clock_freq_get:0000000000000114 .L110
     /tmp/ccdrWrBx.s:1902   .text.rcu_clock_freq_get:00000000000000d0 .L101
     /tmp/ccdrWrBx.s:1893   .text.rcu_clock_freq_get:00000000000000c0 .L102
     /tmp/ccdrWrBx.s:2002   .text.rcu_clock_freq_get:0000000000000130 .L119
     /tmp/ccdrWrBx.s:2008   .text.rcu_clock_freq_get:0000000000000134 .L104
     /tmp/ccdrWrBx.s:2014   .text.rcu_clock_freq_get:0000000000000136 .L117
     /tmp/ccdrWrBx.s:1763   .text.rcu_clock_freq_get:000000000000003a .L99
     /tmp/ccdrWrBx.s:1936   .text.rcu_clock_freq_get:00000000000000f2 .L103
     /tmp/ccdrWrBx.s:4040   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccdrWrBx.s:6618   .debug_str:00000000000007c4 .LASF232
     /tmp/ccdrWrBx.s:6394   .debug_str:000000000000012a .LASF233
     /tmp/ccdrWrBx.s:6806   .debug_str:0000000000000d02 .LASF234
     /tmp/ccdrWrBx.s:6196   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccdrWrBx.s:6354   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccdrWrBx.s:6386   .debug_str:00000000000000e7 .LASF0
     /tmp/ccdrWrBx.s:6788   .debug_str:0000000000000c61 .LASF1
     /tmp/ccdrWrBx.s:6714   .debug_str:0000000000000a78 .LASF4
     /tmp/ccdrWrBx.s:6750   .debug_str:0000000000000b67 .LASF2
     /tmp/ccdrWrBx.s:6682   .debug_str:00000000000009c9 .LASF3
     /tmp/ccdrWrBx.s:6474   .debug_str:00000000000003e1 .LASF5
     /tmp/ccdrWrBx.s:6794   .debug_str:0000000000000c91 .LASF6
     /tmp/ccdrWrBx.s:6686   .debug_str:00000000000009dd .LASF7
     /tmp/ccdrWrBx.s:6754   .debug_str:0000000000000b7d .LASF8
     /tmp/ccdrWrBx.s:6734   .debug_str:0000000000000afb .LASF9
     /tmp/ccdrWrBx.s:6600   .debug_str:0000000000000752 .LASF10
     /tmp/ccdrWrBx.s:6468   .debug_str:0000000000000399 .LASF11
     /tmp/ccdrWrBx.s:6572   .debug_str:00000000000006ac .LASF12
     /tmp/ccdrWrBx.s:6660   .debug_str:000000000000095b .LASF13
     /tmp/ccdrWrBx.s:6444   .debug_str:00000000000002d4 .LASF14
     /tmp/ccdrWrBx.s:6360   .debug_str:000000000000001b .LASF235
     /tmp/ccdrWrBx.s:6692   .debug_str:00000000000009fa .LASF15
     /tmp/ccdrWrBx.s:6412   .debug_str:00000000000001f4 .LASF16
     /tmp/ccdrWrBx.s:6356   .debug_str:0000000000000000 .LASF17
     /tmp/ccdrWrBx.s:6540   .debug_str:00000000000005b2 .LASF18
     /tmp/ccdrWrBx.s:6532   .debug_str:0000000000000565 .LASF19
     /tmp/ccdrWrBx.s:6658   .debug_str:000000000000094f .LASF20
     /tmp/ccdrWrBx.s:6374   .debug_str:00000000000000a3 .LASF21
     /tmp/ccdrWrBx.s:6376   .debug_str:00000000000000ac .LASF22
     /tmp/ccdrWrBx.s:6824   .debug_str:0000000000000dda .LASF23
     /tmp/ccdrWrBx.s:6740   .debug_str:0000000000000b2d .LASF24
     /tmp/ccdrWrBx.s:6778   .debug_str:0000000000000c12 .LASF25
     /tmp/ccdrWrBx.s:6582   .debug_str:00000000000006ee .LASF26
     /tmp/ccdrWrBx.s:6584   .debug_str:00000000000006f9 .LASF27
     /tmp/ccdrWrBx.s:6586   .debug_str:0000000000000704 .LASF28
     /tmp/ccdrWrBx.s:6588   .debug_str:000000000000070f .LASF29
     /tmp/ccdrWrBx.s:6590   .debug_str:000000000000071a .LASF30
     /tmp/ccdrWrBx.s:6592   .debug_str:0000000000000725 .LASF31
     /tmp/ccdrWrBx.s:6524   .debug_str:0000000000000528 .LASF32
     /tmp/ccdrWrBx.s:6558   .debug_str:000000000000063d .LASF33
     /tmp/ccdrWrBx.s:6560   .debug_str:0000000000000646 .LASF34
     /tmp/ccdrWrBx.s:6772   .debug_str:0000000000000bf0 .LASF35
GAS LISTING /tmp/ccdrWrBx.s 			page 79


     /tmp/ccdrWrBx.s:6774   .debug_str:0000000000000bfb .LASF36
     /tmp/ccdrWrBx.s:6710   .debug_str:0000000000000a64 .LASF37
     /tmp/ccdrWrBx.s:6712   .debug_str:0000000000000a6e .LASF38
     /tmp/ccdrWrBx.s:6520   .debug_str:0000000000000516 .LASF39
     /tmp/ccdrWrBx.s:6522   .debug_str:000000000000051f .LASF40
     /tmp/ccdrWrBx.s:6636   .debug_str:00000000000008b9 .LASF41
     /tmp/ccdrWrBx.s:6638   .debug_str:00000000000008c2 .LASF42
     /tmp/ccdrWrBx.s:6406   .debug_str:00000000000001c7 .LASF43
     /tmp/ccdrWrBx.s:6752   .debug_str:0000000000000b75 .LASF44
     /tmp/ccdrWrBx.s:6476   .debug_str:00000000000003ec .LASF45
     /tmp/ccdrWrBx.s:6382   .debug_str:00000000000000ce .LASF46
     /tmp/ccdrWrBx.s:6742   .debug_str:0000000000000b36 .LASF47
     /tmp/ccdrWrBx.s:6604   .debug_str:0000000000000771 .LASF48
     /tmp/ccdrWrBx.s:6606   .debug_str:000000000000077b .LASF49
     /tmp/ccdrWrBx.s:6608   .debug_str:0000000000000785 .LASF50
     /tmp/ccdrWrBx.s:6610   .debug_str:000000000000078f .LASF51
     /tmp/ccdrWrBx.s:6612   .debug_str:0000000000000799 .LASF52
     /tmp/ccdrWrBx.s:6768   .debug_str:0000000000000bde .LASF53
     /tmp/ccdrWrBx.s:6770   .debug_str:0000000000000be7 .LASF54
     /tmp/ccdrWrBx.s:6580   .debug_str:00000000000006e3 .LASF55
     /tmp/ccdrWrBx.s:6556   .debug_str:0000000000000634 .LASF56
     /tmp/ccdrWrBx.s:6666   .debug_str:000000000000097a .LASF57
     /tmp/ccdrWrBx.s:6822   .debug_str:0000000000000dca .LASF58
     /tmp/ccdrWrBx.s:6366   .debug_str:0000000000000065 .LASF59
     /tmp/ccdrWrBx.s:6654   .debug_str:0000000000000936 .LASF60
     /tmp/ccdrWrBx.s:6808   .debug_str:0000000000000d46 .LASF61
     /tmp/ccdrWrBx.s:6574   .debug_str:00000000000006b4 .LASF62
     /tmp/ccdrWrBx.s:6506   .debug_str:00000000000004ad .LASF63
     /tmp/ccdrWrBx.s:6784   .debug_str:0000000000000c44 .LASF64
     /tmp/ccdrWrBx.s:6594   .debug_str:0000000000000730 .LASF65
     /tmp/ccdrWrBx.s:6378   .debug_str:00000000000000b5 .LASF66
     /tmp/ccdrWrBx.s:6664   .debug_str:000000000000096c .LASF67
     /tmp/ccdrWrBx.s:6454   .debug_str:0000000000000333 .LASF68
     /tmp/ccdrWrBx.s:6762   .debug_str:0000000000000bb8 .LASF69
     /tmp/ccdrWrBx.s:6396   .debug_str:000000000000016e .LASF70
     /tmp/ccdrWrBx.s:6678   .debug_str:00000000000009b6 .LASF71
     /tmp/ccdrWrBx.s:6732   .debug_str:0000000000000aed .LASF72
     /tmp/ccdrWrBx.s:6518   .debug_str:0000000000000508 .LASF73
     /tmp/ccdrWrBx.s:6720   .debug_str:0000000000000a9f .LASF74
     /tmp/ccdrWrBx.s:6508   .debug_str:00000000000004bb .LASF75
     /tmp/ccdrWrBx.s:6760   .debug_str:0000000000000bac .LASF76
     /tmp/ccdrWrBx.s:6564   .debug_str:0000000000000665 .LASF77
     /tmp/ccdrWrBx.s:6690   .debug_str:00000000000009ee .LASF78
     /tmp/ccdrWrBx.s:6596   .debug_str:000000000000073e .LASF79
     /tmp/ccdrWrBx.s:6798   .debug_str:0000000000000cb5 .LASF80
     /tmp/ccdrWrBx.s:6736   .debug_str:0000000000000b0d .LASF81
     /tmp/ccdrWrBx.s:6380   .debug_str:00000000000000c3 .LASF82
     /tmp/ccdrWrBx.s:6684   .debug_str:00000000000009d3 .LASF83
     /tmp/ccdrWrBx.s:6576   .debug_str:00000000000006c1 .LASF84
     /tmp/ccdrWrBx.s:6368   .debug_str:0000000000000072 .LASF85
     /tmp/ccdrWrBx.s:6656   .debug_str:0000000000000942 .LASF86
     /tmp/ccdrWrBx.s:6442   .debug_str:00000000000002c7 .LASF87
     /tmp/ccdrWrBx.s:6730   .debug_str:0000000000000ae0 .LASF88
     /tmp/ccdrWrBx.s:6496   .debug_str:000000000000046b .LASF89
     /tmp/ccdrWrBx.s:6776   .debug_str:0000000000000c06 .LASF90
     /tmp/ccdrWrBx.s:6716   .debug_str:0000000000000a82 .LASF91
     /tmp/ccdrWrBx.s:6614   .debug_str:00000000000007a3 .LASF92
GAS LISTING /tmp/ccdrWrBx.s 			page 80


     /tmp/ccdrWrBx.s:6450   .debug_str:000000000000030a .LASF93
     /tmp/ccdrWrBx.s:6448   .debug_str:00000000000002f4 .LASF94
     /tmp/ccdrWrBx.s:6708   .debug_str:0000000000000a52 .LASF95
     /tmp/ccdrWrBx.s:6470   .debug_str:00000000000003b0 .LASF96
     /tmp/ccdrWrBx.s:6764   .debug_str:0000000000000bc5 .LASF97
     /tmp/ccdrWrBx.s:6602   .debug_str:0000000000000760 .LASF98
     /tmp/ccdrWrBx.s:6384   .debug_str:00000000000000d6 .LASF99
     /tmp/ccdrWrBx.s:6722   .debug_str:0000000000000aac .LASF100
     /tmp/ccdrWrBx.s:6388   .debug_str:00000000000000f4 .LASF101
     /tmp/ccdrWrBx.s:6718   .debug_str:0000000000000a90 .LASF102
     /tmp/ccdrWrBx.s:6756   .debug_str:0000000000000b88 .LASF103
     /tmp/ccdrWrBx.s:6786   .debug_str:0000000000000c52 .LASF104
     /tmp/ccdrWrBx.s:6408   .debug_str:00000000000001d0 .LASF105
     /tmp/ccdrWrBx.s:6650   .debug_str:000000000000091d .LASF106
     /tmp/ccdrWrBx.s:6492   .debug_str:0000000000000456 .LASF107
     /tmp/ccdrWrBx.s:6422   .debug_str:0000000000000238 .LASF108
     /tmp/ccdrWrBx.s:6648   .debug_str:0000000000000906 .LASF109
     /tmp/ccdrWrBx.s:6562   .debug_str:000000000000064f .LASF110
     /tmp/ccdrWrBx.s:6542   .debug_str:00000000000005ba .LASF111
     /tmp/ccdrWrBx.s:6804   .debug_str:0000000000000cec .LASF112
     /tmp/ccdrWrBx.s:6758   .debug_str:0000000000000b98 .LASF113
     /tmp/ccdrWrBx.s:6526   .debug_str:0000000000000532 .LASF114
     /tmp/ccdrWrBx.s:6482   .debug_str:0000000000000422 .LASF115
     /tmp/ccdrWrBx.s:6810   .debug_str:0000000000000d5c .LASF116
     /tmp/ccdrWrBx.s:6704   .debug_str:0000000000000a31 .LASF117
     /tmp/ccdrWrBx.s:6744   .debug_str:0000000000000b3d .LASF118
     /tmp/ccdrWrBx.s:6566   .debug_str:0000000000000671 .LASF119
     /tmp/ccdrWrBx.s:6466   .debug_str:000000000000037f .LASF120
     /tmp/ccdrWrBx.s:6362   .debug_str:000000000000002b .LASF121
     /tmp/ccdrWrBx.s:6528   .debug_str:0000000000000547 .LASF122
     /tmp/ccdrWrBx.s:6624   .debug_str:0000000000000860 .LASF123
     /tmp/ccdrWrBx.s:6782   .debug_str:0000000000000c2b .LASF124
     /tmp/ccdrWrBx.s:6578   .debug_str:00000000000006ce .LASF125
     /tmp/ccdrWrBx.s:6800   .debug_str:0000000000000cc1 .LASF126
     /tmp/ccdrWrBx.s:6552   .debug_str:0000000000000615 .LASF127
     /tmp/ccdrWrBx.s:6550   .debug_str:0000000000000604 .LASF128
     /tmp/ccdrWrBx.s:6538   .debug_str:00000000000005a1 .LASF129
     /tmp/ccdrWrBx.s:6796   .debug_str:0000000000000ca4 .LASF130
     /tmp/ccdrWrBx.s:6780   .debug_str:0000000000000c1c .LASF131
     /tmp/ccdrWrBx.s:6670   .debug_str:000000000000098b .LASF132
     /tmp/ccdrWrBx.s:6464   .debug_str:000000000000036f .LASF133
     /tmp/ccdrWrBx.s:6502   .debug_str:0000000000000499 .LASF134
     /tmp/ccdrWrBx.s:6458   .debug_str:000000000000034a .LASF135
     /tmp/ccdrWrBx.s:6748   .debug_str:0000000000000b5d .LASF136
     /tmp/ccdrWrBx.s:6390   .debug_str:0000000000000107 .LASF137
     /tmp/ccdrWrBx.s:6790   .debug_str:0000000000000c6d .LASF138
     /tmp/ccdrWrBx.s:6724   .debug_str:0000000000000abe .LASF139
     /tmp/ccdrWrBx.s:6828   .debug_str:0000000000000df8 .LASF140
     /tmp/ccdrWrBx.s:6644   .debug_str:00000000000008e8 .LASF141
     /tmp/ccdrWrBx.s:6802   .debug_str:0000000000000cd9 .LASF142
     /tmp/ccdrWrBx.s:6640   .debug_str:00000000000008cb .LASF143
     /tmp/ccdrWrBx.s:6484   .debug_str:0000000000000437 .LASF144
     /tmp/ccdrWrBx.s:6696   .debug_str:0000000000000a09 .LASF145
     /tmp/ccdrWrBx.s:6698   .debug_str:0000000000000a11 .LASF146
     /tmp/ccdrWrBx.s:6818   .debug_str:0000000000000da9 .LASF147
     /tmp/ccdrWrBx.s:6568   .debug_str:000000000000068b .LASF184
     /tmp/ccdrWrBx.s:1708   .text.rcu_clock_freq_get:0000000000000000 .LFB42
GAS LISTING /tmp/ccdrWrBx.s 			page 81


     /tmp/ccdrWrBx.s:2021   .text.rcu_clock_freq_get:000000000000013c .LFE42
     /tmp/ccdrWrBx.s:4742   .debug_loc:0000000000000000 .LLST52
     /tmp/ccdrWrBx.s:6530   .debug_str:000000000000055f .LASF164
     /tmp/ccdrWrBx.s:4775   .debug_loc:0000000000000050 .LLST53
     /tmp/ccdrWrBx.s:4810   .debug_loc:00000000000000a2 .LLST54
     /tmp/ccdrWrBx.s:6416   .debug_str:000000000000020a .LASF148
     /tmp/ccdrWrBx.s:4831   .debug_loc:00000000000000d1 .LLST55
     /tmp/ccdrWrBx.s:6812   .debug_str:0000000000000d6d .LASF149
     /tmp/ccdrWrBx.s:4848   .debug_loc:00000000000000fc .LLST56
     /tmp/ccdrWrBx.s:6702   .debug_str:0000000000000a28 .LASF150
     /tmp/ccdrWrBx.s:4872   .debug_loc:0000000000000135 .LLST57
     /tmp/ccdrWrBx.s:6634   .debug_str:00000000000008af .LASF151
     /tmp/ccdrWrBx.s:4883   .debug_loc:0000000000000153 .LLST58
     /tmp/ccdrWrBx.s:6402   .debug_str:000000000000019e .LASF152
     /tmp/ccdrWrBx.s:4910   .debug_loc:0000000000000181 .LLST59
     /tmp/ccdrWrBx.s:6504   .debug_str:00000000000004a6 .LASF153
     /tmp/ccdrWrBx.s:4937   .debug_loc:00000000000001af .LLST60
     /tmp/ccdrWrBx.s:6490   .debug_str:000000000000044c .LASF154
     /tmp/ccdrWrBx.s:4960   .debug_loc:00000000000001d9 .LLST61
     /tmp/ccdrWrBx.s:6494   .debug_str:0000000000000465 .LASF155
     /tmp/ccdrWrBx.s:4973   .debug_loc:00000000000001f2 .LLST62
     /tmp/ccdrWrBx.s:6424   .debug_str:0000000000000246 .LASF156
     /tmp/ccdrWrBx.s:4994   .debug_loc:0000000000000228 .LLST63
     /tmp/ccdrWrBx.s:5011   .debug_loc:0000000000000256 .LLST64
     /tmp/ccdrWrBx.s:6662   .debug_str:0000000000000964 .LASF157
     /tmp/ccdrWrBx.s:5028   .debug_loc:000000000000027a .LLST65
     /tmp/ccdrWrBx.s:6486   .debug_str:000000000000043e .LASF158
     /tmp/ccdrWrBx.s:5094   .debug_loc:00000000000002e4 .LLST66
     /tmp/ccdrWrBx.s:6488   .debug_str:0000000000000445 .LASF159
     /tmp/ccdrWrBx.s:5111   .debug_loc:0000000000000308 .LLST67
     /tmp/ccdrWrBx.s:6680   .debug_str:00000000000009c2 .LASF160
     /tmp/ccdrWrBx.s:5118   .debug_loc:000000000000031b .LLST68
     /tmp/ccdrWrBx.s:6688   .debug_str:00000000000009e6 .LASF161
     /tmp/ccdrWrBx.s:6462   .debug_str:0000000000000366 .LASF162
     /tmp/ccdrWrBx.s:6766   .debug_str:0000000000000bd5 .LASF163
     /tmp/ccdrWrBx.s:6620   .debug_str:000000000000083e .LASF166
     /tmp/ccdrWrBx.s:1686   .text.rcu_deepsleep_voltage_set:0000000000000000 .LFB41
     /tmp/ccdrWrBx.s:1701   .text.rcu_deepsleep_voltage_set:000000000000000a .LFE41
     /tmp/ccdrWrBx.s:6668   .debug_str:0000000000000985 .LASF165
     /tmp/ccdrWrBx.s:5125   .debug_loc:000000000000032e .LLST51
     /tmp/ccdrWrBx.s:6452   .debug_str:0000000000000318 .LASF167
     /tmp/ccdrWrBx.s:1653   .text.rcu_irc8m_adjust_value_set:0000000000000000 .LFB40
     /tmp/ccdrWrBx.s:1679   .text.rcu_irc8m_adjust_value_set:0000000000000016 .LFE40
     /tmp/ccdrWrBx.s:6676   .debug_str:00000000000009a9 .LASF168
     /tmp/ccdrWrBx.s:5136   .debug_loc:000000000000034c .LLST49
     /tmp/ccdrWrBx.s:5150   .debug_loc:000000000000036d .LLST50
     /tmp/ccdrWrBx.s:6364   .debug_str:0000000000000045 .LASF169
     /tmp/ccdrWrBx.s:1632   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .LFB39
     /tmp/ccdrWrBx.s:1646   .text.rcu_hxtal_clock_monitor_disable:0000000000000012 .LFE39
     /tmp/ccdrWrBx.s:6398   .debug_str:000000000000017a .LASF170
     /tmp/ccdrWrBx.s:1612   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .LFB38
     /tmp/ccdrWrBx.s:1625   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 .LFE38
     /tmp/ccdrWrBx.s:6536   .debug_str:0000000000000584 .LASF171
     /tmp/ccdrWrBx.s:1547   .text.rcu_osci_bypass_mode_disable:0000000000000000 .LFB37
     /tmp/ccdrWrBx.s:1605   .text.rcu_osci_bypass_mode_disable:000000000000003c .LFE37
     /tmp/ccdrWrBx.s:6746   .debug_str:0000000000000b58 .LASF172
     /tmp/ccdrWrBx.s:5166   .debug_loc:0000000000000391 .LLST47
GAS LISTING /tmp/ccdrWrBx.s 			page 82


     /tmp/ccdrWrBx.s:5183   .debug_loc:00000000000003bd .LLST48
     /tmp/ccdrWrBx.s:6372   .debug_str:0000000000000087 .LASF173
     /tmp/ccdrWrBx.s:1483   .text.rcu_osci_bypass_mode_enable:0000000000000000 .LFB36
     /tmp/ccdrWrBx.s:1540   .text.rcu_osci_bypass_mode_enable:000000000000003c .LFE36
     /tmp/ccdrWrBx.s:5194   .debug_loc:00000000000003db .LLST45
     /tmp/ccdrWrBx.s:5211   .debug_loc:0000000000000407 .LLST46
     /tmp/ccdrWrBx.s:6554   .debug_str:0000000000000627 .LASF174
     /tmp/ccdrWrBx.s:1455   .text.rcu_osci_off:0000000000000000 .LFB35
     /tmp/ccdrWrBx.s:1476   .text.rcu_osci_off:000000000000001c .LFE35
     /tmp/ccdrWrBx.s:6498   .debug_str:0000000000000477 .LASF175
     /tmp/ccdrWrBx.s:1429   .text.rcu_osci_on:0000000000000000 .LFB34
     /tmp/ccdrWrBx.s:1448   .text.rcu_osci_on:0000000000000018 .LFE34
     /tmp/ccdrWrBx.s:6430   .debug_str:0000000000000265 .LASF188
     /tmp/ccdrWrBx.s:6426   .debug_str:000000000000024d .LASF176
     /tmp/ccdrWrBx.s:6672   .debug_str:000000000000099b .LASF177
     /tmp/ccdrWrBx.s:6432   .debug_str:0000000000000278 .LASF178
     /tmp/ccdrWrBx.s:6642   .debug_str:00000000000008d2 .LASF179
     /tmp/ccdrWrBx.s:988    .text.rcu_interrupt_disable:0000000000000000 .LFB32
     /tmp/ccdrWrBx.s:1009   .text.rcu_interrupt_disable:000000000000001c .LFE32
     /tmp/ccdrWrBx.s:6694   .debug_str:0000000000000a00 .LASF180
     /tmp/ccdrWrBx.s:6630   .debug_str:000000000000088f .LASF181
     /tmp/ccdrWrBx.s:962    .text.rcu_interrupt_enable:0000000000000000 .LFB31
     /tmp/ccdrWrBx.s:981    .text.rcu_interrupt_enable:0000000000000018 .LFE31
     /tmp/ccdrWrBx.s:6392   .debug_str:0000000000000111 .LASF182
     /tmp/ccdrWrBx.s:936    .text.rcu_interrupt_flag_clear:0000000000000000 .LFB30
     /tmp/ccdrWrBx.s:955    .text.rcu_interrupt_flag_clear:0000000000000018 .LFE30
     /tmp/ccdrWrBx.s:6700   .debug_str:0000000000000a19 .LASF183
     /tmp/ccdrWrBx.s:6446   .debug_str:00000000000002dd .LASF185
     /tmp/ccdrWrBx.s:912    .text.rcu_interrupt_flag_get:0000000000000000 .LFB29
     /tmp/ccdrWrBx.s:929    .text.rcu_interrupt_flag_get:0000000000000014 .LFE29
     /tmp/ccdrWrBx.s:6456   .debug_str:0000000000000341 .LASF186
     /tmp/ccdrWrBx.s:5222   .debug_loc:0000000000000425 .LLST34
     /tmp/ccdrWrBx.s:6814   .debug_str:0000000000000d78 .LASF187
     /tmp/ccdrWrBx.s:892    .text.rcu_all_reset_flag_clear:0000000000000000 .LFB28
     /tmp/ccdrWrBx.s:905    .text.rcu_all_reset_flag_clear:0000000000000010 .LFE28
     /tmp/ccdrWrBx.s:6820   .debug_str:0000000000000dbd .LASF189
     /tmp/ccdrWrBx.s:6546   .debug_str:00000000000005ee .LASF190
     /tmp/ccdrWrBx.s:6478   .debug_str:00000000000003f4 .LASF191
     /tmp/ccdrWrBx.s:836    .text.rcu_i2s2_clock_config:0000000000000000 .LFB26
     /tmp/ccdrWrBx.s:861    .text.rcu_i2s2_clock_config:0000000000000014 .LFE26
     /tmp/ccdrWrBx.s:6418   .debug_str:0000000000000212 .LASF192
     /tmp/ccdrWrBx.s:5236   .debug_loc:0000000000000446 .LLST31
     /tmp/ccdrWrBx.s:5250   .debug_loc:0000000000000467 .LLST32
     /tmp/ccdrWrBx.s:6500   .debug_str:0000000000000483 .LASF193
     /tmp/ccdrWrBx.s:804    .text.rcu_i2s1_clock_config:0000000000000000 .LFB25
     /tmp/ccdrWrBx.s:829    .text.rcu_i2s1_clock_config:0000000000000012 .LFE25
     /tmp/ccdrWrBx.s:5262   .debug_loc:0000000000000481 .LLST29
     /tmp/ccdrWrBx.s:5276   .debug_loc:00000000000004a2 .LLST30
     /tmp/ccdrWrBx.s:6534   .debug_str:000000000000056f .LASF194
     /tmp/ccdrWrBx.s:774    .text.rcu_rtc_clock_config:0000000000000000 .LFB24
     /tmp/ccdrWrBx.s:797    .text.rcu_rtc_clock_config:0000000000000010 .LFE24
     /tmp/ccdrWrBx.s:6548   .debug_str:00000000000005f3 .LASF195
     /tmp/ccdrWrBx.s:5288   .debug_loc:00000000000004bc .LLST27
     /tmp/ccdrWrBx.s:5302   .debug_loc:00000000000004dd .LLST28
     /tmp/ccdrWrBx.s:6616   .debug_str:00000000000007af .LASF196
     /tmp/ccdrWrBx.s:742    .text.rcu_usb_clock_config:0000000000000000 .LFB23
     /tmp/ccdrWrBx.s:767    .text.rcu_usb_clock_config:0000000000000014 .LFE23
GAS LISTING /tmp/ccdrWrBx.s 			page 83


     /tmp/ccdrWrBx.s:6370   .debug_str:000000000000007f .LASF197
     /tmp/ccdrWrBx.s:5318   .debug_loc:0000000000000501 .LLST25
     /tmp/ccdrWrBx.s:5332   .debug_loc:0000000000000522 .LLST26
     /tmp/ccdrWrBx.s:6420   .debug_str:0000000000000223 .LASF198
     /tmp/ccdrWrBx.s:668    .text.rcu_adc_clock_config:0000000000000000 .LFB22
     /tmp/ccdrWrBx.s:735    .text.rcu_adc_clock_config:0000000000000046 .LFE22
     /tmp/ccdrWrBx.s:6622   .debug_str:0000000000000858 .LASF199
     /tmp/ccdrWrBx.s:5344   .debug_loc:000000000000053d .LLST23
     /tmp/ccdrWrBx.s:6400   .debug_str:0000000000000199 .LASF200
     /tmp/ccdrWrBx.s:5381   .debug_loc:000000000000058a .LLST24
     /tmp/ccdrWrBx.s:6428   .debug_str:0000000000000255 .LASF201
     /tmp/ccdrWrBx.s:640    .text.rcu_pll2_config:0000000000000000 .LFB21
     /tmp/ccdrWrBx.s:661    .text.rcu_pll2_config:0000000000000016 .LFE21
     /tmp/ccdrWrBx.s:6598   .debug_str:000000000000074a .LASF202
     /tmp/ccdrWrBx.s:5392   .debug_loc:00000000000005a8 .LLST22
     /tmp/ccdrWrBx.s:6728   .debug_str:0000000000000ad0 .LASF203
     /tmp/ccdrWrBx.s:612    .text.rcu_pll1_config:0000000000000000 .LFB20
     /tmp/ccdrWrBx.s:633    .text.rcu_pll1_config:0000000000000018 .LFE20
     /tmp/ccdrWrBx.s:5406   .debug_loc:00000000000005c9 .LLST21
     /tmp/ccdrWrBx.s:6646   .debug_str:00000000000008f4 .LASF204
     /tmp/ccdrWrBx.s:581    .text.rcu_predv1_config:0000000000000000 .LFB19
     /tmp/ccdrWrBx.s:605    .text.rcu_predv1_config:0000000000000010 .LFE19
     /tmp/ccdrWrBx.s:6626   .debug_str:0000000000000879 .LASF205
     /tmp/ccdrWrBx.s:5420   .debug_loc:00000000000005ea .LLST19
     /tmp/ccdrWrBx.s:5434   .debug_loc:000000000000060b .LLST20
     /tmp/ccdrWrBx.s:6460   .debug_str:0000000000000354 .LASF206
     /tmp/ccdrWrBx.s:546    .text.rcu_predv0_config:0000000000000000 .LFB18
     /tmp/ccdrWrBx.s:574    .text.rcu_predv0_config:0000000000000014 .LFE18
     /tmp/ccdrWrBx.s:6570   .debug_str:000000000000069e .LASF207
     /tmp/ccdrWrBx.s:6414   .debug_str:00000000000001ff .LASF208
     /tmp/ccdrWrBx.s:5450   .debug_loc:0000000000000635 .LLST17
     /tmp/ccdrWrBx.s:5464   .debug_loc:0000000000000656 .LLST18
     /tmp/ccdrWrBx.s:6706   .debug_str:0000000000000a43 .LASF209
     /tmp/ccdrWrBx.s:511    .text.rcu_pll_config:0000000000000000 .LFB17
     /tmp/ccdrWrBx.s:539    .text.rcu_pll_config:0000000000000016 .LFE17
     /tmp/ccdrWrBx.s:6674   .debug_str:00000000000009a1 .LASF210
     /tmp/ccdrWrBx.s:5485   .debug_loc:0000000000000687 .LLST15
     /tmp/ccdrWrBx.s:5499   .debug_loc:00000000000006a8 .LLST16
     /tmp/ccdrWrBx.s:6410   .debug_str:00000000000001e2 .LASF211
     /tmp/ccdrWrBx.s:479    .text.rcu_ckout0_config:0000000000000000 .LFB16
     /tmp/ccdrWrBx.s:504    .text.rcu_ckout0_config:0000000000000014 .LFE16
     /tmp/ccdrWrBx.s:6628   .debug_str:0000000000000884 .LASF212
     /tmp/ccdrWrBx.s:5520   .debug_loc:00000000000006db .LLST13
     /tmp/ccdrWrBx.s:5534   .debug_loc:00000000000006fc .LLST14
     /tmp/ccdrWrBx.s:6510   .debug_str:00000000000004c8 .LASF213
     /tmp/ccdrWrBx.s:447    .text.rcu_apb2_clock_config:0000000000000000 .LFB15
     /tmp/ccdrWrBx.s:472    .text.rcu_apb2_clock_config:0000000000000014 .LFE15
     /tmp/ccdrWrBx.s:6440   .debug_str:00000000000002bf .LASF214
     /tmp/ccdrWrBx.s:5546   .debug_loc:0000000000000718 .LLST11
     /tmp/ccdrWrBx.s:5560   .debug_loc:0000000000000739 .LLST12
     /tmp/ccdrWrBx.s:6512   .debug_str:00000000000004de .LASF215
     /tmp/ccdrWrBx.s:417    .text.rcu_apb1_clock_config:0000000000000000 .LFB14
     /tmp/ccdrWrBx.s:440    .text.rcu_apb1_clock_config:0000000000000010 .LFE14
     /tmp/ccdrWrBx.s:6438   .debug_str:00000000000002b7 .LASF216
     /tmp/ccdrWrBx.s:5572   .debug_loc:0000000000000752 .LLST9
     /tmp/ccdrWrBx.s:5586   .debug_loc:0000000000000773 .LLST10
     /tmp/ccdrWrBx.s:6358   .debug_str:0000000000000006 .LASF217
GAS LISTING /tmp/ccdrWrBx.s 			page 84


     /tmp/ccdrWrBx.s:387    .text.rcu_ahb_clock_config:0000000000000000 .LFB13
     /tmp/ccdrWrBx.s:410    .text.rcu_ahb_clock_config:0000000000000010 .LFE13
     /tmp/ccdrWrBx.s:6514   .debug_str:00000000000004f4 .LASF218
     /tmp/ccdrWrBx.s:5602   .debug_loc:0000000000000797 .LLST7
     /tmp/ccdrWrBx.s:5616   .debug_loc:00000000000007b8 .LLST8
     /tmp/ccdrWrBx.s:6436   .debug_str:000000000000029b .LASF236
     /tmp/ccdrWrBx.s:369    .text.rcu_system_clock_source_get:0000000000000000 .LFB12
     /tmp/ccdrWrBx.s:380    .text.rcu_system_clock_source_get:000000000000000a .LFE12
     /tmp/ccdrWrBx.s:6472   .debug_str:00000000000003c2 .LASF219
     /tmp/ccdrWrBx.s:339    .text.rcu_system_clock_source_config:0000000000000000 .LFB11
     /tmp/ccdrWrBx.s:362    .text.rcu_system_clock_source_config:000000000000000e .LFE11
     /tmp/ccdrWrBx.s:6726   .debug_str:0000000000000ac9 .LASF220
     /tmp/ccdrWrBx.s:5632   .debug_loc:00000000000007dc .LLST5
     /tmp/ccdrWrBx.s:5646   .debug_loc:00000000000007fd .LLST6
     /tmp/ccdrWrBx.s:6826   .debug_str:0000000000000de2 .LASF221
     /tmp/ccdrWrBx.s:318    .text.rcu_bkp_reset_disable:0000000000000000 .LFB10
     /tmp/ccdrWrBx.s:332    .text.rcu_bkp_reset_disable:0000000000000010 .LFE10
     /tmp/ccdrWrBx.s:6738   .debug_str:0000000000000b18 .LASF222
     /tmp/ccdrWrBx.s:298    .text.rcu_bkp_reset_enable:0000000000000000 .LFB9
     /tmp/ccdrWrBx.s:311    .text.rcu_bkp_reset_enable:000000000000000e .LFE9
     /tmp/ccdrWrBx.s:6434   .debug_str:0000000000000282 .LASF223
     /tmp/ccdrWrBx.s:270    .text.rcu_periph_reset_disable:0000000000000000 .LFB8
     /tmp/ccdrWrBx.s:291    .text.rcu_periph_reset_disable:000000000000001c .LFE8
     /tmp/ccdrWrBx.s:6516   .debug_str:00000000000004fb .LASF224
     /tmp/ccdrWrBx.s:6480   .debug_str:000000000000040a .LASF225
     /tmp/ccdrWrBx.s:244    .text.rcu_periph_reset_enable:0000000000000000 .LFB7
     /tmp/ccdrWrBx.s:263    .text.rcu_periph_reset_enable:0000000000000018 .LFE7
     /tmp/ccdrWrBx.s:6404   .debug_str:00000000000001a8 .LASF226
     /tmp/ccdrWrBx.s:216    .text.rcu_periph_clock_sleep_disable:0000000000000000 .LFB6
     /tmp/ccdrWrBx.s:237    .text.rcu_periph_clock_sleep_disable:000000000000001c .LFE6
     /tmp/ccdrWrBx.s:6652   .debug_str:000000000000092f .LASF227
     /tmp/ccdrWrBx.s:6544   .debug_str:00000000000005d0 .LASF228
     /tmp/ccdrWrBx.s:190    .text.rcu_periph_clock_sleep_enable:0000000000000000 .LFB5
     /tmp/ccdrWrBx.s:209    .text.rcu_periph_clock_sleep_enable:0000000000000018 .LFE5
     /tmp/ccdrWrBx.s:6792   .debug_str:0000000000000c78 .LASF229
     /tmp/ccdrWrBx.s:162    .text.rcu_periph_clock_disable:0000000000000000 .LFB4
     /tmp/ccdrWrBx.s:183    .text.rcu_periph_clock_disable:000000000000001c .LFE4
     /tmp/ccdrWrBx.s:6816   .debug_str:0000000000000d91 .LASF230
     /tmp/ccdrWrBx.s:136    .text.rcu_periph_clock_enable:0000000000000000 .LFB3
     /tmp/ccdrWrBx.s:155    .text.rcu_periph_clock_enable:0000000000000018 .LFE3
     /tmp/ccdrWrBx.s:6632   .debug_str:00000000000008a4 .LASF231
     /tmp/ccdrWrBx.s:14     .text.rcu_deinit:0000000000000000 .LFB2
     /tmp/ccdrWrBx.s:129    .text.rcu_deinit:0000000000000068 .LFE2
     /tmp/ccdrWrBx.s:23     .text.rcu_deinit:000000000000000a .LBB60
     /tmp/ccdrWrBx.s:5662   .debug_loc:0000000000000820 .LLST0
     /tmp/ccdrWrBx.s:5675   .debug_loc:0000000000000840 .LLST1
     /tmp/ccdrWrBx.s:25     .text.rcu_deinit:000000000000000a .LBB62
     /tmp/ccdrWrBx.s:67     .text.rcu_deinit:000000000000001c .LBB68
     /tmp/ccdrWrBx.s:75     .text.rcu_deinit:0000000000000022 .LBE68
     /tmp/ccdrWrBx.s:5705   .debug_loc:000000000000087b .LLST4
     /tmp/ccdrWrBx.s:868    .text.rcu_flag_get:0000000000000000 .LFB27
     /tmp/ccdrWrBx.s:885    .text.rcu_flag_get:0000000000000014 .LFE27
     /tmp/ccdrWrBx.s:5713   .debug_loc:000000000000088f .LLST33
     /tmp/ccdrWrBx.s:1016   .text.rcu_osci_stab_wait:0000000000000000 .LFB33
     /tmp/ccdrWrBx.s:1422   .text.rcu_osci_stab_wait:000000000000012c .LFE33
     /tmp/ccdrWrBx.s:5727   .debug_loc:00000000000008b0 .LLST35
     /tmp/ccdrWrBx.s:5822   .debug_loc:000000000000098b .LLST36
GAS LISTING /tmp/ccdrWrBx.s 			page 85


     /tmp/ccdrWrBx.s:6028   .debug_loc:0000000000000b29 .LLST37
     /tmp/ccdrWrBx.s:1048   .text.rcu_osci_stab_wait:0000000000000036 .LBB74
     /tmp/ccdrWrBx.s:1078   .text.rcu_osci_stab_wait:0000000000000042 .LBB80
     /tmp/ccdrWrBx.s:1092   .text.rcu_osci_stab_wait:000000000000004e .LBE80
     /tmp/ccdrWrBx.s:6045   .debug_loc:0000000000000b54 .LLST38
     /tmp/ccdrWrBx.s:1101   .text.rcu_osci_stab_wait:0000000000000058 .LBB82
     /tmp/ccdrWrBx.s:1131   .text.rcu_osci_stab_wait:0000000000000068 .LBB88
     /tmp/ccdrWrBx.s:1146   .text.rcu_osci_stab_wait:0000000000000074 .LBE88
     /tmp/ccdrWrBx.s:6053   .debug_loc:0000000000000b68 .LLST39
     /tmp/ccdrWrBx.s:1155   .text.rcu_osci_stab_wait:000000000000007e .LBB90
     /tmp/ccdrWrBx.s:1185   .text.rcu_osci_stab_wait:000000000000008e .LBB96
     /tmp/ccdrWrBx.s:1198   .text.rcu_osci_stab_wait:0000000000000098 .LBE96
     /tmp/ccdrWrBx.s:6061   .debug_loc:0000000000000b7c .LLST40
     /tmp/ccdrWrBx.s:1212   .text.rcu_osci_stab_wait:00000000000000a4 .LBB98
     /tmp/ccdrWrBx.s:1242   .text.rcu_osci_stab_wait:00000000000000b0 .LBB104
     /tmp/ccdrWrBx.s:1256   .text.rcu_osci_stab_wait:00000000000000bc .LBE104
     /tmp/ccdrWrBx.s:6069   .debug_loc:0000000000000b90 .LLST41
     /tmp/ccdrWrBx.s:1265   .text.rcu_osci_stab_wait:00000000000000c4 .LBB106
     /tmp/ccdrWrBx.s:1295   .text.rcu_osci_stab_wait:00000000000000d4 .LBB112
     /tmp/ccdrWrBx.s:1310   .text.rcu_osci_stab_wait:00000000000000e0 .LBE112
     /tmp/ccdrWrBx.s:6078   .debug_loc:0000000000000ba6 .LLST42
     /tmp/ccdrWrBx.s:1319   .text.rcu_osci_stab_wait:00000000000000ea .LBB114
     /tmp/ccdrWrBx.s:1349   .text.rcu_osci_stab_wait:00000000000000f6 .LBB120
     /tmp/ccdrWrBx.s:1363   .text.rcu_osci_stab_wait:0000000000000102 .LBE120
     /tmp/ccdrWrBx.s:6086   .debug_loc:0000000000000bba .LLST43
     /tmp/ccdrWrBx.s:1372   .text.rcu_osci_stab_wait:000000000000010c .LBB122
     /tmp/ccdrWrBx.s:1402   .text.rcu_osci_stab_wait:000000000000011c .LBB128
     /tmp/ccdrWrBx.s:1417   .text.rcu_osci_stab_wait:0000000000000128 .LBE128
     /tmp/ccdrWrBx.s:6095   .debug_loc:0000000000000bd0 .LLST44
     /tmp/ccdrWrBx.s:1722   .text.rcu_clock_freq_get:000000000000000a .LCFI0
     /tmp/ccdrWrBx.s:1840   .text.rcu_clock_freq_get:000000000000008e .LCFI1
     /tmp/ccdrWrBx.s:1846   .text.rcu_clock_freq_get:0000000000000090 .LCFI2
     /tmp/ccdrWrBx.s:1972   .text.rcu_clock_freq_get:0000000000000112 .LCFI3
     /tmp/ccdrWrBx.s:1978   .text.rcu_clock_freq_get:0000000000000114 .LCFI4
     /tmp/ccdrWrBx.s:1711   .text.rcu_clock_freq_get:0000000000000000 .LVL153
     /tmp/ccdrWrBx.s:1828   .text.rcu_clock_freq_get:000000000000007c .LVL166
     /tmp/ccdrWrBx.s:1830   .text.rcu_clock_freq_get:0000000000000080 .LVL167
     /tmp/ccdrWrBx.s:1844   .text.rcu_clock_freq_get:0000000000000090 .LVL168
     /tmp/ccdrWrBx.s:1970   .text.rcu_clock_freq_get:0000000000000110 .LVL188
     /tmp/ccdrWrBx.s:1976   .text.rcu_clock_freq_get:0000000000000114 .LVL189
     /tmp/ccdrWrBx.s:1746   .text.rcu_clock_freq_get:0000000000000028 .LVL154
     /tmp/ccdrWrBx.s:1754   .text.rcu_clock_freq_get:0000000000000030 .LVL155
     /tmp/ccdrWrBx.s:1757   .text.rcu_clock_freq_get:0000000000000032 .LVL156
     /tmp/ccdrWrBx.s:1762   .text.rcu_clock_freq_get:000000000000003a .LVL157
     /tmp/ccdrWrBx.s:1851   .text.rcu_clock_freq_get:0000000000000092 .LVL169
     /tmp/ccdrWrBx.s:1966   .text.rcu_clock_freq_get:000000000000010e .LVL187
     /tmp/ccdrWrBx.s:1823   .text.rcu_clock_freq_get:0000000000000076 .LVL165
     /tmp/ccdrWrBx.s:1944   .text.rcu_clock_freq_get:00000000000000fa .LVL182
     /tmp/ccdrWrBx.s:1952   .text.rcu_clock_freq_get:0000000000000102 .LVL183
     /tmp/ccdrWrBx.s:1960   .text.rcu_clock_freq_get:000000000000010a .LVL185
     /tmp/ccdrWrBx.s:2017   .text.rcu_clock_freq_get:000000000000013a .LVL195
     /tmp/ccdrWrBx.s:1804   .text.rcu_clock_freq_get:0000000000000062 .LVL162
     /tmp/ccdrWrBx.s:1962   .text.rcu_clock_freq_get:000000000000010c .LVL186
     /tmp/ccdrWrBx.s:1809   .text.rcu_clock_freq_get:0000000000000066 .LVL163
     /tmp/ccdrWrBx.s:1815   .text.rcu_clock_freq_get:000000000000006a .LVL164
     /tmp/ccdrWrBx.s:1861   .text.rcu_clock_freq_get:000000000000009c .LVL171
     /tmp/ccdrWrBx.s:1983   .text.rcu_clock_freq_get:000000000000011a .LVL190
GAS LISTING /tmp/ccdrWrBx.s 			page 86


     /tmp/ccdrWrBx.s:1869   .text.rcu_clock_freq_get:00000000000000a6 .LVL172
     /tmp/ccdrWrBx.s:1932   .text.rcu_clock_freq_get:00000000000000ee .LVL181
     /tmp/ccdrWrBx.s:1998   .text.rcu_clock_freq_get:000000000000012c .LVL192
     /tmp/ccdrWrBx.s:2006   .text.rcu_clock_freq_get:0000000000000134 .LVL193
     /tmp/ccdrWrBx.s:2013   .text.rcu_clock_freq_get:0000000000000136 .LVL194
     /tmp/ccdrWrBx.s:1857   .text.rcu_clock_freq_get:000000000000009a .LVL170
     /tmp/ccdrWrBx.s:1901   .text.rcu_clock_freq_get:00000000000000d0 .LVL175
     /tmp/ccdrWrBx.s:1957   .text.rcu_clock_freq_get:0000000000000108 .LVL184
     /tmp/ccdrWrBx.s:1994   .text.rcu_clock_freq_get:000000000000012a .LVL191
     /tmp/ccdrWrBx.s:1768   .text.rcu_clock_freq_get:0000000000000040 .LVL158
     /tmp/ccdrWrBx.s:1777   .text.rcu_clock_freq_get:0000000000000046 .LVL159
     /tmp/ccdrWrBx.s:1782   .text.rcu_clock_freq_get:000000000000004a .LVL160
     /tmp/ccdrWrBx.s:1785   .text.rcu_clock_freq_get:000000000000004c .LVL161
     /tmp/ccdrWrBx.s:1907   .text.rcu_clock_freq_get:00000000000000d6 .LVL176
     /tmp/ccdrWrBx.s:1913   .text.rcu_clock_freq_get:00000000000000dc .LVL177
     /tmp/ccdrWrBx.s:1916   .text.rcu_clock_freq_get:00000000000000de .LVL178
     /tmp/ccdrWrBx.s:1923   .text.rcu_clock_freq_get:00000000000000e4 .LVL180
     /tmp/ccdrWrBx.s:1885   .text.rcu_clock_freq_get:00000000000000ba .LVL173
     /tmp/ccdrWrBx.s:1689   .text.rcu_deepsleep_voltage_set:0000000000000000 .LVL151
     /tmp/ccdrWrBx.s:1693   .text.rcu_deepsleep_voltage_set:0000000000000002 .LVL152
     /tmp/ccdrWrBx.s:1656   .text.rcu_irc8m_adjust_value_set:0000000000000000 .LVL147
     /tmp/ccdrWrBx.s:1667   .text.rcu_irc8m_adjust_value_set:0000000000000008 .LVL149
     /tmp/ccdrWrBx.s:1662   .text.rcu_irc8m_adjust_value_set:0000000000000006 .LVL148
     /tmp/ccdrWrBx.s:1671   .text.rcu_irc8m_adjust_value_set:0000000000000010 .LVL150
     /tmp/ccdrWrBx.s:1550   .text.rcu_osci_bypass_mode_disable:0000000000000000 .LVL140
     /tmp/ccdrWrBx.s:1556   .text.rcu_osci_bypass_mode_disable:000000000000000a .LVL141
     /tmp/ccdrWrBx.s:1580   .text.rcu_osci_bypass_mode_disable:0000000000000020 .LVL144
     /tmp/ccdrWrBx.s:1562   .text.rcu_osci_bypass_mode_disable:0000000000000012 .LVL142
     /tmp/ccdrWrBx.s:1568   .text.rcu_osci_bypass_mode_disable:0000000000000016 .LVL143
     /tmp/ccdrWrBx.s:1586   .text.rcu_osci_bypass_mode_disable:0000000000000026 .LVL145
     /tmp/ccdrWrBx.s:1599   .text.rcu_osci_bypass_mode_disable:0000000000000038 .LVL146
     /tmp/ccdrWrBx.s:1486   .text.rcu_osci_bypass_mode_enable:0000000000000000 .LVL133
     /tmp/ccdrWrBx.s:1492   .text.rcu_osci_bypass_mode_enable:000000000000000a .LVL134
     /tmp/ccdrWrBx.s:1516   .text.rcu_osci_bypass_mode_enable:0000000000000022 .LVL137
     /tmp/ccdrWrBx.s:1498   .text.rcu_osci_bypass_mode_enable:0000000000000012 .LVL135
     /tmp/ccdrWrBx.s:1504   .text.rcu_osci_bypass_mode_enable:0000000000000018 .LVL136
     /tmp/ccdrWrBx.s:1522   .text.rcu_osci_bypass_mode_enable:0000000000000028 .LVL138
     /tmp/ccdrWrBx.s:1534   .text.rcu_osci_bypass_mode_enable:0000000000000038 .LVL139
     /tmp/ccdrWrBx.s:915    .text.rcu_interrupt_flag_get:0000000000000000 .LVL77
     /tmp/ccdrWrBx.s:924    .text.rcu_interrupt_flag_get:0000000000000010 .LVL78
     /tmp/ccdrWrBx.s:839    .text.rcu_i2s2_clock_config:0000000000000000 .LVL71
     /tmp/ccdrWrBx.s:855    .text.rcu_i2s2_clock_config:0000000000000010 .LVL74
     /tmp/ccdrWrBx.s:845    .text.rcu_i2s2_clock_config:0000000000000006 .LVL72
     /tmp/ccdrWrBx.s:852    .text.rcu_i2s2_clock_config:000000000000000e .LVL73
     /tmp/ccdrWrBx.s:807    .text.rcu_i2s1_clock_config:0000000000000000 .LVL67
     /tmp/ccdrWrBx.s:823    .text.rcu_i2s1_clock_config:000000000000000e .LVL70
     /tmp/ccdrWrBx.s:813    .text.rcu_i2s1_clock_config:0000000000000006 .LVL68
     /tmp/ccdrWrBx.s:820    .text.rcu_i2s1_clock_config:000000000000000c .LVL69
     /tmp/ccdrWrBx.s:777    .text.rcu_rtc_clock_config:0000000000000000 .LVL63
     /tmp/ccdrWrBx.s:791    .text.rcu_rtc_clock_config:000000000000000c .LVL66
     /tmp/ccdrWrBx.s:783    .text.rcu_rtc_clock_config:0000000000000006 .LVL64
     /tmp/ccdrWrBx.s:788    .text.rcu_rtc_clock_config:000000000000000a .LVL65
     /tmp/ccdrWrBx.s:745    .text.rcu_usb_clock_config:0000000000000000 .LVL59
     /tmp/ccdrWrBx.s:761    .text.rcu_usb_clock_config:0000000000000010 .LVL62
     /tmp/ccdrWrBx.s:751    .text.rcu_usb_clock_config:0000000000000006 .LVL60
     /tmp/ccdrWrBx.s:758    .text.rcu_usb_clock_config:000000000000000e .LVL61
     /tmp/ccdrWrBx.s:671    .text.rcu_adc_clock_config:0000000000000000 .LVL49
GAS LISTING /tmp/ccdrWrBx.s 			page 87


     /tmp/ccdrWrBx.s:695    .text.rcu_adc_clock_config:0000000000000020 .LVL52
     /tmp/ccdrWrBx.s:707    .text.rcu_adc_clock_config:000000000000002a .LVL54
     /tmp/ccdrWrBx.s:714    .text.rcu_adc_clock_config:0000000000000030 .LVL55
     /tmp/ccdrWrBx.s:719    .text.rcu_adc_clock_config:0000000000000034 .LVL56
     /tmp/ccdrWrBx.s:677    .text.rcu_adc_clock_config:0000000000000006 .LVL50
     /tmp/ccdrWrBx.s:724    .text.rcu_adc_clock_config:000000000000003c .LVL57
     /tmp/ccdrWrBx.s:726    .text.rcu_adc_clock_config:000000000000003e .LVL58
     /tmp/ccdrWrBx.s:643    .text.rcu_pll2_config:0000000000000000 .LVL47
     /tmp/ccdrWrBx.s:656    .text.rcu_pll2_config:0000000000000012 .LVL48
     /tmp/ccdrWrBx.s:615    .text.rcu_pll1_config:0000000000000000 .LVL45
     /tmp/ccdrWrBx.s:628    .text.rcu_pll1_config:0000000000000014 .LVL46
     /tmp/ccdrWrBx.s:584    .text.rcu_predv1_config:0000000000000000 .LVL41
     /tmp/ccdrWrBx.s:598    .text.rcu_predv1_config:000000000000000c .LVL44
     /tmp/ccdrWrBx.s:590    .text.rcu_predv1_config:0000000000000006 .LVL42
     /tmp/ccdrWrBx.s:549    .text.rcu_predv0_config:0000000000000000 .LVL36
     /tmp/ccdrWrBx.s:564    .text.rcu_predv0_config:000000000000000e .LVL39
     /tmp/ccdrWrBx.s:555    .text.rcu_predv0_config:0000000000000006 .LVL37
     /tmp/ccdrWrBx.s:562    .text.rcu_predv0_config:000000000000000c .LVL38
     /tmp/ccdrWrBx.s:567    .text.rcu_predv0_config:0000000000000010 .LVL40
     /tmp/ccdrWrBx.s:514    .text.rcu_pll_config:0000000000000000 .LVL31
     /tmp/ccdrWrBx.s:529    .text.rcu_pll_config:0000000000000010 .LVL34
     /tmp/ccdrWrBx.s:520    .text.rcu_pll_config:0000000000000006 .LVL32
     /tmp/ccdrWrBx.s:527    .text.rcu_pll_config:000000000000000e .LVL33
     /tmp/ccdrWrBx.s:532    .text.rcu_pll_config:0000000000000012 .LVL35
     /tmp/ccdrWrBx.s:482    .text.rcu_ckout0_config:0000000000000000 .LVL27
     /tmp/ccdrWrBx.s:498    .text.rcu_ckout0_config:0000000000000010 .LVL30
     /tmp/ccdrWrBx.s:488    .text.rcu_ckout0_config:0000000000000006 .LVL28
     /tmp/ccdrWrBx.s:495    .text.rcu_ckout0_config:000000000000000e .LVL29
     /tmp/ccdrWrBx.s:450    .text.rcu_apb2_clock_config:0000000000000000 .LVL23
     /tmp/ccdrWrBx.s:466    .text.rcu_apb2_clock_config:0000000000000010 .LVL26
     /tmp/ccdrWrBx.s:456    .text.rcu_apb2_clock_config:0000000000000006 .LVL24
     /tmp/ccdrWrBx.s:463    .text.rcu_apb2_clock_config:000000000000000e .LVL25
     /tmp/ccdrWrBx.s:420    .text.rcu_apb1_clock_config:0000000000000000 .LVL19
     /tmp/ccdrWrBx.s:434    .text.rcu_apb1_clock_config:000000000000000c .LVL22
     /tmp/ccdrWrBx.s:426    .text.rcu_apb1_clock_config:0000000000000006 .LVL20
     /tmp/ccdrWrBx.s:431    .text.rcu_apb1_clock_config:000000000000000a .LVL21
     /tmp/ccdrWrBx.s:390    .text.rcu_ahb_clock_config:0000000000000000 .LVL15
     /tmp/ccdrWrBx.s:404    .text.rcu_ahb_clock_config:000000000000000c .LVL18
     /tmp/ccdrWrBx.s:396    .text.rcu_ahb_clock_config:0000000000000006 .LVL16
     /tmp/ccdrWrBx.s:401    .text.rcu_ahb_clock_config:000000000000000a .LVL17
     /tmp/ccdrWrBx.s:342    .text.rcu_system_clock_source_config:0000000000000000 .LVL11
     /tmp/ccdrWrBx.s:356    .text.rcu_system_clock_source_config:000000000000000a .LVL14
     /tmp/ccdrWrBx.s:348    .text.rcu_system_clock_source_config:0000000000000006 .LVL12
     /tmp/ccdrWrBx.s:353    .text.rcu_system_clock_source_config:0000000000000008 .LVL13
     /tmp/ccdrWrBx.s:37     .text.rcu_deinit:0000000000000014 .LVL0
     /tmp/ccdrWrBx.s:73     .text.rcu_deinit:0000000000000022 .LVL3
     /tmp/ccdrWrBx.s:119    .text.rcu_deinit:0000000000000064 .LVL4
     /tmp/ccdrWrBx.s:58     .text.rcu_deinit:0000000000000018 .LVL1
     /tmp/ccdrWrBx.s:66     .text.rcu_deinit:000000000000001c .LVL2
     /tmp/ccdrWrBx.s:871    .text.rcu_flag_get:0000000000000000 .LVL75
     /tmp/ccdrWrBx.s:880    .text.rcu_flag_get:0000000000000010 .LVL76
     /tmp/ccdrWrBx.s:1019   .text.rcu_osci_stab_wait:0000000000000000 .LVL82
     /tmp/ccdrWrBx.s:1037   .text.rcu_osci_stab_wait:0000000000000022 .LVL83
     /tmp/ccdrWrBx.s:1039   .text.rcu_osci_stab_wait:0000000000000024 .LVL84
     /tmp/ccdrWrBx.s:1084   .text.rcu_osci_stab_wait:0000000000000048 .LVL88
     /tmp/ccdrWrBx.s:1089   .text.rcu_osci_stab_wait:000000000000004e .LVL89
     /tmp/ccdrWrBx.s:1138   .text.rcu_osci_stab_wait:000000000000006e .LVL95
GAS LISTING /tmp/ccdrWrBx.s 			page 88


     /tmp/ccdrWrBx.s:1143   .text.rcu_osci_stab_wait:0000000000000074 .LVL96
     /tmp/ccdrWrBx.s:1192   .text.rcu_osci_stab_wait:0000000000000094 .LVL102
     /tmp/ccdrWrBx.s:1202   .text.rcu_osci_stab_wait:000000000000009a .LVL104
     /tmp/ccdrWrBx.s:1248   .text.rcu_osci_stab_wait:00000000000000b6 .LVL109
     /tmp/ccdrWrBx.s:1253   .text.rcu_osci_stab_wait:00000000000000bc .LVL110
     /tmp/ccdrWrBx.s:1302   .text.rcu_osci_stab_wait:00000000000000da .LVL116
     /tmp/ccdrWrBx.s:1307   .text.rcu_osci_stab_wait:00000000000000e0 .LVL117
     /tmp/ccdrWrBx.s:1355   .text.rcu_osci_stab_wait:00000000000000fc .LVL122
     /tmp/ccdrWrBx.s:1360   .text.rcu_osci_stab_wait:0000000000000102 .LVL123
     /tmp/ccdrWrBx.s:1409   .text.rcu_osci_stab_wait:0000000000000122 .LVL129
     /tmp/ccdrWrBx.s:1414   .text.rcu_osci_stab_wait:0000000000000128 .LVL130
     /tmp/ccdrWrBx.s:1052   .text.rcu_osci_stab_wait:000000000000003a .LVL85
     /tmp/ccdrWrBx.s:1069   .text.rcu_osci_stab_wait:000000000000003e .LVL86
     /tmp/ccdrWrBx.s:1096   .text.rcu_osci_stab_wait:0000000000000052 .LVL90
     /tmp/ccdrWrBx.s:1105   .text.rcu_osci_stab_wait:000000000000005c .LVL91
     /tmp/ccdrWrBx.s:1122   .text.rcu_osci_stab_wait:0000000000000060 .LVL92
     /tmp/ccdrWrBx.s:1136   .text.rcu_osci_stab_wait:000000000000006c .LVL94
     /tmp/ccdrWrBx.s:1150   .text.rcu_osci_stab_wait:0000000000000078 .LVL97
     /tmp/ccdrWrBx.s:1159   .text.rcu_osci_stab_wait:0000000000000082 .LVL98
     /tmp/ccdrWrBx.s:1176   .text.rcu_osci_stab_wait:0000000000000086 .LVL99
     /tmp/ccdrWrBx.s:1190   .text.rcu_osci_stab_wait:0000000000000092 .LVL101
     /tmp/ccdrWrBx.s:1207   .text.rcu_osci_stab_wait:000000000000009e .LVL105
     /tmp/ccdrWrBx.s:1216   .text.rcu_osci_stab_wait:00000000000000a8 .LVL106
     /tmp/ccdrWrBx.s:1233   .text.rcu_osci_stab_wait:00000000000000ac .LVL107
     /tmp/ccdrWrBx.s:1260   .text.rcu_osci_stab_wait:00000000000000c0 .LVL111
     /tmp/ccdrWrBx.s:1269   .text.rcu_osci_stab_wait:00000000000000c8 .LVL112
     /tmp/ccdrWrBx.s:1286   .text.rcu_osci_stab_wait:00000000000000cc .LVL113
     /tmp/ccdrWrBx.s:1300   .text.rcu_osci_stab_wait:00000000000000d8 .LVL115
     /tmp/ccdrWrBx.s:1314   .text.rcu_osci_stab_wait:00000000000000e4 .LVL118
     /tmp/ccdrWrBx.s:1323   .text.rcu_osci_stab_wait:00000000000000ee .LVL119
     /tmp/ccdrWrBx.s:1340   .text.rcu_osci_stab_wait:00000000000000f2 .LVL120
     /tmp/ccdrWrBx.s:1367   .text.rcu_osci_stab_wait:0000000000000106 .LVL124
     /tmp/ccdrWrBx.s:1376   .text.rcu_osci_stab_wait:0000000000000110 .LVL125
     /tmp/ccdrWrBx.s:1393   .text.rcu_osci_stab_wait:0000000000000114 .LVL126
     /tmp/ccdrWrBx.s:1407   .text.rcu_osci_stab_wait:0000000000000120 .LVL128
     /tmp/ccdrWrBx.s:1196   .text.rcu_osci_stab_wait:0000000000000098 .LVL103
     /tmp/ccdrWrBx.s:1077   .text.rcu_osci_stab_wait:0000000000000042 .LVL87
     /tmp/ccdrWrBx.s:1130   .text.rcu_osci_stab_wait:0000000000000068 .LVL93
     /tmp/ccdrWrBx.s:1184   .text.rcu_osci_stab_wait:000000000000008e .LVL100
     /tmp/ccdrWrBx.s:1241   .text.rcu_osci_stab_wait:00000000000000b0 .LVL108
     /tmp/ccdrWrBx.s:1294   .text.rcu_osci_stab_wait:00000000000000d4 .LVL114
     /tmp/ccdrWrBx.s:1348   .text.rcu_osci_stab_wait:00000000000000f6 .LVL121
     /tmp/ccdrWrBx.s:1401   .text.rcu_osci_stab_wait:000000000000011c .LVL127
     /tmp/ccdrWrBx.s:2031   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccdrWrBx.s:32     .text.rcu_deinit:000000000000000e .LBE60
     /tmp/ccdrWrBx.s:38     .text.rcu_deinit:0000000000000014 .LBB72
     /tmp/ccdrWrBx.s:78     .text.rcu_deinit:0000000000000022 .LBE72
     /tmp/ccdrWrBx.s:121    .text.rcu_deinit:0000000000000064 .LBB73
     /tmp/ccdrWrBx.s:127    .text.rcu_deinit:0000000000000068 .LBE73
     /tmp/ccdrWrBx.s:30     .text.rcu_deinit:000000000000000e .LBE62
     /tmp/ccdrWrBx.s:46     .text.rcu_deinit:0000000000000014 .LBB66
     /tmp/ccdrWrBx.s:51     .text.rcu_deinit:0000000000000014 .LBE66
     /tmp/ccdrWrBx.s:53     .text.rcu_deinit:0000000000000014 .LBB67
     /tmp/ccdrWrBx.s:64     .text.rcu_deinit:000000000000001c .LBE67
     /tmp/ccdrWrBx.s:1055   .text.rcu_osci_stab_wait:000000000000003a .LBE74
     /tmp/ccdrWrBx.s:1057   .text.rcu_osci_stab_wait:000000000000003a .LBB78
     /tmp/ccdrWrBx.s:1062   .text.rcu_osci_stab_wait:000000000000003a .LBE78
GAS LISTING /tmp/ccdrWrBx.s 			page 89


     /tmp/ccdrWrBx.s:1064   .text.rcu_osci_stab_wait:000000000000003a .LBB79
     /tmp/ccdrWrBx.s:1075   .text.rcu_osci_stab_wait:0000000000000042 .LBE79
     /tmp/ccdrWrBx.s:1108   .text.rcu_osci_stab_wait:000000000000005c .LBE82
     /tmp/ccdrWrBx.s:1110   .text.rcu_osci_stab_wait:000000000000005c .LBB86
     /tmp/ccdrWrBx.s:1115   .text.rcu_osci_stab_wait:000000000000005c .LBE86
     /tmp/ccdrWrBx.s:1117   .text.rcu_osci_stab_wait:000000000000005c .LBB87
     /tmp/ccdrWrBx.s:1128   .text.rcu_osci_stab_wait:0000000000000068 .LBE87
     /tmp/ccdrWrBx.s:1162   .text.rcu_osci_stab_wait:0000000000000082 .LBE90
     /tmp/ccdrWrBx.s:1164   .text.rcu_osci_stab_wait:0000000000000082 .LBB94
     /tmp/ccdrWrBx.s:1169   .text.rcu_osci_stab_wait:0000000000000082 .LBE94
     /tmp/ccdrWrBx.s:1171   .text.rcu_osci_stab_wait:0000000000000082 .LBB95
     /tmp/ccdrWrBx.s:1182   .text.rcu_osci_stab_wait:000000000000008e .LBE95
     /tmp/ccdrWrBx.s:1219   .text.rcu_osci_stab_wait:00000000000000a8 .LBE98
     /tmp/ccdrWrBx.s:1221   .text.rcu_osci_stab_wait:00000000000000a8 .LBB102
     /tmp/ccdrWrBx.s:1226   .text.rcu_osci_stab_wait:00000000000000a8 .LBE102
     /tmp/ccdrWrBx.s:1228   .text.rcu_osci_stab_wait:00000000000000a8 .LBB103
     /tmp/ccdrWrBx.s:1239   .text.rcu_osci_stab_wait:00000000000000b0 .LBE103
     /tmp/ccdrWrBx.s:1272   .text.rcu_osci_stab_wait:00000000000000c8 .LBE106
     /tmp/ccdrWrBx.s:1274   .text.rcu_osci_stab_wait:00000000000000c8 .LBB110
     /tmp/ccdrWrBx.s:1279   .text.rcu_osci_stab_wait:00000000000000c8 .LBE110
     /tmp/ccdrWrBx.s:1281   .text.rcu_osci_stab_wait:00000000000000c8 .LBB111
     /tmp/ccdrWrBx.s:1292   .text.rcu_osci_stab_wait:00000000000000d4 .LBE111
     /tmp/ccdrWrBx.s:1326   .text.rcu_osci_stab_wait:00000000000000ee .LBE114
     /tmp/ccdrWrBx.s:1328   .text.rcu_osci_stab_wait:00000000000000ee .LBB118
     /tmp/ccdrWrBx.s:1333   .text.rcu_osci_stab_wait:00000000000000ee .LBE118
     /tmp/ccdrWrBx.s:1335   .text.rcu_osci_stab_wait:00000000000000ee .LBB119
     /tmp/ccdrWrBx.s:1346   .text.rcu_osci_stab_wait:00000000000000f6 .LBE119
     /tmp/ccdrWrBx.s:1379   .text.rcu_osci_stab_wait:0000000000000110 .LBE122
     /tmp/ccdrWrBx.s:1381   .text.rcu_osci_stab_wait:0000000000000110 .LBB126
     /tmp/ccdrWrBx.s:1386   .text.rcu_osci_stab_wait:0000000000000110 .LBE126
     /tmp/ccdrWrBx.s:1388   .text.rcu_osci_stab_wait:0000000000000110 .LBB127
     /tmp/ccdrWrBx.s:1399   .text.rcu_osci_stab_wait:000000000000011c .LBE127

NO UNDEFINED SYMBOLS
