<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsMCCodeEmitter.h source code [llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsMCCodeEmitter "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>Mips</a>/<a href='./'>MCTargetDesc</a>/<a href='MipsMCCodeEmitter.h.html'>MipsMCCodeEmitter.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsMCCodeEmitter.h - Convert Mips Code to Machine Code --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the MipsMCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCCODEEMITTER_H">LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCCODEEMITTER_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCCODEEMITTER_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCCODEEMITTER_H">LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCCODEEMITTER_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../../include/assert.h.html">&lt;assert.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" id="llvm::MCExpr">MCExpr</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" id="llvm::MCFixup">MCFixup</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" id="llvm::MCInst">MCInst</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" id="llvm::MCInstrInfo">MCInstrInfo</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" id="llvm::MCOperand">MCOperand</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <dfn class="type def" id="llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> {</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="decl" id="llvm::MipsMCCodeEmitter::MCII" title='llvm::MipsMCCodeEmitter::MCII' data-ref="llvm::MipsMCCodeEmitter::MCII">MCII</dfn>;</td></tr>
<tr><th id="34">34</th><td>  <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="decl" id="llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MipsMCCodeEmitter::IsLittleEndian" title='llvm::MipsMCCodeEmitter::IsLittleEndian' data-ref="llvm::MipsMCCodeEmitter::IsLittleEndian">IsLittleEndian</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>bool</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMips32r6' data-ref="_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE">isMips32r6</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="2STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="2STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>public</b>:</td></tr>
<tr><th id="41">41</th><td>  <dfn class="decl def" id="_ZN4llvm17MipsMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextEb" title='llvm::MipsMCCodeEmitter::MipsMCCodeEmitter' data-ref="_ZN4llvm17MipsMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextEb">MipsMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col3 decl" id="3mcii" title='mcii' data-type='const llvm::MCInstrInfo &amp;' data-ref="3mcii">mcii</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col4 decl" id="4Ctx_" title='Ctx_' data-type='llvm::MCContext &amp;' data-ref="4Ctx_">Ctx_</dfn>, <em>bool</em> <dfn class="local col5 decl" id="5IsLittle" title='IsLittle' data-type='bool' data-ref="5IsLittle">IsLittle</dfn>)</td></tr>
<tr><th id="42">42</th><td>      : <a class="member" href="#llvm::MipsMCCodeEmitter::MCII" title='llvm::MipsMCCodeEmitter::MCII' data-ref="llvm::MipsMCCodeEmitter::MCII">MCII</a>(<a class="local col3 ref" href="#3mcii" title='mcii' data-ref="3mcii">mcii</a>), <a class="member" href="#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a>(<a class="local col4 ref" href="#4Ctx_" title='Ctx_' data-ref="4Ctx_">Ctx_</a>), <a class="member" href="#llvm::MipsMCCodeEmitter::IsLittleEndian" title='llvm::MipsMCCodeEmitter::IsLittleEndian' data-ref="llvm::MipsMCCodeEmitter::IsLittleEndian">IsLittleEndian</a>(<a class="local col5 ref" href="#5IsLittle" title='IsLittle' data-ref="5IsLittle">IsLittle</a>) {}</td></tr>
<tr><th id="43">43</th><td>  <dfn class="decl def" id="_ZN4llvm17MipsMCCodeEmitterC1ERKS0_" title='llvm::MipsMCCodeEmitter::MipsMCCodeEmitter' data-ref="_ZN4llvm17MipsMCCodeEmitterC1ERKS0_">MipsMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a> &amp;<dfn class="decl def" id="_ZN4llvm17MipsMCCodeEmitteraSERKS0_" title='llvm::MipsMCCodeEmitter::operator=' data-ref="_ZN4llvm17MipsMCCodeEmitteraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="45">45</th><td>  <dfn class="virtual decl" id="_ZN4llvm17MipsMCCodeEmitterD1Ev" title='llvm::MipsMCCodeEmitter::~MipsMCCodeEmitter' data-ref="_ZN4llvm17MipsMCCodeEmitterD1Ev">~MipsMCCodeEmitter</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>void</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitByte' data-ref="_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE" id="_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE">EmitByte</a>(<em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="6C" title='C' data-type='unsigned char' data-ref="6C">C</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="7OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="7OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>void</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE" id="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE">EmitInstruction</a>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="8Val" title='Val' data-type='uint64_t' data-ref="8Val">Val</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9Size" title='Size' data-type='unsigned int' data-ref="9Size">Size</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="10STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="10STI">STI</dfn>,</td></tr>
<tr><th id="50">50</th><td>                       <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="11OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="11OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>void</em> <a class="virtual decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="12MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="13OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="13OS">OS</dfn>,</td></tr>
<tr><th id="53">53</th><td>                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="14Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="14Fixups">Fixups</dfn>,</td></tr>
<tr><th id="54">54</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="15STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="15STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i>// getBinaryCodeForInstr - TableGen'erated function for getting the</i></td></tr>
<tr><th id="57">57</th><td><i>  // binary encoding for an instruction.</i></td></tr>
<tr><th id="58">58</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="16MI">MI</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="17Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="17Fixups">Fixups</dfn>,</td></tr>
<tr><th id="60">60</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="18STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="18STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i>// getJumpTargetOpValue - Return binary encoding of the jump</i></td></tr>
<tr><th id="63">63</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="64">64</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="65">65</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getJumpTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getJumpTargetOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getJumpTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getJumpTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getJumpTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="19MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpNo" title='OpNo' data-type='unsigned int' data-ref="20OpNo">OpNo</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="21Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="21Fixups">Fixups</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="22STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="22STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// getBranchJumpOpValueMM - Return binary encoding of the microMIPS jump</i></td></tr>
<tr><th id="70">70</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="71">71</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter22getJumpTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getJumpTargetOpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getJumpTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter22getJumpTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getJumpTargetOpValueMM</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="23MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24OpNo" title='OpNo' data-type='unsigned int' data-ref="24OpNo">OpNo</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="25Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="25Fixups">Fixups</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="26STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="26STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// getUImm5Lsl2Encoding - Return binary encoding of the microMIPS jump</i></td></tr>
<tr><th id="77">77</th><td><i>  // target operand.</i></td></tr>
<tr><th id="78">78</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getUImm5Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm5Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getUImm5Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getUImm5Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm5Lsl2Encoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="27MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="28OpNo" title='OpNo' data-type='unsigned int' data-ref="28OpNo">OpNo</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="29Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="29Fixups">Fixups</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="30STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="30STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter17getSImm3Lsa2ValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSImm3Lsa2Value' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getSImm3Lsa2ValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter17getSImm3Lsa2ValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSImm3Lsa2Value</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="31MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32OpNo" title='OpNo' data-type='unsigned int' data-ref="32OpNo">OpNo</dfn>,</td></tr>
<tr><th id="83">83</th><td>                             <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="33Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="33Fixups">Fixups</dfn>,</td></tr>
<tr><th id="84">84</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="34STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="34STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getUImm6Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm6Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getUImm6Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getUImm6Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm6Lsl2Encoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="35MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36OpNo" title='OpNo' data-type='unsigned int' data-ref="36OpNo">OpNo</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="37Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="37Fixups">Fixups</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="38STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="38STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>template</b>&lt;<em>int</em> Width, <em>int</em> Shift&gt;</td></tr>
<tr><th id="91">91</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter19getShiftedImmediateERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getShiftedImmediate' data-ref="_ZNK4llvm17MipsMCCodeEmitter19getShiftedImmediateERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getShiftedImmediate</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="39MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40OpNo" title='OpNo' data-type='unsigned int' data-ref="40OpNo">OpNo</dfn>,</td></tr>
<tr><th id="92">92</th><td>                               <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="41Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="41Fixups">Fixups</dfn>,</td></tr>
<tr><th id="93">93</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="42STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="42STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="94">94</th><td>    <em>int</em> <dfn class="local col3 decl" id="43Value" title='Value' data-type='int' data-ref="43Value">Value</dfn> = <a class="member" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>, <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#40OpNo" title='OpNo' data-ref="40OpNo">OpNo</a>), <span class='refarg'><a class="local col1 ref" href="#41Fixups" title='Fixups' data-ref="41Fixups">Fixups</a></span>, <a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI">STI</a>);</td></tr>
<tr><th id="95">95</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isShiftedInt&lt;Width, Shift&gt;(Value))) ? void (0) : __assert_fail (&quot;(isShiftedInt&lt;Width, Shift&gt;(Value))&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h&quot;, 95, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((isShiftedInt&lt;<a class="tu ref" href="#Width" title='Width' data-use='c' data-ref="Width">Width</a>, <a class="tu ref" href="#Shift" title='Shift' data-use='c' data-ref="Shift">Shift</a>&gt;(<a class="local col3 ref" href="#43Value" title='Value' data-ref="43Value">Value</a>)));</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> ((<em>unsigned</em>)<a class="local col3 ref" href="#43Value" title='Value' data-ref="43Value">Value</a>) &gt;&gt; <a class="tu ref" href="#Shift" title='Shift' data-use='r' data-ref="Shift">Shift</a>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <b>template</b>&lt;<em>int</em> Width, <em>int</em> Shift&gt;</td></tr>
<tr><th id="100">100</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter27getShiftedUnsignedImmediateERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getShiftedUnsignedImmediate' data-ref="_ZNK4llvm17MipsMCCodeEmitter27getShiftedUnsignedImmediateERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getShiftedUnsignedImmediate</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="44MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45OpNo" title='OpNo' data-type='unsigned int' data-ref="45OpNo">OpNo</dfn>,</td></tr>
<tr><th id="101">101</th><td>                               <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="46Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="46Fixups">Fixups</dfn>,</td></tr>
<tr><th id="102">102</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="47STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="47STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="103">103</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="48Value" title='Value' data-type='unsigned int' data-ref="48Value">Value</dfn> = <a class="member" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#45OpNo" title='OpNo' data-ref="45OpNo">OpNo</a>), <span class='refarg'><a class="local col6 ref" href="#46Fixups" title='Fixups' data-ref="46Fixups">Fixups</a></span>, <a class="local col7 ref" href="#47STI" title='STI' data-ref="47STI">STI</a>);</td></tr>
<tr><th id="104">104</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isShiftedUInt&lt;Width, Shift&gt;(Value))) ? void (0) : __assert_fail (&quot;(isShiftedUInt&lt;Width, Shift&gt;(Value))&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.h&quot;, 104, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((isShiftedUInt&lt;<a class="tu ref" href="#Width" title='Width' data-use='c' data-ref="Width">Width</a>, <a class="tu ref" href="#Shift" title='Shift' data-use='c' data-ref="Shift">Shift</a>&gt;(<a class="local col8 ref" href="#48Value" title='Value' data-ref="48Value">Value</a>)));</td></tr>
<tr><th id="105">105</th><td>    <b>return</b> <a class="local col8 ref" href="#48Value" title='Value' data-ref="48Value">Value</a> &gt;&gt; <a class="tu ref" href="#Shift" title='Shift' data-use='r' data-ref="Shift">Shift</a>;</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i>// getSImm9AddiuspValue - Return binary encoding of the microMIPS addiusp</i></td></tr>
<tr><th id="109">109</th><td><i>  // instruction immediate operand.</i></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getSImm9AddiuspValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSImm9AddiuspValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getSImm9AddiuspValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getSImm9AddiuspValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSImm9AddiuspValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="49MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50OpNo" title='OpNo' data-type='unsigned int' data-ref="50OpNo">OpNo</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="51Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="51Fixups">Fixups</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="52STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="52STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i>// getBranchTargetOpValue - Return binary encoding of the branch</i></td></tr>
<tr><th id="115">115</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="116">116</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="117">117</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter22getBranchTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getBranchTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter22getBranchTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="53MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54OpNo" title='OpNo' data-type='unsigned int' data-ref="54OpNo">OpNo</dfn>,</td></tr>
<tr><th id="118">118</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="55Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="55Fixups">Fixups</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="56STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="56STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i>// getBranchTargetOpValue1SImm16 - Return binary encoding of the branch</i></td></tr>
<tr><th id="122">122</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="123">123</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="124">124</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter29getBranchTargetOpValue1SImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValue1SImm16' data-ref="_ZNK4llvm17MipsMCCodeEmitter29getBranchTargetOpValue1SImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter29getBranchTargetOpValue1SImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue1SImm16</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="57MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58OpNo" title='OpNo' data-type='unsigned int' data-ref="58OpNo">OpNo</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="59Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="59Fixups">Fixups</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="60STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="60STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// getBranchTargetOpValueMMR6 - Return binary encoding of the branch</i></td></tr>
<tr><th id="129">129</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="130">130</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="131">131</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter26getBranchTargetOpValueMMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueMMR6' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getBranchTargetOpValueMMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter26getBranchTargetOpValueMMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueMMR6</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="61MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="62OpNo" title='OpNo' data-type='unsigned int' data-ref="62OpNo">OpNo</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="63Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="63Fixups">Fixups</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="64STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="64STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// getBranchTargetOpValueLsl2MMR6 - Return binary encoding of the branch</i></td></tr>
<tr><th id="136">136</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="137">137</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="138">138</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter30getBranchTargetOpValueLsl2MMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueLsl2MMR6' data-ref="_ZNK4llvm17MipsMCCodeEmitter30getBranchTargetOpValueLsl2MMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter30getBranchTargetOpValueLsl2MMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueLsl2MMR6</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="65MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="66OpNo" title='OpNo' data-type='unsigned int' data-ref="66OpNo">OpNo</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="67Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="67Fixups">Fixups</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="68STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="68STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i>// getBranchTarget7OpValue - Return binary encoding of the microMIPS branch</i></td></tr>
<tr><th id="143">143</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="144">144</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="145">145</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter25getBranchTarget7OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget7OpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter25getBranchTarget7OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter25getBranchTarget7OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget7OpValueMM</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="69MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70OpNo" title='OpNo' data-type='unsigned int' data-ref="70OpNo">OpNo</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="71Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="71Fixups">Fixups</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="72STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="72STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i>// getBranchTargetOpValueMMPC10 - Return binary encoding of the microMIPS</i></td></tr>
<tr><th id="150">150</th><td><i>  // 10-bit branch target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="151">151</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="152">152</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter28getBranchTargetOpValueMMPC10ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueMMPC10' data-ref="_ZNK4llvm17MipsMCCodeEmitter28getBranchTargetOpValueMMPC10ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter28getBranchTargetOpValueMMPC10ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueMMPC10</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="73MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74OpNo" title='OpNo' data-type='unsigned int' data-ref="74OpNo">OpNo</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                        <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="75Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="75Fixups">Fixups</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="76STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="76STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// getBranchTargetOpValue - Return binary encoding of the microMIPS branch</i></td></tr>
<tr><th id="157">157</th><td><i>  // target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="158">158</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="159">159</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getBranchTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getBranchTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getBranchTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueMM</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="77MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="78OpNo" title='OpNo' data-type='unsigned int' data-ref="78OpNo">OpNo</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="79Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="79Fixups">Fixups</dfn>,</td></tr>
<tr><th id="161">161</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="80STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="80STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i>// getBranchTarget21OpValue - Return binary encoding of the branch</i></td></tr>
<tr><th id="164">164</th><td><i>  // offset operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="165">165</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="166">166</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget21OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget21OpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget21OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget21OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget21OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="81MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="82OpNo" title='OpNo' data-type='unsigned int' data-ref="82OpNo">OpNo</dfn>,</td></tr>
<tr><th id="167">167</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="83Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="83Fixups">Fixups</dfn>,</td></tr>
<tr><th id="168">168</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="84STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="84STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// getBranchTarget21OpValueMM - Return binary encoding of the branch</i></td></tr>
<tr><th id="171">171</th><td><i>  // offset operand for microMIPS. If the machine operand requires</i></td></tr>
<tr><th id="172">172</th><td><i>  // relocation,record the relocation and return zero.</i></td></tr>
<tr><th id="173">173</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget21OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget21OpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget21OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget21OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget21OpValueMM</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="85MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86OpNo" title='OpNo' data-type='unsigned int' data-ref="86OpNo">OpNo</dfn>,</td></tr>
<tr><th id="174">174</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="87Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="87Fixups">Fixups</dfn>,</td></tr>
<tr><th id="175">175</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="88STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="88STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i>// getBranchTarget26OpValue - Return binary encoding of the branch</i></td></tr>
<tr><th id="178">178</th><td><i>  // offset operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="179">179</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="180">180</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget26OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget26OpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget26OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget26OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget26OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="89MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="89MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="90OpNo" title='OpNo' data-type='unsigned int' data-ref="90OpNo">OpNo</dfn>,</td></tr>
<tr><th id="181">181</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="91Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="91Fixups">Fixups</dfn>,</td></tr>
<tr><th id="182">182</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="92STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="92STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i>// getBranchTarget26OpValueMM - Return binary encoding of the branch</i></td></tr>
<tr><th id="185">185</th><td><i>  // offset operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="186">186</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget26OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget26OpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget26OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget26OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget26OpValueMM</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="93MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94OpNo" title='OpNo' data-type='unsigned int' data-ref="94OpNo">OpNo</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="95Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="95Fixups">Fixups</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="96STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="96STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// getJumpOffset16OpValue - Return binary encoding of the jump</i></td></tr>
<tr><th id="192">192</th><td><i>  // offset operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="193">193</th><td><i>  // record the relocation and return zero.</i></td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter22getJumpOffset16OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getJumpOffset16OpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getJumpOffset16OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter22getJumpOffset16OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getJumpOffset16OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="97MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="97MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98OpNo" title='OpNo' data-type='unsigned int' data-ref="98OpNo">OpNo</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="99Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="99Fixups">Fixups</dfn>,</td></tr>
<tr><th id="196">196</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="100STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="100STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i>// getMachineOpValue - Return binary encoding of operand. If the machin</i></td></tr>
<tr><th id="199">199</th><td><i>  // operand requires relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="200">200</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="101MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="102MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="102MO">MO</dfn>,</td></tr>
<tr><th id="201">201</th><td>                             <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="103Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="103Fixups">Fixups</dfn>,</td></tr>
<tr><th id="202">202</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="104STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="104STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17MipsMCCodeEmitter17getMSAMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMSAMemEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMSAMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMSAMemEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="105MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106OpNo" title='OpNo' data-type='unsigned int' data-ref="106OpNo">OpNo</dfn>,</td></tr>
<tr><th id="205">205</th><td>                             <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="107Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="107Fixups">Fixups</dfn>,</td></tr>
<tr><th id="206">206</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="108STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="108STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>template</b> &lt;<em>unsigned</em> ShiftAmount = <var>0</var>&gt;</td></tr>
<tr><th id="209">209</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter14getMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter14getMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="109MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="110OpNo" title='OpNo' data-type='unsigned int' data-ref="110OpNo">OpNo</dfn>,</td></tr>
<tr><th id="210">210</th><td>                          <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="111Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="111Fixups">Fixups</dfn>,</td></tr>
<tr><th id="211">211</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="112STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="112STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="212">212</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm4ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm4ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm4ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="113MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114OpNo" title='OpNo' data-type='unsigned int' data-ref="114OpNo">OpNo</dfn>,</td></tr>
<tr><th id="213">213</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="115Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="115Fixups">Fixups</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="116STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="116STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl1ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4Lsl1' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl1ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl1ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4Lsl1</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="117MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118OpNo" title='OpNo' data-type='unsigned int' data-ref="118OpNo">OpNo</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="119Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="119Fixups">Fixups</dfn>,</td></tr>
<tr><th id="217">217</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="120STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="120STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="218">218</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4Lsl2' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4Lsl2</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="121MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122OpNo" title='OpNo' data-type='unsigned int' data-ref="122OpNo">OpNo</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="123Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="123Fixups">Fixups</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="124STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="124STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="221">221</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMSPImm5Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMSPImm5Lsl2' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMSPImm5Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMSPImm5Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMSPImm5Lsl2</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="125MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126OpNo" title='OpNo' data-type='unsigned int' data-ref="126OpNo">OpNo</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="127Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="127Fixups">Fixups</dfn>,</td></tr>
<tr><th id="223">223</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="128STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="128STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="224">224</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMGPImm7Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMGPImm7Lsl2' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMGPImm7Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMGPImm7Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMGPImm7Lsl2</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="129MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="129MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="130OpNo" title='OpNo' data-type='unsigned int' data-ref="130OpNo">OpNo</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="131Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="131Fixups">Fixups</dfn>,</td></tr>
<tr><th id="226">226</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="132STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="132STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="227">227</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm9ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm9' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm9ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm9ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm9</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="133MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="133MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="134OpNo" title='OpNo' data-type='unsigned int' data-ref="134OpNo">OpNo</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="135Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="135Fixups">Fixups</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="136STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="136STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="230">230</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm11ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm11' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm11ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm11ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm11</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="137MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="137MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="138OpNo" title='OpNo' data-type='unsigned int' data-ref="138OpNo">OpNo</dfn>,</td></tr>
<tr><th id="231">231</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="139Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="139Fixups">Fixups</dfn>,</td></tr>
<tr><th id="232">232</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="140STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="140STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="233">233</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm12ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm12' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm12ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm12ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm12</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="141MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142OpNo" title='OpNo' data-type='unsigned int' data-ref="142OpNo">OpNo</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="143Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="143Fixups">Fixups</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="144STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="144STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="236">236</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm16' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm16</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="145MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="146OpNo" title='OpNo' data-type='unsigned int' data-ref="146OpNo">OpNo</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="147Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="147Fixups">Fixups</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="148STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="148STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter22getMemEncodingMMImm4spERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4sp' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getMemEncodingMMImm4spERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter22getMemEncodingMMImm4spERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4sp</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="149MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="149MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="150OpNo" title='OpNo' data-type='unsigned int' data-ref="150OpNo">OpNo</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="151Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="151Fixups">Fixups</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="152STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="152STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="242">242</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter18getSizeInsEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSizeInsEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter18getSizeInsEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter18getSizeInsEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSizeInsEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="153MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="154OpNo" title='OpNo' data-type='unsigned int' data-ref="154OpNo">OpNo</dfn>,</td></tr>
<tr><th id="243">243</th><td>                              <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="155Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="155Fixups">Fixups</dfn>,</td></tr>
<tr><th id="244">244</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="156STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="156STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i class="doc">/// Subtract Offset then encode as a N-bit unsigned integer.</i></td></tr>
<tr><th id="247">247</th><td>  <b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset&gt;</td></tr>
<tr><th id="248">248</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter25getUImmWithOffsetEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImmWithOffsetEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter25getUImmWithOffsetEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter25getUImmWithOffsetEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImmWithOffsetEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="157MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="157MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="158OpNo" title='OpNo' data-type='unsigned int' data-ref="158OpNo">OpNo</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="159Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="159Fixups">Fixups</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="160STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="160STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter21getSimm19Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSimm19Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getSimm19Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter21getSimm19Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSimm19Lsl2Encoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="161MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="162OpNo" title='OpNo' data-type='unsigned int' data-ref="162OpNo">OpNo</dfn>,</td></tr>
<tr><th id="253">253</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="163Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="163Fixups">Fixups</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="164STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="164STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter21getSimm18Lsl3EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSimm18Lsl3Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getSimm18Lsl3EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter21getSimm18Lsl3EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSimm18Lsl3Encoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="165MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="165MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="166OpNo" title='OpNo' data-type='unsigned int' data-ref="166OpNo">OpNo</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="167Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="167Fixups">Fixups</dfn>,</td></tr>
<tr><th id="258">258</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="168STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="168STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter20getUImm3Mod8EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm3Mod8Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getUImm3Mod8EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter20getUImm3Mod8EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm3Mod8Encoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="169MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="169MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="170OpNo" title='OpNo' data-type='unsigned int' data-ref="170OpNo">OpNo</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="171Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="171Fixups">Fixups</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="172STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="172STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="263">263</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter16getUImm4AndValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm4AndValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter16getUImm4AndValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter16getUImm4AndValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm4AndValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="173MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="173MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174OpNo" title='OpNo' data-type='unsigned int' data-ref="174OpNo">OpNo</dfn>,</td></tr>
<tr><th id="264">264</th><td>                            <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="175Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="175Fixups">Fixups</dfn>,</td></tr>
<tr><th id="265">265</th><td>                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="176STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="176STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMovePRegPairOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMovePRegPairOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="177MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="178OpNo" title='OpNo' data-type='unsigned int' data-ref="178OpNo">OpNo</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="179Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="179Fixups">Fixups</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="180STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="180STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getMovePRegSingleOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMovePRegSingleOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getMovePRegSingleOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getMovePRegSingleOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMovePRegSingleOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="181MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="181MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="182OpNo" title='OpNo' data-type='unsigned int' data-ref="182OpNo">OpNo</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="183Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="183Fixups">Fixups</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="184STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="184STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter21getSimm23Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSimm23Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getSimm23Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter21getSimm23Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSimm23Lsl2Encoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="185MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="186OpNo" title='OpNo' data-type='unsigned int' data-ref="186OpNo">OpNo</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                 <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="187Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="187Fixups">Fixups</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="188STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="188STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getExprOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getExprOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="189Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="189Expr">Expr</dfn>, <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="190Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="190Fixups">Fixups</dfn>,</td></tr>
<tr><th id="279">279</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="191STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="191STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter22getRegisterListOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getRegisterListOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getRegisterListOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter22getRegisterListOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getRegisterListOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="192MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="192MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193OpNo" title='OpNo' data-type='unsigned int' data-ref="193OpNo">OpNo</dfn>,</td></tr>
<tr><th id="282">282</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="194Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="194Fixups">Fixups</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="195STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="195STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <em>unsigned</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter24getRegisterListOpValue16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getRegisterListOpValue16' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getRegisterListOpValue16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" id="_ZNK4llvm17MipsMCCodeEmitter24getRegisterListOpValue16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getRegisterListOpValue16</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="196MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="197OpNo" title='OpNo' data-type='unsigned int' data-ref="197OpNo">OpNo</dfn>,</td></tr>
<tr><th id="286">286</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="198Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="198Fixups">Fixups</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="199STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="199STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><b>private</b>:</td></tr>
<tr><th id="290">290</th><td>  <em>void</em> <a class="decl" href="MipsMCCodeEmitter.cpp.html#_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE" title='llvm::MipsMCCodeEmitter::LowerCompactBranch' data-ref="_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE" id="_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE">LowerCompactBranch</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a>&amp; <dfn class="local col0 decl" id="200Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="200Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="291">291</th><td>};</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSMCCODEEMITTER_H</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='MipsMCCodeEmitter.cpp.html'>llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
