{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 21:38:10 2020 " "Info: Processing started: Thu Nov 05 21:38:10 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off r4_counter -c r4_counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off r4_counter -c r4_counter --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register q2_s q3_s 422.12 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 422.12 MHz between source register \"q2_s\" and destination register \"q3_s\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.989 ns + Longest register register " "Info: + Longest register to register delay is 1.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q2_s 1 REG LC_X1_Y29_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y29_N2; Fanout = 3; REG Node = 'q2_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { q2_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.280 ns) 0.813 ns q3_s~0 2 COMB LC_X2_Y29_N4 1 " "Info: 2: + IC(0.533 ns) + CELL(0.280 ns) = 0.813 ns; Loc. = LC_X2_Y29_N4; Fanout = 1; COMB Node = 'q3_s~0'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "0.813 ns" { q2_s q3_s~0 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.705 ns) 1.989 ns q3_s 3 REG LC_X3_Y29_N2 2 " "Info: 3: + IC(0.471 ns) + CELL(0.705 ns) = 1.989 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "1.176 ns" { q3_s~0 q3_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.985 ns 49.52 % " "Info: Total cell delay = 0.985 ns ( 49.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns 50.48 % " "Info: Total interconnect delay = 1.004 ns ( 50.48 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "1.989 ns" { q2_s q3_s~0 q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.989 ns" { q2_s q3_s~0 q3_s } { 0.000ns 0.533ns 0.471ns } { 0.000ns 0.280ns 0.705ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { clk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.542 ns) 2.852 ns q3_s 2 REG LC_X3_Y29_N2 2 " "Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.127 ns" { clk q3_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.42 % " "Info: Total cell delay = 1.267 ns ( 44.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns 55.58 % " "Info: Total interconnect delay = 1.585 ns ( 55.58 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { clk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.542 ns) 2.852 ns q2_s 2 REG LC_X1_Y29_N2 3 " "Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X1_Y29_N2; Fanout = 3; REG Node = 'q2_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.127 ns" { clk q2_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.42 % " "Info: Total cell delay = 1.267 ns ( 44.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns 55.58 % " "Info: Total interconnect delay = 1.585 ns ( 55.58 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q2_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q2_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q2_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q2_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } {  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "1.989 ns" { q2_s q3_s~0 q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.989 ns" { q2_s q3_s~0 q3_s } { 0.000ns 0.533ns 0.471ns } { 0.000ns 0.280ns 0.705ns } } } { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q2_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q2_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { q3_s } {  } {  } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "q3_s jk clk 3.259 ns register " "Info: tsu for register \"q3_s\" (data pin = \"jk\", clock pin = \"clk\") is 3.259 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.101 ns + Longest pin register " "Info: + Longest pin to register delay is 6.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns jk 1 PIN PIN_E22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_E22; Fanout = 4; PIN Node = 'jk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { jk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.183 ns) 4.925 ns q3_s~0 2 COMB LC_X2_Y29_N4 1 " "Info: 2: + IC(3.508 ns) + CELL(0.183 ns) = 4.925 ns; Loc. = LC_X2_Y29_N4; Fanout = 1; COMB Node = 'q3_s~0'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "3.691 ns" { jk q3_s~0 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.705 ns) 6.101 ns q3_s 3 REG LC_X3_Y29_N2 2 " "Info: 3: + IC(0.471 ns) + CELL(0.705 ns) = 6.101 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "1.176 ns" { q3_s~0 q3_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.122 ns 34.78 % " "Info: Total cell delay = 2.122 ns ( 34.78 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.979 ns 65.22 % " "Info: Total interconnect delay = 3.979 ns ( 65.22 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "6.101 ns" { jk q3_s~0 q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.101 ns" { jk jk~out0 q3_s~0 q3_s } { 0.000ns 0.000ns 3.508ns 0.471ns } { 0.000ns 1.234ns 0.183ns 0.705ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } {  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { clk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.542 ns) 2.852 ns q3_s 2 REG LC_X3_Y29_N2 2 " "Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.127 ns" { clk q3_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.42 % " "Info: Total cell delay = 1.267 ns ( 44.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns 55.58 % " "Info: Total interconnect delay = 1.585 ns ( 55.58 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "6.101 ns" { jk q3_s~0 q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.101 ns" { jk jk~out0 q3_s~0 q3_s } { 0.000ns 0.000ns 3.508ns 0.471ns } { 0.000ns 1.234ns 0.183ns 0.705ns } } } { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q3 q3_s 6.605 ns register " "Info: tco from clock \"clk\" to destination pin \"q3\" through register \"q3_s\" is 6.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { clk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.542 ns) 2.852 ns q3_s 2 REG LC_X3_Y29_N2 2 " "Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.127 ns" { clk q3_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.42 % " "Info: Total cell delay = 1.267 ns ( 44.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns 55.58 % " "Info: Total interconnect delay = 1.585 ns ( 55.58 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } {  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.597 ns + Longest register pin " "Info: + Longest register to pin delay is 3.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q3_s 1 REG LC_X3_Y29_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { q3_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(2.404 ns) 3.597 ns q3 2 PIN PIN_A19 0 " "Info: 2: + IC(1.193 ns) + CELL(2.404 ns) = 3.597 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'q3'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "3.597 ns" { q3_s q3 } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns 66.83 % " "Info: Total cell delay = 2.404 ns ( 66.83 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.193 ns 33.17 % " "Info: Total interconnect delay = 1.193 ns ( 33.17 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "3.597 ns" { q3_s q3 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.597 ns" { q3_s q3 } { 0.000ns 1.193ns } { 0.000ns 2.404ns } } }  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q3_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q3_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "3.597 ns" { q3_s q3 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.597 ns" { q3_s q3 } { 0.000ns 1.193ns } { 0.000ns 2.404ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "q0_s jk clk -2.474 ns register " "Info: th for register \"q0_s\" (data pin = \"jk\", clock pin = \"clk\") is -2.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { clk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.542 ns) 2.852 ns q0_s 2 REG LC_X2_Y29_N8 5 " "Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X2_Y29_N8; Fanout = 5; REG Node = 'q0_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.127 ns" { clk q0_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 44.42 % " "Info: Total cell delay = 1.267 ns ( 44.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns 55.58 % " "Info: Total interconnect delay = 1.585 ns ( 55.58 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q0_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q0_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } {  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.426 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns jk 1 PIN PIN_E22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_E22; Fanout = 4; PIN Node = 'jk'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "" { jk } "NODE_NAME" } "" } } { "r4_counter.vhd" "" { Text "Z:/VHDL-labs/Quartus_sintez/r4_counter/r4_counter.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(0.705 ns) 5.426 ns q0_s 2 REG LC_X2_Y29_N8 5 " "Info: 2: + IC(3.487 ns) + CELL(0.705 ns) = 5.426 ns; Loc. = LC_X2_Y29_N8; Fanout = 5; REG Node = 'q0_s'" {  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "4.192 ns" { jk q0_s } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns 35.74 % " "Info: Total cell delay = 1.939 ns ( 35.74 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.487 ns 64.26 % " "Info: Total interconnect delay = 3.487 ns ( 64.26 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "5.426 ns" { jk q0_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.426 ns" { jk jk~out0 q0_s } { 0.000ns 0.000ns 3.487ns } { 0.000ns 1.234ns 0.705ns } } }  } 0}  } { { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "2.852 ns" { clk q0_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.852 ns" { clk clk~out0 q0_s } { 0.000ns 0.000ns 1.585ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" "" { Report "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter_cmp.qrpt" Compiler "r4_counter" "UNKNOWN" "V1" "Z:/VHDL-labs/Quartus_sintez/r4_counter/db/r4_counter.quartus_db" { Floorplan "Z:/VHDL-labs/Quartus_sintez/r4_counter/" "" "5.426 ns" { jk q0_s } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.426 ns" { jk jk~out0 q0_s } { 0.000ns 0.000ns 3.487ns } { 0.000ns 1.234ns 0.705ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 21:38:12 2020 " "Info: Processing ended: Thu Nov 05 21:38:12 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
