

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Thu Oct 14 16:41:03 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.910 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     3920|   122304| 23.167 us | 0.723 ms |  3920|  122304|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3919|   122303|  5 ~ 156 |          -|          -|   784|    no    |
        | + ReuseLoop                      |      149|      149|         7|          1|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    372|    -|
|FIFO             |        9|      -|     342|    441|    -|
|Instance         |        -|      -|       0|    165|    -|
|Memory           |        0|      -|      10|     23|    -|
|Multiplexer      |        -|      -|       -|   1073|    -|
|Register         |        0|      -|    1019|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|      1|    1371|   2138|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|   ~0  |       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+---+----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_164_16_1_1_U3  |myproject_axi_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_255_9_1_1_U1   |myproject_axi_mux_255_9_1_1   |        0|      0|  0|  55|    0|
    |myproject_axi_mux_94_16_1_1_U2   |myproject_axi_mux_94_16_1_1   |        0|      0|  0|  55|    0|
    +---------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                            |                              |        0|      0|  0| 165|    0|
    +---------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +----------------------------------------+-------------------------------------+-----------+
    |                Instance                |                Module               | Expression|
    +----------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_20_3_1_U4  |myproject_axi_mul_mul_6s_16s_20_3_1  |  i0 * i1  |
    +----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx20_U  |conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20  |        0|  4|   9|    0|   144|    4|     1|          576|
    |w2_V_U      |conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V      |        0|  6|  14|    0|   144|    6|     1|          864|
    +------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                        |        0| 10|  23|    0|   288|   10|     2|         1440|
    +------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |data_window_0_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_1_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_2_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_3_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_4_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_5_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_6_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_7_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    |data_window_8_V_V_fifo_U  |        1|  38|   0|    -|    78|   16|     1248|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        9| 342|   0|    0|   702|  144|    11232|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_2000_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln321_1_fu_1746_p2     |     +    |      0|  0|  12|           5|           5|
    |add_ln321_fu_1751_p2       |     +    |      0|  0|  12|           5|           5|
    |add_ln52_fu_1815_p2        |     +    |      0|  0|  14|           1|          10|
    |i_ih_fu_2017_p2            |     +    |      0|  0|  15|           5|           1|
    |i_iw_fu_2006_p2            |     +    |      0|  0|  15|           5|           1|
    |in_index_fu_1905_p2        |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_1899_p2         |     +    |      0|  0|  15|           1|           8|
    |r_2_fu_1687_p2             |     -    |      0|  0|  15|           4|           5|
    |r_fu_1665_p2               |     -    |      0|  0|  15|           4|           5|
    |sub_ln23_2_fu_1722_p2      |     -    |      0|  0|  15|           3|           5|
    |sub_ln23_fu_1698_p2        |     -    |      0|  0|  15|           3|           5|
    |ap_block_state14           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op220  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_2_fu_1681_p2     |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln13_fu_1659_p2       |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln151_fu_1917_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln168_fu_1911_p2      |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln24_1_fu_1717_p2     |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln24_fu_1693_p2       |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln52_fu_2022_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln53_fu_2011_p2       |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6            |    or    |      0|  0|   2|           1|           1|
    |select_ln13_1_fu_1735_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_fu_1711_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln168_fu_1942_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln23_1_fu_1727_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln23_fu_1703_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln52_fu_1641_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln53_fu_1633_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 372|         170|         132|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  44|          9|    1|          9|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_542_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_data_0_V_749_phi_fu_565_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_0_V_phi_fu_1583_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_10_V_629_phi_fu_685_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_10_V_phi_fu_1033_p32       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_11_V_627_phi_fu_697_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_11_V_phi_fu_978_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_12_V_625_phi_fu_709_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_12_V_phi_fu_923_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_13_V_623_phi_fu_721_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_13_V_phi_fu_868_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_14_V_621_phi_fu_733_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_14_V_phi_fu_813_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_15_V_619_phi_fu_745_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_15_V_phi_fu_758_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_1_V_747_phi_fu_577_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_1_V_phi_fu_1528_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_2_V_745_phi_fu_589_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_2_V_phi_fu_1473_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_3_V_743_phi_fu_601_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_3_V_phi_fu_1418_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_4_V_741_phi_fu_613_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_4_V_phi_fu_1363_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_5_V_739_phi_fu_625_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_5_V_phi_fu_1308_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_6_V_737_phi_fu_637_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_6_V_phi_fu_1253_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_7_V_735_phi_fu_649_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_7_V_phi_fu_1198_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_8_V_733_phi_fu_661_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_8_V_phi_fu_1143_p32        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_9_V_731_phi_fu_673_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_9_V_phi_fu_1088_p32        |  15|          3|   16|         48|
    |ap_phi_mux_w_index50_phi_fu_554_p4             |   9|          2|    8|         16|
    |data_V_data_V_blk_n                            |   9|          2|    1|          2|
    |h_idx_assign53_reg_515                         |   9|          2|    5|         10|
    |i_ih56_reg_482                                 |   9|          2|    5|         10|
    |icmp_ln5355_reg_493                            |   9|          2|    1|          2|
    |in_index_0_i_i_i_i51_reg_538                   |   9|          2|   32|         64|
    |indvar_flatten52_reg_526                       |   9|          2|   10|         20|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                           |   9|          2|    1|          2|
    |tmp_data_0_V_749_reg_561                       |   9|          2|   16|         32|
    |tmp_data_0_V_reg_1578                          |  15|          3|   16|         48|
    |tmp_data_10_V_629_reg_681                      |   9|          2|   16|         32|
    |tmp_data_10_V_reg_1028                         |  15|          3|   16|         48|
    |tmp_data_11_V_627_reg_693                      |   9|          2|   16|         32|
    |tmp_data_11_V_reg_973                          |  15|          3|   16|         48|
    |tmp_data_12_V_625_reg_705                      |   9|          2|   16|         32|
    |tmp_data_12_V_reg_918                          |  15|          3|   16|         48|
    |tmp_data_13_V_623_reg_717                      |   9|          2|   16|         32|
    |tmp_data_13_V_reg_863                          |  15|          3|   16|         48|
    |tmp_data_14_V_621_reg_729                      |   9|          2|   16|         32|
    |tmp_data_14_V_reg_808                          |  15|          3|   16|         48|
    |tmp_data_15_V_619_reg_741                      |   9|          2|   16|         32|
    |tmp_data_15_V_reg_753                          |  15|          3|   16|         48|
    |tmp_data_1_V_747_reg_573                       |   9|          2|   16|         32|
    |tmp_data_1_V_reg_1523                          |  15|          3|   16|         48|
    |tmp_data_2_V_745_reg_585                       |   9|          2|   16|         32|
    |tmp_data_2_V_reg_1468                          |  15|          3|   16|         48|
    |tmp_data_3_V_743_reg_597                       |   9|          2|   16|         32|
    |tmp_data_3_V_reg_1413                          |  15|          3|   16|         48|
    |tmp_data_4_V_741_reg_609                       |   9|          2|   16|         32|
    |tmp_data_4_V_reg_1358                          |  15|          3|   16|         48|
    |tmp_data_5_V_739_reg_621                       |   9|          2|   16|         32|
    |tmp_data_5_V_reg_1303                          |  15|          3|   16|         48|
    |tmp_data_6_V_737_reg_633                       |   9|          2|   16|         32|
    |tmp_data_6_V_reg_1248                          |  15|          3|   16|         48|
    |tmp_data_7_V_735_reg_645                       |   9|          2|   16|         32|
    |tmp_data_7_V_reg_1193                          |  15|          3|   16|         48|
    |tmp_data_8_V_733_reg_657                       |   9|          2|   16|         32|
    |tmp_data_8_V_reg_1138                          |  15|          3|   16|         48|
    |tmp_data_9_V_731_reg_669                       |   9|          2|   16|         32|
    |tmp_data_9_V_reg_1083                          |  15|          3|   16|         48|
    |w_index50_reg_550                              |   9|          2|    8|         16|
    |wp_idx54_reg_504                               |   9|          2|    5|         10|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |1073|        227| 1151|       2821|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |acc_0_V_reg_2284              |  16|   0|   16|          0|
    |add_ln321_reg_2134            |   5|   0|    5|          0|
    |add_ln52_reg_2142             |  10|   0|   10|          0|
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |h_idx_assign53_reg_515        |   5|   0|    5|          0|
    |i_ih56_reg_482                |   5|   0|    5|          0|
    |icmp_ln13_2_reg_2112          |   1|   0|    1|          0|
    |icmp_ln13_reg_2101            |   1|   0|    1|          0|
    |icmp_ln151_reg_2245           |   1|   0|    1|          0|
    |icmp_ln168_reg_2240           |   1|   0|    1|          0|
    |icmp_ln5355_reg_493           |   1|   0|    1|          0|
    |in_index_0_i_i_i_i51_reg_538  |  32|   0|   32|          0|
    |in_index_reg_2235             |  32|   0|   32|          0|
    |indvar_flatten52_reg_526      |  10|   0|   10|          0|
    |out_index_reg_2249            |   4|   0|    4|          0|
    |p_Result_s_reg_2171           |   1|   0|    1|          0|
    |r_2_reg_2117                  |   5|   0|    5|          0|
    |r_V_reg_2279                  |  20|   0|   20|          0|
    |r_reg_2106                    |   5|   0|    5|          0|
    |select_ln13_1_reg_2129        |   5|   0|    5|          0|
    |select_ln13_reg_2123          |   5|   0|    5|          0|
    |select_ln52_reg_2094          |   5|   0|    5|          0|
    |select_ln53_reg_2088          |   5|   0|    5|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_113_reg_2254              |  16|   0|   16|          0|
    |tmp_V_471_reg_2175            |  16|   0|   16|          0|
    |tmp_V_472_reg_2180            |  16|   0|   16|          0|
    |tmp_V_473_reg_2185            |  16|   0|   16|          0|
    |tmp_V_474_reg_2190            |  16|   0|   16|          0|
    |tmp_V_475_reg_2195            |  16|   0|   16|          0|
    |tmp_V_476_reg_2200            |  16|   0|   16|          0|
    |tmp_V_477_reg_2205            |  16|   0|   16|          0|
    |tmp_V_478_reg_2210            |  16|   0|   16|          0|
    |tmp_V_479_reg_2215            |  16|   0|   16|          0|
    |tmp_data_0_V_749_reg_561      |  16|   0|   16|          0|
    |tmp_data_0_V_reg_1578         |  16|   0|   16|          0|
    |tmp_data_10_V_629_reg_681     |  16|   0|   16|          0|
    |tmp_data_10_V_reg_1028        |  16|   0|   16|          0|
    |tmp_data_11_V_627_reg_693     |  16|   0|   16|          0|
    |tmp_data_11_V_reg_973         |  16|   0|   16|          0|
    |tmp_data_12_V_625_reg_705     |  16|   0|   16|          0|
    |tmp_data_12_V_reg_918         |  16|   0|   16|          0|
    |tmp_data_13_V_623_reg_717     |  16|   0|   16|          0|
    |tmp_data_13_V_reg_863         |  16|   0|   16|          0|
    |tmp_data_14_V_621_reg_729     |  16|   0|   16|          0|
    |tmp_data_14_V_reg_808         |  16|   0|   16|          0|
    |tmp_data_15_V_619_reg_741     |  16|   0|   16|          0|
    |tmp_data_15_V_reg_753         |  16|   0|   16|          0|
    |tmp_data_1_V_747_reg_573      |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1523         |  16|   0|   16|          0|
    |tmp_data_2_V_745_reg_585      |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1468         |  16|   0|   16|          0|
    |tmp_data_3_V_743_reg_597      |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1413         |  16|   0|   16|          0|
    |tmp_data_4_V_741_reg_609      |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1358         |  16|   0|   16|          0|
    |tmp_data_5_V_739_reg_621      |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1303         |  16|   0|   16|          0|
    |tmp_data_6_V_737_reg_633      |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1248         |  16|   0|   16|          0|
    |tmp_data_7_V_735_reg_645      |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1193         |  16|   0|   16|          0|
    |tmp_data_8_V_733_reg_657      |  16|   0|   16|          0|
    |tmp_data_8_V_reg_1138         |  16|   0|   16|          0|
    |tmp_data_9_V_731_reg_669      |  16|   0|   16|          0|
    |tmp_data_9_V_reg_1083         |  16|   0|   16|          0|
    |w2_V_load_reg_2259            |   6|   0|    6|          0|
    |w_index50_reg_550             |   8|   0|    8|          0|
    |w_index_reg_2230              |   8|   0|    8|          0|
    |wp_idx54_reg_504              |   5|   0|    5|          0|
    |icmp_ln151_reg_2245           |  64|  32|    1|          0|
    |out_index_reg_2249            |  64|  32|    4|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1019|  64|  896|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|data_V_data_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|res_V_data_0_V_din      | out |   16|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |   16|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |   16|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |   16|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |   16|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |   16|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |   16|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |   16|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |   16|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |   16|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |   16|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |   16|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |   16|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |   16|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |   16|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |   16|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

