
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 10.1.03 Build EDK_K_SP3.6
# Sat Oct 23 10:33:40 2010
# Target Board:  Xilinx XUPV5-LX110T Evaluation Platform Rev A
# Family:    virtex5
# Device:    xc5vlx110t
# Package:   ff1136
# Speed Grade:  -1
# Processor: microblaze_0
# System clock frequency: 100.00 MHz
# On Chip Memory :  16 KB
# Total Off Chip Memory : 256 MB
# - DDR2_SDRAM = 256 MB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM, DIR = O, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ, DIR = IO, VEC = [63:0]
 PORT fpga_0_SysACE_CompactFlash_SysACE_CLK_pin = fpga_0_SysACE_CompactFlash_SysACE_CLK, DIR = I
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPA_pin = fpga_0_SysACE_CompactFlash_SysACE_MPA, DIR = O, VEC = [6:0]
 PORT fpga_0_SysACE_CompactFlash_SysACE_CEN_pin = fpga_0_SysACE_CompactFlash_SysACE_CEN, DIR = O
 PORT fpga_0_SysACE_CompactFlash_SysACE_OEN_pin = fpga_0_SysACE_CompactFlash_SysACE_OEN, DIR = O
 PORT fpga_0_SysACE_CompactFlash_SysACE_WEN_pin = fpga_0_SysACE_CompactFlash_SysACE_WEN, DIR = O
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ, DIR = I
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
 PORT register_control_0_video_enable_o_pin = register_control_0_video_enable_o, DIR = O
 PORT register_control_0_background_o_pin = register_control_0_background_o, DIR = O, VEC = [35:0]
 PORT register_control_0_gpu_enable_o_pin = register_control_0_gpu_enable_o, DIR = O
 PORT register_control_0_eof_i_pin = register_control_0_eof_i, DIR = I
 PORT register_control_0_matrix_we_pin = register_control_0_matrix_we, DIR = O
 PORT register_control_0_matrix_sel_pin = register_control_0_matrix_sel, DIR = O, VEC = [1:0]
 PORT register_control_0_matrix_waddr_pin = register_control_0_matrix_waddr, DIR = O, VEC = [3:0]
 PORT register_control_0_matrix_wdata_pin = register_control_0_matrix_wdata, DIR = O, VEC = [127:0]
 PORT register_control_0_x_in_o_pin = register_control_0_x_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_y_in_o_pin = register_control_0_y_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_z_in_o_pin = register_control_0_z_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_w_in_o_pin = register_control_0_w_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_color_in_o_pin = register_control_0_color_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_zbt_mbox_dval_pin = register_control_0_zbt_mbox_dval, DIR = I
 PORT register_control_0_zbt_mbox_wdone_pin = register_control_0_zbt_mbox_wdone, DIR = I
 PORT register_control_0_zbt_mbox_rdata_pin = register_control_0_zbt_mbox_rdata, DIR = I, VEC = [35:0]
 PORT register_control_0_zbt_mbox_wdata_pin = register_control_0_zbt_mbox_wdata, DIR = O, VEC = [35:0]
 PORT register_control_0_zbt_mbox_addr_pin = register_control_0_zbt_mbox_addr, DIR = O, VEC = [19:0]
 PORT register_control_0_zbt_mbox_we_pin = register_control_0_zbt_mbox_we, DIR = O
 PORT register_control_0_zbt_mbox_sel_pin = register_control_0_zbt_mbox_sel, DIR = O
 PORT register_control_0_zmax_o_pin = register_control_0_zmax_o, DIR = O, VEC = [31:0]
 PORT register_control_0_point_trig_o_pin = register_control_0_point_trig_o, DIR = O
 PORT IIC_EEPROM_Scl_T_pin = IIC_EEPROM_Scl_T, DIR = O
 PORT IIC_EEPROM_Scl_O_pin = IIC_EEPROM_Scl_O, DIR = O
 PORT IIC_EEPROM_Scl_I_pin = IIC_EEPROM_Scl_I, DIR = I
 PORT IIC_EEPROM_Sda_T_pin = IIC_EEPROM_Sda_T, DIR = O
 PORT IIC_EEPROM_Sda_O_pin = IIC_EEPROM_Sda_O, DIR = O
 PORT IIC_EEPROM_Sda_I_pin = IIC_EEPROM_Sda_I, DIR = I
 PORT Push_Buttons_5Bit_GPIO_IO_T_pin = Push_Buttons_5Bit_GPIO_IO_T, DIR = O, VEC = [0:4]
 PORT Push_Buttons_5Bit_GPIO_IO_O_pin = Push_Buttons_5Bit_GPIO_IO_O, DIR = O, VEC = [0:4]
 PORT Push_Buttons_5Bit_GPIO_IO_I_pin = Push_Buttons_5Bit_GPIO_IO_I, DIR = I, VEC = [0:4]
 PORT SysACE_CompactFlash_SysACE_MPD_T_pin = SysACE_CompactFlash_SysACE_MPD_T, DIR = O, VEC = [15:0]
 PORT SysACE_CompactFlash_SysACE_MPD_O_pin = SysACE_CompactFlash_SysACE_MPD_O, DIR = O, VEC = [15:0]
 PORT SysACE_CompactFlash_SysACE_MPD_I_pin = SysACE_CompactFlash_SysACE_MPD_I, DIR = I, VEC = [15:0]
 PORT register_control_0_pix_valid_pin = register_control_0_pix_valid, DIR = I
 PORT register_control_0_Ty_in_o_pin = register_control_0_Ty_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_Tx_in_o_pin = register_control_0_Tx_in_o, DIR = O, VEC = [31:0]
 PORT register_control_0_Ver_Tex_o_pin = register_control_0_Ver_Tex_o, DIR = O
 PORT register_control_0_Clc_scr_o_pin = register_control_0_Clc_scr_o, DIR = O


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_INTERCONNECT = 1
 PARAMETER HW_VER = 7.10.d
 PARAMETER C_USE_FPU = 1
 PARAMETER C_DEBUG_ENABLED = 1
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_dbg
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.03.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_ODD_PARITY = 0
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX
 PORT TX = fpga_0_RS232_Uart_1_TX
END

BEGIN xps_gpio
 PARAMETER INSTANCE = Push_Buttons_5Bit
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_IS_BIDIR = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_T = Push_Buttons_5Bit_GPIO_IO_T
 PORT GPIO_IO_O = Push_Buttons_5Bit_GPIO_IO_O
 PORT GPIO_IO_I = Push_Buttons_5Bit_GPIO_IO_I
END

BEGIN xps_iic
 PARAMETER INSTANCE = IIC_EEPROM
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_CLK_FREQ = 100000000
 PARAMETER C_IIC_FREQ = 100000
 PARAMETER C_TEN_BIT_ADR = 0
 PARAMETER C_BASEADDR = 0x81600000
 PARAMETER C_HIGHADDR = 0x8160ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Scl_T = IIC_EEPROM_Scl_T
 PORT Scl_O = IIC_EEPROM_Scl_O
 PORT Scl_I = IIC_EEPROM_Scl_I
 PORT Sda_T = IIC_EEPROM_Sda_T
 PORT Sda_O = IIC_EEPROM_Sda_O
 PORT Sda_I = IIC_EEPROM_Sda_I
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_NUM_PORTS = 1
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y6-IDELAYCTRL_X0Y2-IDELAYCTRL_X0Y1
 PARAMETER C_MEM_DQS_IO_COL = 0b00_0000_0000_0000_0000
 PARAMETER C_MEM_DQ_IO_MS = 0b00000000_01110101_00111101_00001111_00011110_00101110_11000011_11000001_10111100
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_MEM_CE_WIDTH = 2
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_ODT_WIDTH = 2
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 5000
 PARAMETER C_MPMC_BASEADDR = 0xd0000000
 PARAMETER C_MPMC_HIGHADDR = 0xdfffffff
 BUS_INTERFACE SPLB0 = mb_plb
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ
 PORT MPMC_Clk0 = DDR2_SDRAM_mpmc_clk_s
 PORT MPMC_Clk90 = DDR2_SDRAM_mpmc_clk_90_s
 PORT MPMC_Clk_200MHz = DDR2_SDRAM_mpmc_clk_s
 PORT MPMC_Clk0_DIV2 = sys_clk_s
 PORT MPMC_Rst = sys_periph_reset
END

BEGIN xps_sysace
 PARAMETER INSTANCE = SysACE_CompactFlash
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MEM_WIDTH = 16
 PARAMETER C_BASEADDR = 0x83600000
 PARAMETER C_HIGHADDR = 0x8360ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT SysACE_CLK = fpga_0_SysACE_CompactFlash_SysACE_CLK
 PORT SysACE_MPA = fpga_0_SysACE_CompactFlash_SysACE_MPA
 PORT SysACE_CEN = fpga_0_SysACE_CompactFlash_SysACE_CEN
 PORT SysACE_OEN = fpga_0_SysACE_CompactFlash_SysACE_OEN
 PORT SysACE_WEN = fpga_0_SysACE_CompactFlash_SysACE_WEN
 PORT SysACE_MPIRQ = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ
 PORT SysACE_MPD_T = SysACE_CompactFlash_SysACE_MPD_T
 PORT SysACE_MPD_O = SysACE_CompactFlash_SysACE_MPD_O
 PORT SysACE_MPD_I = SysACE_CompactFlash_SysACE_MPD_I
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_PHASE = 90
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PORT CLKOUT0 = sys_clk_s
 PORT CLKOUT1 = DDR2_SDRAM_mpmc_clk_s
 PORT CLKOUT2 = DDR2_SDRAM_mpmc_clk_90_s
 PORT CLKIN = dcm_clk_s
 PORT LOCKED = Dcm_all_locked
 PORT RST = net_gnd
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 1.00.d
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_dbg
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN register_control
 PARAMETER INSTANCE = register_control_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xcac00000
 PARAMETER C_HIGHADDR = 0xcac0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT video_enable_o = register_control_0_video_enable_o
 PORT background_o = register_control_0_background_o
 PORT gpu_enable_o = register_control_0_gpu_enable_o
 PORT eof_i = register_control_0_eof_i
 PORT matrix_we = register_control_0_matrix_we
 PORT matrix_sel = register_control_0_matrix_sel
 PORT matrix_waddr = register_control_0_matrix_waddr
 PORT matrix_wdata = register_control_0_matrix_wdata
 PORT x_in_o = register_control_0_x_in_o
 PORT y_in_o = register_control_0_y_in_o
 PORT z_in_o = register_control_0_z_in_o
 PORT w_in_o = register_control_0_w_in_o
 PORT color_in_o = register_control_0_color_in_o
 PORT zbt_mbox_dval = register_control_0_zbt_mbox_dval
 PORT zbt_mbox_wdone = register_control_0_zbt_mbox_wdone
 PORT zbt_mbox_rdata = register_control_0_zbt_mbox_rdata
 PORT zbt_mbox_wdata = register_control_0_zbt_mbox_wdata
 PORT zbt_mbox_addr = register_control_0_zbt_mbox_addr
 PORT zbt_mbox_we = register_control_0_zbt_mbox_we
 PORT zbt_mbox_sel = register_control_0_zbt_mbox_sel
 PORT zmax_o = register_control_0_zmax_o
 PORT point_trig_o = register_control_0_point_trig_o
 PORT pix_valid = register_control_0_pix_valid
 PORT Ty_in_o = register_control_0_Ty_in_o
 PORT Tx_in_o = register_control_0_Tx_in_o
 PORT Ver_Tex_o = register_control_0_Ver_Tex_o
 PORT Clc_scr_o = register_control_0_Clc_scr_o
END

