{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700105139952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700105139956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:25:39 2023 " "Processing started: Thu Nov 16 00:25:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700105139956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105139956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105139956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700105140163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700105140163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146654 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSegDecoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146655 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSegDecoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg8bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg8bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg8bitDec-behavior " "Found design unit 1: sevenSeg8bitDec-behavior" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146656 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg8bitDec " "Found entity 1: sevenSeg8bitDec" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146657 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146657 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadhacked.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadhacked.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadHACKED-behavior " "Found design unit 1: keypadHACKED-behavior" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146658 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadHACKED " "Found entity 1: keypadHACKED" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146659 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitconcat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitconcat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitConcat-behavior " "Found design unit 1: bitConcat-behavior" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146660 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitConcat " "Found entity 1: bitConcat" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerselector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerselector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerSelector-behavior " "Found design unit 1: registerSelector-behavior" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146661 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerSelector " "Found entity 1: registerSelector" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitsregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitsRegister-behavior " "Found design unit 1: fourbitsRegister-behavior" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146662 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitsRegister " "Found entity 1: fourbitsRegister" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowEncoder-behavior " "Found design unit 1: rowEncoder-behavior" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146663 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowEncoder " "Found entity 1: rowEncoder" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowandcolencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowAndColEncoder-behavior " "Found design unit 1: rowAndColEncoder-behavior" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146664 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowAndColEncoder " "Found entity 1: rowAndColEncoder" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-behavior " "Found design unit 1: ringCounter-behavior" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadEncoder-behavior " "Found design unit 1: keypadEncoder-behavior" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146665 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file colencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colEncoder-behavior " "Found design unit 1: colEncoder-behavior" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146666 ""} { "Info" "ISGN_ENTITY_NAME" "1 colEncoder " "Found entity 1: colEncoder" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-behavior " "Found design unit 1: Clock_Divider-behavior" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "successivesubtraction.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file successivesubtraction.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 successiveSubtraction-behavior " "Found design unit 1: successiveSubtraction-behavior" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146668 ""} { "Info" "ISGN_ENTITY_NAME" "1 successiveSubtraction " "Found entity 1: successiveSubtraction" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146668 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitssub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitssub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsSub-behavior " "Found design unit 1: sevenBitsSub-behavior" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146669 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsSub " "Found entity 1: sevenBitsSub" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitscomp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitscomp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsComp-behavior " "Found design unit 1: sevenBitsComp-behavior" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146670 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsComp " "Found entity 1: sevenBitsComp" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146670 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "keypadDecoder.vhdl " "Can't analyze file -- file keypadDecoder.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700105146672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-behavior " "Found design unit 1: incrementer-behavior" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146672 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-behavior " "Found design unit 1: halfSubtractor-behavior" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146673 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfComparator-behavior " "Found design unit 1: halfComparator-behavior" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146674 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfComparator " "Found entity 1: halfComparator" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behavior " "Found design unit 1: halfAdder-behavior" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146675 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-behavior " "Found design unit 1: fullSubtractor-behavior" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146675 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullComparator-behavior " "Found design unit 1: fullComparator-behavior" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146676 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullComparator " "Found entity 1: fullComparator" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSistema " "Found entity 1: testSistema" {  } { { "testSistema.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testkeypadencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testkeypadencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testKeypadEncoder " "Found entity 1: testKeypadEncoder" {  } { { "testKeypadEncoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testKeypadEncoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbitconcat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbitconcat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testBitConcat " "Found entity 1: testBitConcat" {  } { { "testBitConcat.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testBitConcat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testentrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testentrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testEntrada " "Found entity 1: testEntrada" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testRegisters-behavior " "Found design unit 1: testRegisters-behavior" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146679 ""} { "Info" "ISGN_ENTITY_NAME" "1 testRegisters " "Found entity 1: testRegisters" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testememoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testememoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testememoria " "Found entity 1: testememoria" {  } { { "testememoria.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testememoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsaida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsaida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSaida " "Found entity 1: testSaida" {  } { { "testSaida.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testarquitetura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testarquitetura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testArquitetura " "Found entity 1: testArquitetura" {  } { { "testArquitetura.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105146681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105146681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testArquitetura " "Elaborating entity \"testArquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700105146723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:inst " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:inst\"" {  } { { "testArquitetura.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { { 248 624 800 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada arquitetura:inst\|entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"arquitetura:inst\|entrada:ent\"" {  } { { "arquitetura.vhdl" "ent" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider arquitetura:inst\|entrada:ent\|Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"arquitetura:inst\|entrada:ent\|Clock_Divider:cd\"" {  } { { "entrada.vhdl" "cd" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146744 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider.vhdl(27) " "VHDL Process Statement warning at clockDivider.vhdl(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700105146746 "|entrada|Clock_Divider:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadHACKED arquitetura:inst\|entrada:ent\|keypadHACKED:ke " "Elaborating entity \"keypadHACKED\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\"" {  } { { "entrada.vhdl" "ke" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toRow keypadHACKED.vhdl(26) " "Verilog HDL or VHDL warning at keypadHACKED.vhdl(26): object \"toRow\" assigned a value but never read" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700105146747 "|testEntrada|entrada:inst|keypadHACKED:ke"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|ringCounter:RC " "Elaborating entity \"ringCounter\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|ringCounter:RC\"" {  } { { "keypadHACKED.vhdl" "RC" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowEncoder arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|rowEncoder:RE " "Elaborating entity \"rowEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|rowEncoder:RE\"" {  } { { "keypadHACKED.vhdl" "RE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colEncoder arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|colEncoder:CE " "Elaborating entity \"colEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|colEncoder:CE\"" {  } { { "keypadHACKED.vhdl" "CE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowAndColEncoder arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|rowAndColEncoder:RaCE " "Elaborating entity \"rowAndColEncoder\" for hierarchy \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|rowAndColEncoder:RaCE\"" {  } { { "keypadHACKED.vhdl" "RaCE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerSelector arquitetura:inst\|entrada:ent\|registerSelector:rs " "Elaborating entity \"registerSelector\" for hierarchy \"arquitetura:inst\|entrada:ent\|registerSelector:rs\"" {  } { { "entrada.vhdl" "rs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitsRegister arquitetura:inst\|entrada:ent\|fourbitsRegister:fbr1 " "Elaborating entity \"fourbitsRegister\" for hierarchy \"arquitetura:inst\|entrada:ent\|fourbitsRegister:fbr1\"" {  } { { "entrada.vhdl" "fbr1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitConcat arquitetura:inst\|entrada:ent\|bitConcat:bcA " "Elaborating entity \"bitConcat\" for hierarchy \"arquitetura:inst\|entrada:ent\|bitConcat:bcA\"" {  } { { "entrada.vhdl" "bcA" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema arquitetura:inst\|sistema:sis " "Elaborating entity \"sistema\" for hierarchy \"arquitetura:inst\|sistema:sis\"" {  } { { "arquitetura.vhdl" "sis" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "successiveSubtraction arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss " "Elaborating entity \"successiveSubtraction\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\"" {  } { { "sistema.vhdl" "\\loop01:0:condInit:ss" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitsComp arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc " "Elaborating entity \"sevenBitsComp\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\"" {  } { { "successiveSubtraction.vhdl" "sbc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfComparator arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|halfComparator:hfComp " "Elaborating entity \"halfComparator\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|halfComparator:hfComp\"" {  } { { "sevenBitsComp.vhdl" "hfComp" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullComparator arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|fullComparator:\\G1:1:fullComp " "Elaborating entity \"fullComparator\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsComp:sbc\|fullComparator:\\G1:1:fullComp\"" {  } { { "sevenBitsComp.vhdl" "\\G1:1:fullComp" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitsSub arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs " "Elaborating entity \"sevenBitsSub\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\"" {  } { { "successiveSubtraction.vhdl" "sbs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSubtractor arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|halfSubtractor:hs " "Elaborating entity \"halfSubtractor\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|halfSubtractor:hs\"" {  } { { "sevenBitsSub.vhdl" "hs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullSubtractor arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|fullSubtractor:\\G1:1:fs " "Elaborating entity \"fullSubtractor\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|sevenBitsSub:sbs\|fullSubtractor:\\G1:1:fs\"" {  } { { "sevenBitsSub.vhdl" "\\G1:1:fs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc " "Elaborating entity \"incrementer\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc\"" {  } { { "successiveSubtraction.vhdl" "inc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc\|halfAdder:ha0 " "Elaborating entity \"halfAdder\" for hierarchy \"arquitetura:inst\|sistema:sis\|successiveSubtraction:\\loop01:0:condInit:ss\|incrementer:inc\|halfAdder:ha0\"" {  } { { "incrementer.vhdl" "ha0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105146852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida arquitetura:inst\|saida:sai " "Elaborating entity \"saida\" for hierarchy \"arquitetura:inst\|saida:sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105147611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder arquitetura:inst\|saida:sai\|sevenSegDecoder:ssdAQ1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"arquitetura:inst\|saida:sai\|sevenSegDecoder:ssdAQ1\"" {  } { { "saida.vhdl" "ssdAQ1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105147619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg8bitDec arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS " "Elaborating entity \"sevenSeg8bitDec\" for hierarchy \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\"" {  } { { "saida.vhdl" "ss8dS" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105147622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMultiplexer arquitetura:inst\|saida:sai\|outputMultiplexer:om0 " "Elaborating entity \"outputMultiplexer\" for hierarchy \"arquitetura:inst\|saida:sai\|outputMultiplexer:om0\"" {  } { { "saida.vhdl" "om0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105147624 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[0\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[0\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[1\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[1\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[2\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[2\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[3\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[3\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[4\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[4\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[5\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[5\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|B\[6\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|B\[6\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[0\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[0\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[1\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[1\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[2\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[2\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[3\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[3\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[4\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[4\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[5\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[5\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|A\[6\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|A\[6\]\" feeding internal logic into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[1\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[1\]\" feeding internal logic into a wire" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[0\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[0\]\" feeding internal logic into a wire" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[2\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[2\]\" feeding internal logic into a wire" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[3\] " "Converted tri-state buffer \"arquitetura:inst\|entrada:ent\|keypadHACKED:ke\|data\[3\]\" feeding internal logic into a wire" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700105149332 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700105149332 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105154736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105154736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105154736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105154736 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105154736 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dR\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105154736 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700105154736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105154762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1 " "Instantiated megafunction \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154762 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700105154762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105154881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154881 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700105154881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700105154921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105154921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105154943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700105154943 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700105154943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105154962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105154972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|altshift:external_latency_ffs arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"arquitetura:inst\|saida:sai\|sevenSeg8bitDec:ss8dS\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105154979 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "22 " "Ignored 22 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "22 " "Ignored 22 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700105155355 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700105155355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700105173059 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700105237387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700105237829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700105237829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "testArquitetura.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { { 272 456 624 288 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700105238065 "|testArquitetura|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700105238065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5859 " "Implemented 5859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700105238065 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700105238065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5824 " "Implemented 5824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700105238065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700105238065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700105238115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:27:18 2023 " "Processing ended: Thu Nov 16 00:27:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700105238115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700105238115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700105238115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700105238115 ""}
