verilog work "../Xilinx/HW1/FullAdder.v"
verilog work "../Xilinx/HW1/XOR16.v"
verilog work "../Xilinx/HW1/Subtractor16.v"
verilog work "../Xilinx/HW1/Multiplier.v"
verilog work "../Xilinx/HW1/LShifter.v"
verilog work "../Xilinx/HW1/Adder16.v"
verilog work "../Xilinx/HW1/ALU.v"
verilog work "RegBank.v"
verilog work "MultiPlexedALU.v"
verilog work "Mem16.v"
verilog work "ControlUnit.v"
verilog work "CAP17_Processor.v"
verilog work "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
