#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012545cfb850 .scope module, "testbench" "testbench" 2 10;
 .timescale -9 -12;
v0000012545d58c90_0 .var "clk", 0 0;
v0000012545d58ab0_0 .var/i "count", 31 0;
v0000012545d58330_0 .var/i "fp_w", 31 0;
v0000012545d57570_0 .var "rst_n", 0 0;
S_0000012545ce4070 .scope module, "cpu" "Simple_Single_CPU" 2 17, 3 7 0, S_0000012545cfb850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
v0000012545d574d0_0 .net "ALUOp", 1 0, L_0000012545d58510;  1 drivers
v0000012545d57cf0_0 .net "ALUSrc", 0 0, L_0000012545ce3d50;  1 drivers
v0000012545d58b50_0 .net "ALU_control", 3 0, v0000012545cafcc0_0;  1 drivers
v0000012545d58010_0 .net "ALUresult", 31 0, v0000012545d55ba0_0;  1 drivers
v0000012545d57d90_0 .net "Branch", 0 0, L_0000012545ce3880;  1 drivers
v0000012545d57250_0 .net "RSdata_o", 31 0, L_0000012545ce3650;  1 drivers
v0000012545d58bf0_0 .net "RTdata_o", 31 0, L_0000012545ce37a0;  1 drivers
v0000012545d57e30_0 .net "RegWrite", 0 0, L_0000012545ce3810;  1 drivers
v0000012545d57430_0 .net *"_ivl_11", 2 0, L_0000012545d57890;  1 drivers
v0000012545d580b0_0 .net *"_ivl_9", 0 0, L_0000012545d571b0;  1 drivers
v0000012545d58150_0 .net "clk_i", 0 0, v0000012545d58c90_0;  1 drivers
v0000012545d583d0_0 .net "cout", 0 0, v0000012545d55a60_0;  1 drivers
L_00000125460b0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000012545d58650_0 .net "imm_4", 31 0, L_00000125460b0088;  1 drivers
v0000012545d57c50_0 .net "instr", 31 0, L_0000012545ce3570;  1 drivers
v0000012545d58470_0 .net "overflow", 0 0, v0000012545d55d80_0;  1 drivers
v0000012545d57ed0_0 .net "pc_i", 31 0, L_0000012545d58970;  1 drivers
v0000012545d581f0_0 .net "pc_o", 31 0, v0000012545d56460_0;  1 drivers
v0000012545d58830_0 .net "rst_i", 0 0, v0000012545d57570_0;  1 drivers
v0000012545d57f70_0 .net "zero", 0 0, v0000012545d579d0_0;  1 drivers
L_0000012545d57610 .part L_0000012545ce3570, 15, 5;
L_0000012545d58a10 .part L_0000012545ce3570, 20, 5;
L_0000012545d588d0 .part L_0000012545ce3570, 7, 5;
L_0000012545d571b0 .part L_0000012545ce3570, 30, 1;
L_0000012545d57890 .part L_0000012545ce3570, 12, 3;
L_0000012545d57930 .concat [ 3 1 0 0], L_0000012545d57890, L_0000012545d571b0;
S_0000012545ce4200 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 66, 4 8 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
v0000012545cafb80_0 .net "ALUOp", 1 0, L_0000012545d58510;  alias, 1 drivers
v0000012545cafcc0_0 .var "ALU_Ctrl_o", 3 0;
v0000012545caffe0_0 .net "instr", 3 0, L_0000012545d57930;  1 drivers
E_0000012545cee590 .event anyedge, v0000012545cafb80_0, v0000012545caffe0_0;
S_0000012545ce4390 .scope module, "Decoder" "Decoder" 3 50, 5 8 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 2 "ALUOp";
L_0000012545ce3d50 .functor BUFZ 1, v0000012545d55e20_0, C4<0>, C4<0>, C4<0>;
L_0000012545ce3810 .functor BUFZ 1, v0000012545d55420_0, C4<0>, C4<0>, C4<0>;
L_0000012545ce3880 .functor BUFZ 1, v0000012545d560a0_0, C4<0>, C4<0>, C4<0>;
v0000012545d56be0_0 .net "ALUOp", 1 0, L_0000012545d58510;  alias, 1 drivers
v0000012545d566e0_0 .net "ALUSrc", 0 0, L_0000012545ce3d50;  alias, 1 drivers
v0000012545d55240_0 .net "Branch", 0 0, L_0000012545ce3880;  alias, 1 drivers
v0000012545d56b40_0 .net "RegWrite", 0 0, L_0000012545ce3810;  alias, 1 drivers
v0000012545d556a0_0 .net *"_ivl_17", 0 0, L_0000012545d577f0;  1 drivers
v0000012545d55ec0_0 .net *"_ivl_22", 0 0, L_0000012545d58790;  1 drivers
v0000012545d55560_0 .net *"_ivl_3", 0 0, L_0000012545d57750;  1 drivers
v0000012545d56780_0 .net *"_ivl_5", 2 0, L_0000012545d585b0;  1 drivers
v0000012545d55b00_0 .net "func_field", 3 0, L_0000012545d57070;  1 drivers
v0000012545d55060_0 .net "instr_i", 31 0, L_0000012545ce3570;  alias, 1 drivers
v0000012545d55f60_0 .net "opcode", 6 0, L_0000012545d572f0;  1 drivers
v0000012545d55e20_0 .var "tp_alusrc", 0 0;
v0000012545d560a0_0 .var "tp_brn", 0 0;
v0000012545d56280_0 .var "tp_op", 1 0;
v0000012545d55420_0 .var "tp_reg", 0 0;
E_0000012545ceee50 .event anyedge, v0000012545d55f60_0;
L_0000012545d572f0 .part L_0000012545ce3570, 0, 7;
L_0000012545d57750 .part L_0000012545ce3570, 30, 1;
L_0000012545d585b0 .part L_0000012545ce3570, 12, 3;
L_0000012545d57070 .concat [ 3 1 0 0], L_0000012545d585b0, L_0000012545d57750;
L_0000012545d577f0 .part v0000012545d56280_0, 0, 1;
L_0000012545d58510 .concat8 [ 1 1 0 0], L_0000012545d577f0, L_0000012545d58790;
L_0000012545d58790 .part v0000012545d56280_0, 1, 1;
S_0000012545cde2d0 .scope module, "IM" "Instr_Memory" 3 33, 6 8 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000012545ce3570 .functor BUFZ 32, L_0000012545d58d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012545d56320_0 .net *"_ivl_0", 31 0, L_0000012545d58d30;  1 drivers
L_00000125460b00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000012545d56140_0 .net/2u *"_ivl_2", 31 0, L_00000125460b00d0;  1 drivers
v0000012545d56820_0 .net *"_ivl_4", 31 0, L_0000012545d58f10;  1 drivers
v0000012545d55600_0 .net "addr_i", 31 0, v0000012545d56460_0;  alias, 1 drivers
v0000012545d568c0_0 .var/i "i", 31 0;
v0000012545d561e0_0 .net "instr_o", 31 0, L_0000012545ce3570;  alias, 1 drivers
v0000012545d55ce0 .array "instruction_file", 31 0, 31 0;
L_0000012545d58d30 .array/port v0000012545d55ce0, L_0000012545d58f10;
L_0000012545d58f10 .arith/div 32, v0000012545d56460_0, L_00000125460b00d0;
S_0000012545cde460 .scope module, "PC" "ProgramCounter" 3 26, 7 8 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0000012545d563c0_0 .net "clk_i", 0 0, v0000012545d58c90_0;  alias, 1 drivers
v0000012545d56640_0 .net "pc_i", 31 0, L_0000012545d58970;  alias, 1 drivers
v0000012545d56460_0 .var "pc_o", 31 0;
v0000012545d56d20_0 .net "rst_i", 0 0, v0000012545d57570_0;  alias, 1 drivers
E_0000012545ceee90 .event posedge, v0000012545d563c0_0;
S_0000012545cde5f0 .scope module, "PC_plus_4_Adder" "Adder" 3 58, 8 8 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000012545d55380_0 .net "src1_i", 31 0, v0000012545d56460_0;  alias, 1 drivers
v0000012545d56f00_0 .net "src2_i", 31 0, L_00000125460b0088;  alias, 1 drivers
v0000012545d55740_0 .net "sum_o", 31 0, L_0000012545d58970;  alias, 1 drivers
L_0000012545d58970 .arith/sum 32, v0000012545d56460_0, L_00000125460b0088;
S_0000012545cd5190 .scope module, "RF" "Reg_File" 3 38, 9 8 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0000012545ce3650 .functor BUFZ 32, L_0000012545d58dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012545ce37a0 .functor BUFZ 32, L_0000012545d57110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012545d551a0_0 .net "RDaddr_i", 4 0, L_0000012545d588d0;  1 drivers
v0000012545d56960_0 .net "RDdata_i", 31 0, v0000012545d55ba0_0;  alias, 1 drivers
v0000012545d56500_0 .net "RSaddr_i", 4 0, L_0000012545d57610;  1 drivers
v0000012545d55880_0 .net "RSdata_o", 31 0, L_0000012545ce3650;  alias, 1 drivers
v0000012545d554c0_0 .net "RTaddr_i", 4 0, L_0000012545d58a10;  1 drivers
v0000012545d56aa0_0 .net "RTdata_o", 31 0, L_0000012545ce37a0;  alias, 1 drivers
v0000012545d56a00_0 .net "RegWrite_i", 0 0, L_0000012545ce3810;  alias, 1 drivers
v0000012545d56e60 .array/s "Reg_File", 31 0, 31 0;
v0000012545d56000_0 .net *"_ivl_0", 31 0, L_0000012545d58dd0;  1 drivers
v0000012545d565a0_0 .net *"_ivl_10", 6 0, L_0000012545d586f0;  1 drivers
L_00000125460b0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012545d552e0_0 .net *"_ivl_13", 1 0, L_00000125460b0160;  1 drivers
v0000012545d56c80_0 .net *"_ivl_2", 6 0, L_0000012545d58e70;  1 drivers
L_00000125460b0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012545d55c40_0 .net *"_ivl_5", 1 0, L_00000125460b0118;  1 drivers
v0000012545d56dc0_0 .net *"_ivl_8", 31 0, L_0000012545d57110;  1 drivers
v0000012545d55920_0 .net "clk_i", 0 0, v0000012545d58c90_0;  alias, 1 drivers
v0000012545d55100_0 .net "rst_i", 0 0, v0000012545d57570_0;  alias, 1 drivers
L_0000012545d58dd0 .array/port v0000012545d56e60, L_0000012545d58e70;
L_0000012545d58e70 .concat [ 5 2 0 0], L_0000012545d57610, L_00000125460b0118;
L_0000012545d57110 .array/port v0000012545d56e60, L_0000012545d586f0;
L_0000012545d586f0 .concat [ 5 2 0 0], L_0000012545d58a10, L_00000125460b0160;
S_0000012545cd5320 .scope module, "alu" "alu" 3 72, 10 7 0, S_0000012545ce4070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "cout";
    .port_info 7 /OUTPUT 1 "overflow";
v0000012545d559c0_0 .net "ALU_control", 3 0, v0000012545cafcc0_0;  alias, 1 drivers
v0000012545d55a60_0 .var "cout", 0 0;
v0000012545d55d80_0 .var "overflow", 0 0;
v0000012545d55ba0_0 .var "result", 31 0;
v0000012545d58290_0 .net "rst_n", 0 0, v0000012545d57570_0;  alias, 1 drivers
v0000012545d57390_0 .net/s "src1", 31 0, L_0000012545ce3650;  alias, 1 drivers
v0000012545d576b0_0 .net/s "src2", 31 0, L_0000012545ce37a0;  alias, 1 drivers
v0000012545d579d0_0 .var "zero", 0 0;
E_0000012545cee5d0 .event anyedge, v0000012545cafcc0_0, v0000012545d55880_0, v0000012545d56aa0_0, v0000012545d56960_0;
E_0000012545cee1d0 .event anyedge, v0000012545cafcc0_0, v0000012545d55880_0, v0000012545d56aa0_0;
E_0000012545cee6d0 .event negedge, v0000012545d56d20_0;
    .scope S_0000012545cde460;
T_0 ;
    %wait E_0000012545ceee90;
    %load/vec4 v0000012545d56d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012545d56460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012545d56640_0;
    %assign/vec4 v0000012545d56460_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000012545cde2d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012545d568c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000012545d568c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000012545d568c0_0;
    %store/vec4a v0000012545d55ce0, 4, 0;
    %load/vec4 v0000012545d568c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012545d568c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 6 19 "$readmemb", "CO_test_data10.txt", v0000012545d55ce0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000012545cd5190;
T_2 ;
    %wait E_0000012545ceee90;
    %load/vec4 v0000012545d55100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000012545d56a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000012545d56960_0;
    %load/vec4 v0000012545d551a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000012545d551a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012545d56e60, 4;
    %load/vec4 v0000012545d551a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012545d56e60, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012545ce4390;
T_3 ;
    %wait E_0000012545ceee50;
    %load/vec4 v0000012545d55f60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d55e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012545d55420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d560a0_0, 0, 1;
    %pushi/vec4 3, 1, 2;
    %store/vec4 v0000012545d56280_0, 0, 2;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000012545ce4200;
T_4 ;
    %wait E_0000012545cee590;
    %load/vec4 v0000012545cafb80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000012545caffe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000012545cafcc0_0, 0, 4;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000012545cd5320;
T_5 ;
    %wait E_0000012545cee6d0;
    %load/vec4 v0000012545d58290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012545d55ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012545d579d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012545d55a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012545d55d80_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000012545cd5320;
T_6 ;
    %wait E_0000012545cee1d0;
    %load/vec4 v0000012545d559c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.9;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000012545d57390_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000012545d576b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 32;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %store/vec4 v0000012545d55a60_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000012545d57390_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000012545d576b0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %store/vec4 v0000012545d55a60_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0000012545d57390_0;
    %load/vec4 v0000012545d576b0_0;
    %and;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0000012545d57390_0;
    %load/vec4 v0000012545d576b0_0;
    %or;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0000012545d57390_0;
    %load/vec4 v0000012545d576b0_0;
    %xor;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0000012545d57390_0;
    %load/vec4 v0000012545d576b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0000012545d57390_0;
    %load/vec4 v0000012545d576b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0000012545d57390_0;
    %load/vec4 v0000012545d576b0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000012545d55ba0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012545cd5320;
T_7 ;
    %wait E_0000012545cee5d0;
    %load/vec4 v0000012545d559c0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000012545d57390_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012545d576b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012545d55ba0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000012545d57390_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012545d576b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012545d55ba0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
T_7.5 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000012545d559c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000012545d57390_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012545d576b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012545d55ba0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000012545d57390_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000012545d576b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012545d55ba0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d55d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d55a60_0, 0, 1;
T_7.7 ;
T_7.1 ;
    %load/vec4 v0000012545d55ba0_0;
    %or/r;
    %inv;
    %assign/vec4 v0000012545d579d0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000012545cfb850;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000012545d58c90_0;
    %inv;
    %store/vec4 v0000012545d58c90_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000012545cfb850;
T_9 ;
    %vpi_call 2 25 "$dumpfile", "lab3.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012545cfb850 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000012545cfb850;
T_10 ;
    %vpi_func 2 30 "$fopen" 32, "CO_Result.txt" {0 0 0};
    %store/vec4 v0000012545d58330_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d58c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012545d57570_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012545d58ab0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012545d57570_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 35 "$fclose", v0000012545d58330_0 {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000012545cfb850;
T_11 ;
    %wait E_0000012545ceee90;
    %load/vec4 v0000012545d58ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012545d58ab0_0, 0, 32;
    %load/vec4 v0000012545d58ab0_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 41 "$fdisplay", v0000012545d58330_0, "r0 = %3d, r1 = %3d, r2 = %3d, r3 = %3d, \012r4 = %3d, r5 = %3d, r6 = %3d, r7 = %3d, \012r8 = %3d, r9 = %3d, r10 = %2d, r11 = %2d", &A<v0000012545d56e60, 0>, &A<v0000012545d56e60, 1>, &A<v0000012545d56e60, 2>, &A<v0000012545d56e60, 3>, &A<v0000012545d56e60, 4>, &A<v0000012545d56e60, 5>, &A<v0000012545d56e60, 6>, &A<v0000012545d56e60, 7>, &A<v0000012545d56e60, 8>, &A<v0000012545d56e60, 9>, &A<v0000012545d56e60, 10>, &A<v0000012545d56e60, 11> {0 0 0};
    %vpi_call 2 46 "$display", "r0 = %3d, r1 = %3d, r2 = %3d, r3 = %3d, \012r4 = %3d, r5 = %3d, r6 = %3d, r7 = %3d, \012r8 = %3d, r9 = %3d, r10 = %2d, r11 = %2d", &A<v0000012545d56e60, 0>, &A<v0000012545d56e60, 1>, &A<v0000012545d56e60, 2>, &A<v0000012545d56e60, 3>, &A<v0000012545d56e60, 4>, &A<v0000012545d56e60, 5>, &A<v0000012545d56e60, 6>, &A<v0000012545d56e60, 7>, &A<v0000012545d56e60, 8>, &A<v0000012545d56e60, 9>, &A<v0000012545d56e60, 10>, &A<v0000012545d56e60, 11> {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "Decoder.v";
    "Instr_Memory.v";
    "ProgramCounter.v";
    "Adder.v";
    "Reg_File.v";
    "alu.v";
