5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd repeat2.vcd -o repeat2.cdd -v repeat2.v
3 0 main main repeat2.v 1 32
2 1 7 50008 1 0 20004 0 0 1 1 0
2 2 7 10001 0 1 400 0 0 a
2 3 7 10008 1 37 1006 1 2
2 4 8 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 8 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 6 8 10003 2 2c 2000a 4 5 32 0 aa aa aa aa aa aa aa aa
2 7 11 90009 4 1 1c 0 0 a
2 8 11 80008 4 1b 2002c 7 0 1 0 1102
2 9 11 40004 0 1 400 0 0 a
2 10 11 40009 4 37 2e 8 9
2 11 12 d000d 4 1 c 0 0 b
2 12 12 d000d 0 2a 20000 0 0 2 0 110a
2 13 12 d000d 7 29 2600a 11 12 1 0 2
2 14 9 90009 1 1 8 0 0 c
2 15 9 10006 1 0 20004 0 0 32 64 10 0 0 0 0 0 0 0
2 16 9 1000b 4 41 2008a 14 15 1 0 2
2 17 14 60006 0 1 10 0 0 a
2 18 14 50005 0 1b 20020 17 0 1 0 2
2 19 14 10001 0 1 400 0 0 a
2 20 14 10006 0 37 22 18 19
1 a 0 3 3000b 1 16 1102
1 b 0 3 3000e 1 0 1102
1 c 0 4 3000b 32 0 aa aa aa aa aa aa aa aa
4 20 0 0
4 13 16 0
4 10 13 13
4 16 10 20
4 6 16 0
4 3 6 6
