test_fmsubs_1_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_1_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_2_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_2_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_3_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_3_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_4_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_4_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_5_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_5_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_6_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_6_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_7_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_7_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_8_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_8_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_9_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_9_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_10_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_10_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_11_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_11_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_12_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_12_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_13_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_13_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_14_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_14_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_15_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_15_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_16_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_16_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_17_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_17_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_18_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_18_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_19_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_19_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_20_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_20_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_21_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_21_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_22_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_22_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_23_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_23_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_24_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_24_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_25_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_25_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_26_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_26_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_27_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_27_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_28_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_28_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_29_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_29_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_30_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_30_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_31_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_31_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_32_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_32_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_33_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_33_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_34_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_34_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_35_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_35_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_36_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_36_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_37_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_37_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_38_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_38_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_39_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_39_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_40_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_40_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_41_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_41_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_42_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_42_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_43_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_43_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_44_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_44_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_45_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_45_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_46_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_46_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_47_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_47_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_48_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_48_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_49_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_49_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_50_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_50_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_51_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_51_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_52_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_52_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_53_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_53_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_54_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_54_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_55_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_55_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_56_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_56_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_57_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_57_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_58_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_58_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_59_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_59_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_60_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_60_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_61_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_61_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_62_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_62_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_63_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_63_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_64_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_64_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_65_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_65_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_66_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_66_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_67_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_67_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_68_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_68_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_69_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_69_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_70_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_70_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_71_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_71_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_72_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_72_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_73_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_73_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_74_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_74_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_75_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_75_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_76_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_76_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_77_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_77_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_78_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_78_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_79_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_79_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_80_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_80_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_81_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_81_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_82_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_82_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_83_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_83_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_84_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_84_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_85_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_85_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_86_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_86_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_87_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_87_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_88_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_88_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_89_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_89_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_90_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_90_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_91_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_91_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_92_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_92_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_93_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_93_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_94_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_94_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_95_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_95_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_96_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_96_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_97_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_97_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_98_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_98_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_99_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_99_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_100_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_100_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_101_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_101_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_102_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_102_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_103_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_103_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_104_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_104_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_105_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_105_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_106_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_106_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_107_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_107_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_108_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_108_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_109_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_109_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_110_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_110_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_111_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_111_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_112_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_112_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_113_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_113_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_114_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_114_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_115_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_115_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_116_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_116_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_117_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_117_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_118_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_118_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_119_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_119_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_120_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_120_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_121_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_121_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_122_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_122_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_123_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_123_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_124_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_124_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_125_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_125_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_126_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_126_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_127_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_127_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_128_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_128_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_129_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_129_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_130_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_130_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_131_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_131_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_132_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_132_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_133_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_133_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_134_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_134_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_135_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_135_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_136_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_136_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_137_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_137_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_138_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_138_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_139_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_139_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_140_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_140_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_141_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_141_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_142_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_142_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_143_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_143_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_144_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_144_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_145_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_145_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_146_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_146_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_147_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_147_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_148_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_148_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_149_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_149_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_150_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_150_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_151_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_151_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_152_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_152_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_153_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_153_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_154_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_154_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_155_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_155_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_156_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_156_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_157_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_157_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_158_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_158_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_159_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_159_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_160_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_160_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_161_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_161_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_162_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_162_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_163_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_163_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_164_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_164_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_165_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_165_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_166_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_166_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_167_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_167_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_168_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_168_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_169_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_169_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_170_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_170_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_171_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_171_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_172_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_172_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_173_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_173_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_174_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_174_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_175_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_175_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_176_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_176_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_177_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_177_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_178_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_178_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_179_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_179_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_180_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_180_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_181_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_181_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_182_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_182_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_183_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_183_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_184_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_184_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_185_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_185_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_186_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_186_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_187_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_187_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_188_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_188_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_189_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_189_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_190_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_190_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_191_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_191_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_192_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_192_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_193_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_193_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_194_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_194_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_195_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_195_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_196_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_196_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_197_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_197_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_198_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_198_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_199_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_199_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_200_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_200_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_201_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_201_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_202_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_202_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_203_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_203_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_204_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_204_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_205_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_205_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_206_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_206_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_207_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_207_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_208_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_208_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_209_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_209_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_210_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_210_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_211_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_211_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_212_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_212_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_213_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_213_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_214_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_214_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_215_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_215_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_216_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_216_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_217_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_217_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_218_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_218_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_219_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_219_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_220_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_220_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_221_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_221_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_222_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_222_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_223_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_223_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_224_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_224_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_225_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_225_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_226_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_226_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_227_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_227_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_228_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_228_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_229_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_229_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_230_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_230_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_231_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_231_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_232_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_232_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_233_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_233_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_234_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_234_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_235_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_235_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_236_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_236_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_237_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_237_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_238_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_238_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_239_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_239_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_240_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_240_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_241_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_241_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_242_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_242_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_243_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_243_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_244_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_244_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_245_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_245_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_246_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_246_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_247_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_247_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_248_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_248_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_249_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_249_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_250_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_250_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_251_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_251_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_252_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_252_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_253_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_253_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_254_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_254_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_255_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_255_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_256_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_256_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_257_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_257_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_258_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_258_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_259_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_259_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_260_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_260_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_261_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_261_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_262_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_262_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_263_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_263_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_264_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_264_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_265_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_265_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_266_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_266_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_267_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_267_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_268_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_268_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_269_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_269_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_270_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_270_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_271_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_271_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_272_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_272_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_273_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_273_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_274_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_274_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_275_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_275_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_276_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_276_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_277_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_277_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_278_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_278_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_279_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_279_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_280_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_280_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_281_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_281_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_282_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_282_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_283_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_283_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_284_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_284_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_285_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_285_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_286_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_286_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_287_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_287_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_288_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_288_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_289_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_289_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_290_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_290_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_291_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_291_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_292_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_292_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_293_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_293_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_294_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_294_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_295_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_295_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_296_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_296_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_297_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_297_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_298_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_298_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_299_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_299_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_300_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_300_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_301_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_301_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_302_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_302_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_303_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_303_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_304_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_304_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_305_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_305_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_306_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_306_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_307_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_307_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_308_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_308_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_309_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_309_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_310_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_310_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_311_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_311_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_312_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_312_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_313_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_313_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_314_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_314_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_315_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_315_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_316_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_316_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_317_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_317_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_318_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_318_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_319_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_319_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_320_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_320_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_321_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_321_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_322_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_322_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_323_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_323_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_324_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_324_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_325_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_325_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_326_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_326_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_327_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_327_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_328_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_328_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_329_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_329_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_330_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_330_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_331_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_331_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_332_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_332_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_333_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_333_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_334_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_334_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_335_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_335_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_336_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_336_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_337_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_337_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_338_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_338_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_339_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_339_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_340_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_340_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_341_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_341_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_342_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_342_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_343_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_343_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_344_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_344_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_345_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_345_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_346_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_346_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_347_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_347_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_348_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_348_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_349_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_349_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_350_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_350_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_351_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_351_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_352_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_352_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_353_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_353_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_354_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_354_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_355_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_355_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_356_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_356_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_357_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_357_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_358_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_358_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_359_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_359_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_360_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_360_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_361_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_361_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_362_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_362_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_363_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_363_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_364_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_364_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_365_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_365_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_366_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_366_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_367_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_367_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_368_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_368_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_369_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_369_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_370_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_370_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_371_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_371_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_372_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_372_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_373_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_373_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_374_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_374_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_375_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_375_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_376_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_376_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_377_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_377_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_378_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_378_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_379_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_379_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_380_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_380_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_381_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_381_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_382_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_382_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_383_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_383_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_384_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_384_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_385_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_385_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_386_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_386_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_387_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_387_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_388_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_388_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_389_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_389_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_390_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_390_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_391_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_391_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_392_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_392_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_393_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_393_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_394_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_394_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_395_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_395_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_396_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_396_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_397_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_397_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_398_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_398_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_399_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_399_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_400_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_400_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_401_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_401_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_402_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_402_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_403_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_403_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_404_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_404_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_405_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_405_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_406_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_406_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_407_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_407_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_408_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_408_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_409_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_409_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_410_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_410_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_411_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_411_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_412_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_412_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_413_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_413_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_414_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_414_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_415_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_415_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_416_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_416_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_417_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_417_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_418_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_418_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_419_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_419_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_420_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_420_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_421_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_421_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_422_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_422_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_423_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_423_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_424_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_424_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_425_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_425_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_426_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_426_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_427_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_427_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_428_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_428_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_429_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_429_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_430_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_430_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_431_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_431_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_432_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_432_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_433_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_433_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_434_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_434_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_435_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_435_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_436_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_436_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_437_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_437_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_438_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_438_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_439_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_439_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_440_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_440_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_441_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_441_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_442_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_442_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_443_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_443_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_444_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_444_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_445_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_445_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_446_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_446_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_447_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_447_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_448_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_448_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_449_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_449_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_450_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_450_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_451_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_451_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_452_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_452_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_453_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_453_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_454_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_454_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_455_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_455_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_456_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_456_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_457_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_457_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_458_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_458_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_459_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_459_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_460_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_460_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_461_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_461_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_462_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_462_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_463_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_463_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_464_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_464_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_465_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_465_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_466_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_466_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_467_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_467_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_468_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_468_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_469_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_469_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_470_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_470_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_471_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_471_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_472_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_472_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_473_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_473_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_474_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_474_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_475_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_475_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_476_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_476_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_477_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_477_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_478_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_478_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_479_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_479_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_480_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_480_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_481_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_481_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_482_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_482_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_483_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_483_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_484_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_484_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_485_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_485_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_486_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_486_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_487_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_487_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_488_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_488_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_489_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_489_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_490_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_490_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_491_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_491_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_492_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_492_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_493_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_493_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_494_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_494_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_495_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_495_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_496_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_496_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_497_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_497_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_498_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_498_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_499_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_499_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_500_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_500_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_501_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_501_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_502_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_502_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_503_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_503_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_504_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_504_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_505_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_505_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_506_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_506_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_507_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_507_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_508_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_508_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_509_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_509_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_510_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_510_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_511_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_511_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_512_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_512_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_513_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_513_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_514_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_514_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_515_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_515_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_516_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_516_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_517_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_517_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_518_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_518_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_519_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_519_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_520_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_520_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_521_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_521_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_522_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_522_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_523_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_523_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_524_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_524_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_525_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_525_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_526_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_526_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_527_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_527_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_528_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_528_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_529_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_529_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_530_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_530_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_531_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_531_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_532_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_532_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_533_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_533_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_534_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_534_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_535_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_535_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_536_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_536_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_537_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_537_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_538_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_538_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_539_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_539_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_540_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_540_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_541_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_541_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_542_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_542_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_543_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_543_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_544_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_544_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_545_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_545_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_546_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_546_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_547_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_547_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_548_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_548_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_549_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_549_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_550_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_550_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_551_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_551_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_552_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_552_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_553_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_553_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_554_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_554_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_555_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_555_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_556_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_556_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_557_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_557_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_558_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_558_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_559_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_559_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_560_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_560_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_561_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_561_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_562_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_562_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_563_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_563_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_564_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_564_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_565_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_565_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_566_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_566_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_567_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_567_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_568_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_568_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_569_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_569_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_570_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_570_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_571_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_571_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_572_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_572_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_573_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_573_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_574_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_574_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_575_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_575_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_576_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_576_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_577_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_577_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_578_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_578_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_579_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_579_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_580_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_580_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_581_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_581_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_582_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_582_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_583_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_583_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_584_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_584_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_585_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_585_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_586_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_586_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_587_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_587_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_588_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_588_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_589_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_589_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_590_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_590_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_591_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_591_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_592_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_592_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_593_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_593_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_594_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_594_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_595_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_595_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_596_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_596_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_597_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_597_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_598_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_598_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_599_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_599_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_600_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_600_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_601_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_601_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_602_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_602_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_603_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_603_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_604_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_604_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_605_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_605_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_606_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_606_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_607_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_607_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_608_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_608_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_609_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_609_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_610_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_610_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_611_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_611_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_612_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_612_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_613_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_613_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_614_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_614_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_615_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_615_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_616_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_616_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_617_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_617_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_618_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_618_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_619_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_619_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_620_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_620_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_621_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_621_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_622_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_622_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_623_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_623_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_624_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_624_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_625_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_625_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_626_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_626_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_627_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_627_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_628_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_628_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_629_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_629_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_630_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000

test_fmsubs_630_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_631_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_631_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_632_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_632_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_633_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_633_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_634_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_634_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_635_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_635_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_636_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_636_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_637_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_637_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_638_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_638_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_639_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_639_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_640_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_640_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_641_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000

test_fmsubs_641_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_642_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_642_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_643_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_643_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_644_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_644_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_645_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_645_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_646_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_646_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_647_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_647_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_648_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_648_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_649_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_649_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_650_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_650_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_651_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_651_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_652_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_652_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_653_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_653_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_654_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_654_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_655_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_655_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_656_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmsubs_656_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_657_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_657_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_658_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_658_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_659_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_659_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_660_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_660_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_661_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_661_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_662_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_662_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_663_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_663_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_664_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_664_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_665_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_665_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_666_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_666_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_667_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmsubs_667_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_668_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_668_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_669_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_669_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_670_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_670_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_671_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_671_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_672_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_672_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_673_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_673_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_674_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_674_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_675_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_675_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_676_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_676_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_677_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_677_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_678_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_678_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_679_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_679_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_680_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_680_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_681_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_681_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_682_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_682_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_683_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_683_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_684_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_684_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_685_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_685_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_686_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_686_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_687_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_687_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_688_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_688_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_689_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_689_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_690_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_690_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_691_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_691_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_692_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_692_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_693_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_693_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_694_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_694_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_695_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_695_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_696_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_696_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_697_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_697_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_698_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_698_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_699_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_699_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_700_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_700_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_701_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_701_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_702_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_702_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_703_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_703_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_704_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_704_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_705_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_705_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_706_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_706_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_707_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_707_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_708_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_708_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_709_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_709_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_710_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_710_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_711_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_711_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_712_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_712_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_713_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_713_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_714_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_714_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_715_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_715_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_716_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_716_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_717_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_717_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_718_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_718_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_719_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_719_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_720_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_720_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_721_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_721_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_722_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_722_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_723_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_723_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_724_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_724_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_725_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_725_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_726_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_726_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_727_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_727_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_728_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_728_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_729_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_729_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_730_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_730_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_731_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_731_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_732_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_732_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_733_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_733_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_734_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_734_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_735_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_735_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_736_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_736_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_737_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_737_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_738_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_738_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_739_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_739_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_740_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_740_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_741_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_741_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_742_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_742_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_743_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_743_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_744_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_744_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_745_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_745_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_746_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_746_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_747_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_747_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_748_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_748_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_749_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_749_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_750_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_750_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_751_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_751_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_752_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_752_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_753_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_753_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_754_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_754_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_755_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_755_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_756_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_756_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_757_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_757_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_758_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_758_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_759_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_759_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_760_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_760_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_761_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_761_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_762_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_762_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_763_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_763_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_764_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_764_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_765_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_765_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_766_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_766_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_767_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_767_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_768_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_768_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_769_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_769_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_770_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_770_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_771_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_771_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_772_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_772_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_773_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000

test_fmsubs_773_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_774_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_774_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_775_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_775_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_776_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_776_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_777_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_777_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_778_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_778_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_779_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_779_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_780_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_780_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_781_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_781_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_782_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_782_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_783_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_783_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_784_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_784_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_785_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_785_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_786_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000

test_fmsubs_786_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_787_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_787_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_788_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_788_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_789_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_789_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_790_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_790_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_791_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_791_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_792_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_792_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_793_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_793_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_794_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_794_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_795_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_795_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_796_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_796_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_797_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_797_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_798_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_798_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_799_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmsubs_799_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_800_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_800_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_801_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_801_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_802_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_802_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_803_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_803_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_804_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_804_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_805_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_805_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_806_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_806_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_807_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_807_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_808_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_808_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_809_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_809_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_810_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_810_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_811_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_811_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_812_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmsubs_812_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_813_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_813_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_814_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_814_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_815_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_815_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_816_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_816_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_817_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_817_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_818_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_818_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_819_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_819_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_820_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_820_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_821_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_821_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_822_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_822_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_823_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_823_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_824_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_824_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_825_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_825_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_826_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_826_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_827_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_827_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_828_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_828_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_829_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_829_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_830_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_830_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_831_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_831_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_832_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_832_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_833_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_833_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_834_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_834_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_835_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_835_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_836_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_836_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_837_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_837_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_838_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_838_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_839_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_839_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_840_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_840_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_841_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_841_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_842_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_842_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_843_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_843_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_844_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_844_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_845_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_845_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_846_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_846_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_847_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_847_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_848_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_848_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_849_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_849_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_850_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_850_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_851_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_851_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_852_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_852_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_853_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_853_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_854_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_854_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_855_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_855_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_856_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_856_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_857_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_857_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_858_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_858_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_859_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_859_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_860_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_860_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_861_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_861_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_862_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_862_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_863_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_863_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_864_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_864_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_865_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_865_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_866_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_866_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_867_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_867_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_868_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_868_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_869_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_869_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_870_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_870_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_871_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_871_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_872_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_872_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_873_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_873_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_874_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_874_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_875_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_875_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_876_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_876_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_877_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_877_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_878_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_878_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_879_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_879_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_880_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_880_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_881_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_881_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_882_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_882_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_883_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_883_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_884_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_884_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_885_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_885_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_886_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_886_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_887_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_887_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_888_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_888_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_889_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_889_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_890_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_890_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_891_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_891_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_892_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_892_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_893_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_893_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_894_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_894_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_895_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_895_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_896_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_896_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_897_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_897_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_898_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_898_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_899_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_899_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_900_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_900_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_901_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_901_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_902_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_902_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_903_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_903_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_904_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_904_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_905_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_905_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_906_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_906_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_907_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_907_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_908_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_908_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_909_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_909_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_910_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_910_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_911_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_911_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_912_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_912_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_913_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_913_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_914_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_914_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_915_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_915_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_916_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_916_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_917_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_917_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_918_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_918_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_919_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_919_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_920_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmsubs_920_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_921_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_921_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_922_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_922_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_923_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_923_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_924_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_924_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_925_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_925_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_926_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_926_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_927_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_927_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_928_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_928_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_929_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_929_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_930_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_930_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_931_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmsubs_931_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_932_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_932_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_933_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_933_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_934_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_934_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_935_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_935_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_936_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_936_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_937_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_937_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_938_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_938_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_939_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_939_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_940_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_940_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_941_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_941_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_942_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_942_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_943_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_943_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_944_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_944_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_945_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_945_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_946_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_946_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_947_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_947_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_948_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_948_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_949_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_949_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_950_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_950_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_951_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_951_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_952_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_952_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_953_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_953_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_954_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_954_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_955_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_955_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_956_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_956_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_957_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_957_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_958_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_958_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_959_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_959_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_960_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_960_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_961_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_961_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_962_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_962_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_963_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_963_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_964_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_964_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_965_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_965_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_966_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_966_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_967_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_967_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_968_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_968_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_969_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_969_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_970_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_970_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_971_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_971_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_972_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_972_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_973_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_973_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_974_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_974_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_975_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_975_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_976_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_976_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_977_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_977_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_978_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_978_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_979_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_979_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_980_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_980_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_981_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_981_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_982_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_982_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_983_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_983_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_984_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_984_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_985_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_985_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_986_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_986_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_987_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_987_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_988_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_988_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_989_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_989_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_990_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_990_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_991_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_991_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_992_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_992_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_993_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_993_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_994_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_994_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_995_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_995_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_996_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_996_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_997_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_997_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_998_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_998_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_999_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_999_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1000_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1000_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1001_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1001_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1002_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1002_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1003_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1003_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1004_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1004_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1005_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1005_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1006_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1006_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1007_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1007_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1008_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1008_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1009_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_1009_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1010_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_1010_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1011_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1011_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1012_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1012_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1013_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_1013_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1014_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_1014_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1015_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_1015_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1016_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_1016_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1017_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1017_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1018_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1018_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1019_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1019_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1020_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1020_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1021_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmsubs_1021_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1022_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_1022_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1023_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1023_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1024_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1024_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1025_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmsubs_1025_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1026_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_1026_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1027_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_1027_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1028_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_1028_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1029_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1029_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1030_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1030_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1031_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1031_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1032_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1032_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1033_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1033_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1034_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1034_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1035_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1035_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1036_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1036_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1037_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1037_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1038_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1038_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1039_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1039_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1040_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1040_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1041_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1041_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1042_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1042_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1043_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1043_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1044_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1044_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1045_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1045_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1046_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1046_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1047_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1047_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1048_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1048_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1049_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1049_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1050_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1050_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1051_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1051_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1052_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1052_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1053_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1053_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1054_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1054_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1055_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1055_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1056_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1056_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1057_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_1057_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1058_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_1058_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1059_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1059_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1060_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1060_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1061_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_1061_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1062_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmsubs_1062_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1063_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmsubs_1063_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1064_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmsubs_1064_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1065_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1065_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1066_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1066_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1067_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1067_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1068_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1068_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1069_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_1069_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1070_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_1070_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1071_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1071_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1072_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1072_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1073_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_1073_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1074_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmsubs_1074_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1075_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmsubs_1075_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1076_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmsubs_1076_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1077_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1077_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1078_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1078_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1079_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1079_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1080_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1080_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1081_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_1081_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1082_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_1082_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1083_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1083_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1084_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1084_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1085_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_1085_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1086_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_1086_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1087_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_1087_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1088_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmsubs_1088_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1089_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1089_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1090_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1090_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1091_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1091_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1092_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1092_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1093_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_1093_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1094_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_1094_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1095_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1095_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1096_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1096_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1097_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_1097_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1098_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_1098_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1099_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_1099_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1100_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmsubs_1100_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmsubs_1101_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1101_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1102_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1102_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1103_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1103_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1104_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1104_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1105_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1105_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1106_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1106_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1107_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1107_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1108_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1108_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1109_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1109_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1110_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1110_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1111_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1111_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1112_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1112_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1113_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1113_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1114_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1114_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1115_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1115_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1116_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1116_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1117_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1117_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1118_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1118_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1119_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1119_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1120_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1120_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1121_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1121_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1122_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1122_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1123_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1123_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1124_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1124_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1125_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1125_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1126_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1126_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1127_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1127_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1128_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1128_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1129_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1129_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1130_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1130_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1131_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1131_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1132_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1132_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1133_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1133_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1134_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1134_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1135_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1135_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1136_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1136_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1137_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1137_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1138_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1138_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1139_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1139_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1140_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1140_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1141_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1141_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1142_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1142_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1143_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1143_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1144_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1144_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1145_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1145_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1146_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1146_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1147_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1147_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1148_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1148_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1149_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1149_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1150_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1150_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1151_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1151_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1152_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1152_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1153_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1153_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1154_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1154_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1155_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1155_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1156_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1156_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1157_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1157_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1158_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1158_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1159_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1159_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1160_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1160_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1161_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1161_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1162_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1162_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1163_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1163_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1164_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1164_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1165_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1165_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1166_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1166_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1167_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1167_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1168_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1168_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1169_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1169_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1170_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1170_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1171_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1171_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1172_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1172_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1173_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1173_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1174_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1174_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1175_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1175_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1176_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1176_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1177_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1177_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1178_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1178_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1179_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1179_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1180_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1180_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1181_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1181_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1182_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1182_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1183_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1183_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1184_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1184_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1185_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1185_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1186_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1186_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1187_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1187_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1188_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1188_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1189_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1189_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1190_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1190_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1191_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1191_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1192_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1192_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1193_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1193_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1194_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1194_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1195_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1195_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1196_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1196_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1197_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1197_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1198_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1198_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1199_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1199_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1200_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1200_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1201_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1201_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1202_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1202_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1203_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1203_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1204_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1204_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1205_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1205_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1206_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1206_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1207_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1207_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1208_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1208_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1209_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1209_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1210_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1210_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1211_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1211_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1212_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1212_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1213_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1213_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1214_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1214_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1215_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1215_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1216_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1216_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1217_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1217_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1218_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1218_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1219_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1219_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1220_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1220_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1221_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1221_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1222_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1222_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1223_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1223_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1224_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1224_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1225_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1225_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1226_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1226_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1227_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1227_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1228_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1228_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1229_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1229_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1230_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1230_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1231_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1231_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1232_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1232_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1233_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1233_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1234_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1234_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1235_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1235_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1236_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1236_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1237_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1237_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1238_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1238_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1239_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1239_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1240_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1240_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1241_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1241_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1242_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1242_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1243_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1243_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1244_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1244_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1245_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1245_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1246_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1246_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1247_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1247_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1248_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1248_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1249_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1249_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1250_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1250_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1251_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1251_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1252_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1252_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1253_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1253_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1254_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1254_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1255_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1255_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1256_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1256_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1257_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1257_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1258_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1258_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1259_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1259_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1260_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1260_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1261_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1261_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1262_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1262_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1263_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1263_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1264_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1264_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1265_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1265_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1266_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1266_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1267_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1267_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1268_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1268_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1269_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1269_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1270_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1270_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1271_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1271_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1272_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1272_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1273_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1273_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1274_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1274_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1275_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1275_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1276_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1276_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1277_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1277_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1278_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1278_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1279_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1279_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1280_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1280_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1281_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1281_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1282_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1282_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1283_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1283_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1284_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1284_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1285_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1285_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1286_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1286_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1287_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1287_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1288_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1288_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1289_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1289_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1290_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1290_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1291_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1291_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1292_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1292_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1293_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1293_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1294_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1294_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1295_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1295_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1296_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1296_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1297_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1297_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1298_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1298_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1299_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1299_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1300_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1300_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1301_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1301_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1302_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1302_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1303_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1303_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1304_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1304_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1305_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1305_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1306_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1306_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1307_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1307_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1308_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1308_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1309_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1309_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1310_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1310_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1311_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1311_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1312_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1312_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1313_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1313_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1314_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1314_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1315_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1315_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1316_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1316_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1317_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1317_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1318_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1318_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1319_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1319_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1320_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1320_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1321_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1321_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1322_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1322_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1323_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1323_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1324_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1324_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1325_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1325_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1326_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1326_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1327_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1327_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1328_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1328_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1329_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1329_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1330_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1330_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1331_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1331_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1332_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1332_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1333_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1333_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1334_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1334_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1335_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1335_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1336_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1336_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1337_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1337_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1338_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1338_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1339_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1339_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1340_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1340_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1341_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1341_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1342_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1342_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1343_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1343_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1344_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1344_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1345_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1345_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1346_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1346_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1347_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1347_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1348_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1348_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1349_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1349_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1350_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1350_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1351_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1351_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1352_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1352_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1353_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1353_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1354_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1354_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1355_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1355_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1356_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1356_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1357_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1357_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1358_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1358_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1359_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1359_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1360_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1360_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1361_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1361_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1362_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1362_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1363_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1363_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1364_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1364_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1365_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1365_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1366_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1366_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1367_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1367_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1368_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1368_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1369_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1369_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1370_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1370_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1371_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1371_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1372_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1372_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1373_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1373_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1374_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1374_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1375_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1375_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1376_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1376_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1377_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1377_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1378_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1378_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1379_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1379_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1380_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1380_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1381_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1381_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1382_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1382_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1383_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1383_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1384_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1384_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1385_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1385_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1386_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1386_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1387_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1387_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1388_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1388_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1389_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1389_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1390_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1390_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1391_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1391_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1392_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1392_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1393_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1393_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1394_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1394_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1395_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1395_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1396_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1396_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1397_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1397_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1398_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1398_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1399_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1399_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1400_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1400_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1401_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmsubs_1401_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1402_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1402_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1403_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1403_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1404_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1404_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1405_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1405_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1406_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1406_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1407_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1407_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1408_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1408_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1409_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1409_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1410_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1410_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1411_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1411_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1412_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1412_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1413_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmsubs_1413_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1414_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmsubs_1414_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1415_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1415_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1416_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1416_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1417_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1417_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1418_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1418_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1419_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1419_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1420_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1420_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1421_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1421_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1422_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1422_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1423_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1423_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1424_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1424_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1425_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1425_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1426_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1426_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1427_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1427_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1428_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1428_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1429_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1429_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1430_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1430_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1431_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1431_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1432_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1432_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1433_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1433_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1434_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1434_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1435_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1435_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1436_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1436_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1437_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1437_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1438_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1438_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1439_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1439_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1440_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1440_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1441_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1441_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1442_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1442_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1443_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1443_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1444_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1444_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1445_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1445_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1446_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1446_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1447_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1447_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1448_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1448_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1449_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1449_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1450_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1450_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1451_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1451_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1452_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1452_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1453_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1453_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1454_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1454_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1455_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1455_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1456_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1456_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1457_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1457_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1458_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1458_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1459_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1459_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1460_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1460_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1461_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1461_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1462_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1462_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1463_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1463_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1464_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1464_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1465_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1465_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1466_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1466_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1467_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1467_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1468_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1468_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1469_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1469_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1470_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1470_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1471_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1471_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1472_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1472_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1473_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1473_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1474_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1474_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1475_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1475_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1476_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1476_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1477_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1477_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1478_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1478_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1479_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1479_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1480_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1480_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1481_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1481_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1482_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1482_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1483_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1483_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1484_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1484_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1485_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1485_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1486_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1486_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1487_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1487_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1488_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1488_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1489_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1489_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1490_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1490_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1491_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1491_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1492_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1492_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1493_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1493_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1494_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1494_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1495_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1495_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1496_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1496_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1497_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1497_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1498_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1498_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1499_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1499_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1500_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1500_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1501_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1501_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1502_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1502_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1503_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1503_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1504_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1504_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1505_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1505_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1506_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1506_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1507_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1507_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1508_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1508_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1509_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1509_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1510_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1510_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1511_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1511_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1512_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1512_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1513_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1513_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1514_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1514_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1515_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1515_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1516_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1516_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1517_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1517_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1518_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1518_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1519_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1519_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1520_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1520_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1521_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1521_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1522_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1522_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1523_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1523_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1524_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1524_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1525_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1525_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1526_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1526_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1527_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1527_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1528_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1528_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1529_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1529_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1530_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1530_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1531_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1531_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1532_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1532_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1533_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1533_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1534_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1534_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1535_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1535_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1536_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1536_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1537_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1537_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1538_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1538_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1539_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1539_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1540_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1540_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1541_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1541_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1542_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1542_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1543_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1543_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1544_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1544_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1545_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1545_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1546_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1546_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1547_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1547_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1548_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1548_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1549_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1549_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1550_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1550_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1551_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1551_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1552_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1552_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1553_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1553_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1554_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1554_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1555_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1555_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1556_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1556_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1557_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1557_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1558_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1558_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1559_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1559_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1560_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1560_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1561_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1561_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1562_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1562_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1563_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1563_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1564_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1564_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1565_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1565_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1566_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1566_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1567_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1567_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1568_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1568_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1569_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1569_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1570_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1570_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1571_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1571_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmsubs_1572_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1572_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1573_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1573_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1574_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1574_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1575_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1575_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1576_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1576_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1577_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1577_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1578_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1578_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1579_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1579_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1580_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1580_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1581_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1581_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1582_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1582_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1583_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1583_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1584_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmsubs_1584_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1585_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1585_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1586_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1586_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1587_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1587_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1588_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1588_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1589_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1589_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1590_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1590_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1591_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1591_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1592_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1592_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1593_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1593_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1594_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1594_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1595_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1595_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1596_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1596_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1597_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1597_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1598_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1598_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1599_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1599_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1600_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1600_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1601_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1601_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1602_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1602_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1603_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1603_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1604_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1604_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1605_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1605_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1606_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1606_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1607_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1607_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1608_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1608_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1609_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1609_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1610_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1610_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1611_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1611_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1612_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1612_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1613_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1613_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1614_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1614_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1615_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1615_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1616_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1616_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1617_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1617_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1618_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1618_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1619_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1619_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1620_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1620_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1621_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1621_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1622_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1622_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1623_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1623_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1624_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1624_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1625_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1625_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1626_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1626_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1627_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1627_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1628_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1628_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1629_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1629_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1630_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1630_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1631_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1631_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1632_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1632_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1633_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1633_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1634_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1634_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1635_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1635_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1636_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1636_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1637_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1637_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1638_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1638_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1639_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1639_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1640_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1640_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1641_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1641_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1642_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1642_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1643_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1643_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1644_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1644_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1645_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1645_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1646_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1646_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1647_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1647_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1648_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1648_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1649_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1649_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1650_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1650_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1651_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1651_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1652_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1652_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1653_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1653_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1654_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1654_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1655_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1655_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1656_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1656_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1657_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1657_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1658_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1658_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1659_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1659_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1660_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1660_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1661_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1661_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1662_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1662_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1663_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1663_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1664_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1664_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1665_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1665_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1666_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1666_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1667_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1667_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1668_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1668_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1669_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1669_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1670_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1670_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1671_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1671_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1672_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1672_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1673_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1673_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1674_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1674_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1675_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1675_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1676_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1676_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1677_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1677_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1678_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1678_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1679_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1679_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1680_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1680_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1681_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1681_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1682_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1682_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1683_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1683_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1684_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1684_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1685_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1685_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1686_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1686_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1687_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1687_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1688_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1688_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1689_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1689_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1690_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1690_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1691_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1691_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1692_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1692_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1693_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1693_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1694_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1694_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1695_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1695_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1696_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1696_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1697_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1697_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1698_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1698_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1699_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1699_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1700_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1700_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1701_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1701_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1702_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1702_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1703_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1703_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1704_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1704_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1705_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1705_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1706_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1706_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1707_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1707_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1708_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1708_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1709_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1709_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1710_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1710_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1711_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1711_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1712_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1712_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1713_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1713_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1714_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1714_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1715_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1715_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1716_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1716_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1717_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1717_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1718_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1718_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1719_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1719_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1720_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1720_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1721_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1721_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1722_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1722_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1723_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1723_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1724_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1724_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1725_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1725_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1726_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1726_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1727_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1727_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmsubs_1728_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmsubs_1728_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmsubs. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

