<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_Sc_U_U_4f56b806</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806')">rsnoc_z_H_R_G_Sc_U_U_4f56b806</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.33</td>
<td class="s8 cl rt"><a href="mod1134.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1134.html#Cond" > 27.78</a></td>
<td class="s6 cl rt"><a href="mod1134.html#Toggle" > 69.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1134.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1134.html#inst_tag_76301"  onclick="showContent('inst_tag_76301')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.FixedConverter</a></td>
<td class="s5 cl rt"> 59.33</td>
<td class="s8 cl rt"><a href="mod1134.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1134.html#Cond" > 27.78</a></td>
<td class="s6 cl rt"><a href="mod1134.html#Toggle" > 69.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1134.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806'>
<hr>
<a name="inst_tag_76301"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_76301" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.FixedConverter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 59.33</td>
<td class="s8 cl rt"><a href="mod1134.html#Line" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1134.html#Cond" > 27.78</a></td>
<td class="s6 cl rt"><a href="mod1134.html#Toggle" > 69.26</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1134.html#Branch" > 59.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.77</td>
<td class="s5 cl rt"> 56.52</td>
<td class="s2 cl rt"> 27.78</td>
<td class="s6 cl rt"> 67.74</td>
<td class="s0 cl rt">  0.00</td>
<td class="s4 cl rt"> 46.81</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod304.html#inst_tag_24852" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2478.html#inst_tag_244516" id="tag_urg_inst_244516">FsmCurState</a></td>
<td class="s2 cl rt"> 23.69</td>
<td class="s2 cl rt"> 22.58</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2252.html#inst_tag_210740" id="tag_urg_inst_210740">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_173027" id="tag_urg_inst_173027">ummdb745a</a></td>
<td class="s4 cl rt"> 40.21</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod636.html#inst_tag_36837" id="tag_urg_inst_36837">ummdefddb</a></td>
<td class="s3 cl rt"> 34.17</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod697.html#inst_tag_38082" id="tag_urg_inst_38082">uua3f77e29</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod981.html#inst_tag_73663" id="tag_urg_inst_73663">uud68a6ffd66</a></td>
<td class="s6 cl rt"> 68.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>48</td><td>39</td><td>81.25</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68599</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68613</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68626</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68631</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68674</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68679</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68684</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68690</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68695</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68700</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68705</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68802</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>68812</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>68826</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
68598                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68599      1/1          		if ( ! Sys_Clk_RstN )
68600      1/1          			RspCnt &lt;= #1.0 ( 4'b0 );
68601      1/1          		else if ( Sm_IDLE &amp; GenSlv_Req_Vld &amp; PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
68602      <font color = "red">0/1     ==>  			RspCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [3:0] : RspCnt - 4'b0001 );</font>
                        MISSING_ELSE
68603                   	rsnoc_z_T_C_S_C_L_R_Mm_Db745a_O1 ummdb745a(
68604                   		.Dflt( 1'b0 )
68605                   	,	.I_000( GenSlv_Req_Vld &amp; ~ PreStrm )
68606                   	,	.I_010( GenSlv_Req_Vld &amp; ( GenSlv_Req_Opc == 3'b000 | GenSlv_Req_Opc == 3'b100 ) )
68607                   	,	.I_101( ~ StallReq )
68608                   	,	.I_110( ~ StallReq &amp; GenSlv_Req_Vld )
68609                   	,	.O( GenLcl_Req_Vld )
68610                   	,	.Sel( CurState )
68611                   	);
68612                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68613      1/1          		if ( ! Sys_Clk_RstN )
68614      1/1          			ReqCnt &lt;= #1.0 ( 4'b0 );
68615      1/1          		else if ( Sm_IDLE ? GenSlv_Req_Vld &amp; PreStrm : GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
68616      <font color = "red">0/1     ==>  			ReqCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [3:0] : ReqCnt - 4'b0001 );</font>
                        MISSING_ELSE
68617                   	rsnoc_z_T_C_S_C_L_R_Mm_Defddb_O1 ummdefddb(
68618                   		.Dflt( 1'b0 )
68619                   	,	.I_000( GenLcl_Req_Rdy | PreStrm )
68620                   	,	.I_010( GenLcl_Req_Rdy | GenSlv_Req_Opc == 3'b110 )
68621                   	,	.I_110( ~ StallReq &amp; GenLcl_Req_Rdy )
68622                   	,	.O( u_9790 )
68623                   	,	.Sel( CurState )
68624                   	);
68625                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68626      1/1          		if ( ! Sys_Clk_RstN )
68627      1/1          			First &lt;= #1.0 ( 1'b1 );
68628      1/1          		else if ( GenSlv_Req_Vld &amp; GenSlv_Req_Rdy )
68629      1/1          			First &lt;= #1.0 ( GenSlv_Req_Last );
                        MISSING_ELSE
68630                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68631      1/1          		if ( ! Sys_Clk_RstN )
68632      1/1          			TrCnt &lt;= #1.0 ( 2'b0 );
68633      1/1          		else if ( TrCntInc | TrCntDec )
68634      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
                        MISSING_ELSE
68635                   	rsnoc_z_T_C_S_C_L_R_Fsm_21641e2f FsmCurState(
68636                   		.Clk( Sys_Clk )
68637                   	,	.Clk_ClkS( Sys_Clk_ClkS )
68638                   	,	.Clk_En( Sys_Clk_En )
68639                   	,	.Clk_EnS( Sys_Clk_EnS )
68640                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
68641                   	,	.Clk_RstN( Sys_Clk_RstN )
68642                   	,	.Clk_Tm( Sys_Clk_Tm )
68643                   	,	.Conditions_FLUSH_WAIT( u_115_FLUSH_WAIT )
68644                   	,	.Conditions_IDLE_FLUSH( u_115_IDLE_FLUSH )
68645                   	,	.Conditions_IDLE_WAIT( u_115_IDLE_WAIT )
68646                   	,	.Conditions_RDREQ_RDRSP( u_115_RDREQ_RDRSP )
68647                   	,	.Conditions_RDRSP_IDLE( u_115_RDRSP_IDLE )
68648                   	,	.Conditions_WAIT_IDLE( u_115_WAIT_IDLE )
68649                   	,	.Conditions_WAIT_RDREQ( u_115_WAIT_RDREQ )
68650                   	,	.Conditions_WAIT_RDRSP( u_115_WAIT_RDRSP )
68651                   	,	.Conditions_WAIT_WRREQ( u_115_WAIT_WRREQ )
68652                   	,	.Conditions_WAIT_WRRSP( u_115_WAIT_WRRSP )
68653                   	,	.Conditions_WRREQ_WRRSP( u_115_WRREQ_WRRSP )
68654                   	,	.Conditions_WRRSP_IDLE( u_115_WRRSP_IDLE )
68655                   	,	.CurState( u_bdb6 )
68656                   	,	.NextState( u_b9ec )
68657                   	);
68658                   	assign CurState = u_bdb6;
68659                   	assign Sm_IDLE = CurState == 3'b000;
68660                   	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };
68661                   	assign GenLcl_Req_Be = GenSlv_Req_Be;
68662                   	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
68663                   	assign GenLcl_Req_Data = GenSlv_Req_Data;
68664                   	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
68665                   	assign upreStrm_StrmWidth = u_828c [11:8];
68666                   	assign StrmWidth = upreStrm_StrmWidth;
68667                   	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
68668                   	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
68669                   	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
68670                   	assign GenLcl_Req_SeqUnOrdered = Sm_IDLE &amp; GenSlv_Req_SeqUnOrdered;
68671                   	assign GenLcl_Req_SeqUnique = Sm_IDLE &amp; GenSlv_Req_SeqUnique;
68672                   	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
68673                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68674      1/1          		if ( ! Sys_Clk_RstN )
68675      1/1          			u_9ac8 &lt;= #1.0 ( 25'b0 );
68676      1/1          		else if ( Sm_WAIT )
68677      <font color = "red">0/1     ==>  			u_9ac8 &lt;= #1.0 ( u_21f7 );</font>
                        MISSING_ELSE
68678                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68679      1/1          		if ( ! Sys_Clk_RstN )
68680      1/1          			u_a402 &lt;= #1.0 ( 7'b0 );
68681      1/1          		else if ( PreInfoEn )
68682      <font color = "red">0/1     ==>  			u_a402 &lt;= #1.0 ( AddrLsb );</font>
                        MISSING_ELSE
68683                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68684      1/1          		if ( ! Sys_Clk_RstN )
68685      1/1          			u_9ecd &lt;= #1.0 ( 1'b0 );
68686      1/1          		else if ( Sm_WAIT )
68687      <font color = "red">0/1     ==>  			u_9ecd &lt;= #1.0 ( GenSlv_Req_BurstType );</font>
                        MISSING_ELSE
68688                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t6 ud( .I( StrmWidth ) , .O( u_4c36 ) );
68689                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68690      1/1          		if ( ! Sys_Clk_RstN )
68691      1/1          			u_7c15 &lt;= #1.0 ( 6'b0 );
68692      1/1          		else if ( PreInfoEn )
68693      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( u_4c36 - 6'b000001 );</font>
                        MISSING_ELSE
68694                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68695      1/1          		if ( ! Sys_Clk_RstN )
68696      1/1          			u_1053 &lt;= #1.0 ( 1'b0 );
68697      1/1          		else if ( Sm_WAIT )
68698      <font color = "red">0/1     ==>  			u_1053 &lt;= #1.0 ( GenSlv_Req_Lock );</font>
                        MISSING_ELSE
68699                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68700      1/1          		if ( ! Sys_Clk_RstN )
68701      1/1          			u_9e2a &lt;= #1.0 ( 3'b0 );
68702      1/1          		else if ( Sm_WAIT )
68703      <font color = "red">0/1     ==>  			u_9e2a &lt;= #1.0 ( GenSlv_Req_Opc );</font>
                        MISSING_ELSE
68704                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68705      1/1          		if ( ! Sys_Clk_RstN )
68706      1/1          			u_7aef &lt;= #1.0 ( 8'b0 );
68707      1/1          		else if ( Sm_WAIT )
68708      <font color = "red">0/1     ==>  			u_7aef &lt;= #1.0 ( GenSlv_Req_User );</font>
                        MISSING_ELSE
68709                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
68710                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
68711                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
68712                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
68713                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
68714                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
68715                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
68716                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
68717                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
68718                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
68719                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
68720                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
68721                   	,	.GenLcl_Req_User( GenLcl_Req_User )
68722                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
68723                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
68724                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
68725                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
68726                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
68727                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
68728                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
68729                   	,	.GenPrt_Req_Addr( u_Req_Addr )
68730                   	,	.GenPrt_Req_Be( u_Req_Be )
68731                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
68732                   	,	.GenPrt_Req_Data( u_Req_Data )
68733                   	,	.GenPrt_Req_Last( u_Req_Last )
68734                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
68735                   	,	.GenPrt_Req_Lock( u_Req_Lock )
68736                   	,	.GenPrt_Req_Opc( u_Req_Opc )
68737                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
68738                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
68739                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
68740                   	,	.GenPrt_Req_User( u_Req_User )
68741                   	,	.GenPrt_Req_Vld( u_Req_Vld )
68742                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
68743                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
68744                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
68745                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
68746                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
68747                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
68748                   	);
68749                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
68750                   		.GenLcl_Req_Addr( u_Req_Addr )
68751                   	,	.GenLcl_Req_Be( u_Req_Be )
68752                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
68753                   	,	.GenLcl_Req_Data( u_Req_Data )
68754                   	,	.GenLcl_Req_Last( u_Req_Last )
68755                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
68756                   	,	.GenLcl_Req_Lock( u_Req_Lock )
68757                   	,	.GenLcl_Req_Opc( u_Req_Opc )
68758                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
68759                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
68760                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
68761                   	,	.GenLcl_Req_User( u_Req_User )
68762                   	,	.GenLcl_Req_Vld( u_Req_Vld )
68763                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
68764                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
68765                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
68766                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
68767                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
68768                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
68769                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
68770                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
68771                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
68772                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
68773                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
68774                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
68775                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
68776                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
68777                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
68778                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
68779                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
68780                   	,	.GenPrt_Req_User( GenMst_Req_User )
68781                   	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
68782                   	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
68783                   	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
68784                   	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
68785                   	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
68786                   	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
68787                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
68788                   	,	.Sys_Clk( Sys_Clk )
68789                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
68790                   	,	.Sys_Clk_En( Sys_Clk_En )
68791                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
68792                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
68793                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
68794                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
68795                   	,	.Sys_Pwr_Idle( u_35_Idle )
68796                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
68797                   	);
68798                   	assign GenSlv_Rsp_Data = GenLcl_Rsp_Data;
68799                   	assign GenSlv_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
68800                   	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
68801                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68802      1/1          		if ( ! Sys_Clk_RstN )
68803      1/1          			RspErr &lt;= #1.0 ( 1'b0 );
68804      1/1          		else if ( GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
68805      1/1          			RspErr &lt;= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) &amp; RspMask );
                        MISSING_ELSE
68806                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; Empty;
68807                   	assign Sys_Pwr_WakeUp = GenSlv_Req_Vld;
68808                   	assign WakeUp_GenSlv = GenSlv_Req_Vld;
68809                   	// synopsys translate_off
68810                   	// synthesis translate_off
68811                   	always @( posedge Sys_Clk )
68812      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
68813      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b11 &amp; TrCntInc &amp; ~ TrCntDec ) !== 1'b0 ) begin
68814      <font color = "grey">unreachable  </font>				dontStop = 0;
68815      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
68816      <font color = "grey">unreachable  </font>				if (!dontStop) begin
68817      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
68818      <font color = "grey">unreachable  </font>					$stop;
68819                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
68820                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
68821                   	// synthesis translate_on
68822                   	// synopsys translate_on
68823                   	// synopsys translate_off
68824                   	// synthesis translate_off
68825                   	always @( posedge Sys_Clk )
68826      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
68827      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b0 &amp; ~ TrCntInc &amp; TrCntDec ) !== 1'b0 ) begin
68828      <font color = "grey">unreachable  </font>				dontStop = 0;
68829      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
68830      <font color = "grey">unreachable  </font>				if (!dontStop) begin
68831      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
68832      <font color = "grey">unreachable  </font>					$stop;
68833                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
68834                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>36</td><td>10</td><td>27.78</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>36</td><td>10</td><td>27.78</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68577
 EXPRESSION (u_1052 ? GenLcl_Rsp_Last : (RspCnt == 4'b0))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68602
 EXPRESSION (Sm_IDLE ? Len1W[3:0] : ((RspCnt - 4'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68615
 EXPRESSION (Sm_IDLE ? ((GenSlv_Req_Vld &amp; PreStrm)) : ((GenLcl_Req_Vld &amp; GenLcl_Req_Rdy)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68616
 EXPRESSION (Sm_IDLE ? Len1W[3:0] : ((ReqCnt - 4'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68660
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Addr : ({(Sm_WAIT ? u_21f7 : u_9ac8),u_a402}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68660
 SUB-EXPRESSION (Sm_WAIT ? u_21f7 : u_9ac8)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68662
 EXPRESSION (Sm_IDLE ? GenSlv_Req_BurstType : (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68662
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68664
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Last : 1'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68667
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Len1 : u_7c15)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68668
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Lock : (Sm_WAIT ? GenSlv_Req_Lock : u_1053))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68668
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Lock : u_1053)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68669
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Opc : (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68669
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68672
 EXPRESSION (Sm_IDLE ? GenSlv_Req_User : (Sm_WAIT ? GenSlv_Req_User : u_7aef))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68672
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_User : u_7aef)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68800
 EXPRESSION (Sm_WRRSP ? (RspErr ? 2'b1 : GenLcl_Rsp_Status) : GenLcl_Rsp_Status)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68800
 SUB-EXPRESSION (RspErr ? 2'b1 : GenLcl_Rsp_Status)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">48</td>
<td class="rt">26</td>
<td class="rt">54.17 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">540</td>
<td class="rt">374</td>
<td class="rt">69.26 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">270</td>
<td class="rt">190</td>
<td class="rt">70.37 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">270</td>
<td class="rt">184</td>
<td class="rt">68.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">26</td>
<td class="rt">54.17 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">540</td>
<td class="rt">374</td>
<td class="rt">69.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">270</td>
<td class="rt">190</td>
<td class="rt">70.37 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">270</td>
<td class="rt">184</td>
<td class="rt">68.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>GenMst_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_GenSlv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1134.html" >rsnoc_z_H_R_G_Sc_U_U_4f56b806</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">61</td>
<td class="rt">36</td>
<td class="rt">59.02 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68660</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68662</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68664</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68667</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68668</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68669</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68672</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">68800</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68599</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68613</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68626</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68631</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68674</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68679</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68684</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68690</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68695</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68700</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68705</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">68802</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68577      	assign GenSlv_Rsp_Last = u_1052 ? GenLcl_Rsp_Last : RspCnt == 4'b0;
           	                                <font color = "red">-1-</font>  
           	                                <font color = "green">==></font>  
           	                                <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68660      	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };

ID         LINE       
-1-        68660      Sm_IDLE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68662      	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
           	                                      <font color = "red">-1-</font>                                <font color = "red">-2-</font>   
           	                                      <font color = "green">==></font>                                <font color = "red">==></font>   
           	                                                                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68664      	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68667      	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68668      	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68669      	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
           	                                <font color = "red">-1-</font>                          <font color = "red">-2-</font>   
           	                                <font color = "green">==></font>                          <font color = "red">==></font>   
           	                                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68672      	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
           	                                 <font color = "red">-1-</font>                           <font color = "red">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "red">==></font>   
           	                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68800      	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
           	                                    <font color = "red">-1-</font>        <font color = "red">-2-</font>   
           	                                               <font color = "red">==></font>  
           	                                    <font color = "green">==></font>        <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68599      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68600      			RspCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
68601      		else if ( Sm_IDLE & GenSlv_Req_Vld & PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "red">-2-</font>  
68602      			RspCnt <= #1.0 ( Sm_IDLE ? Len1W [3:0] : RspCnt - 4'b0001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68613      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68614      			ReqCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
68615      		else if ( Sm_IDLE ? GenSlv_Req_Vld & PreStrm : GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "red">-2-</font>  
68616      			ReqCnt <= #1.0 ( Sm_IDLE ? Len1W [3:0] : ReqCnt - 4'b0001 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68626      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68627      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
68628      		else if ( GenSlv_Req_Vld & GenSlv_Req_Rdy )
           		     <font color = "green">-2-</font>  
68629      			First <= #1.0 ( GenSlv_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68631      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68632      			TrCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
68633      		else if ( TrCntInc | TrCntDec )
           		     <font color = "green">-2-</font>  
68634      			TrCnt <= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68674      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68675      			u_9ac8 <= #1.0 ( 25'b0 );
           <font color = "green">			==></font>
68676      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68677      			u_9ac8 <= #1.0 ( u_21f7 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68679      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68680      			u_a402 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
68681      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
68682      			u_a402 <= #1.0 ( AddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68684      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68685      			u_9ecd <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
68686      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68687      			u_9ecd <= #1.0 ( GenSlv_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68690      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68691      			u_7c15 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
68692      		else if ( PreInfoEn )
           		     <font color = "red">-2-</font>  
68693      			u_7c15 <= #1.0 ( u_4c36 - 6'b000001 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68695      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68696      			u_1053 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
68697      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68698      			u_1053 <= #1.0 ( GenSlv_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68700      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68701      			u_9e2a <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
68702      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68703      			u_9e2a <= #1.0 ( GenSlv_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68705      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68706      			u_7aef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
68707      		else if ( Sm_WAIT )
           		     <font color = "red">-2-</font>  
68708      			u_7aef <= #1.0 ( GenSlv_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68802      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
68803      			RspErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
68804      		else if ( GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
68805      			RspErr <= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) & RspMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_76301">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_Sc_U_U_4f56b806">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
