#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 26 11:14:54 2021
# Process ID: 427701
# Current directory: /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper.vdi
# Journal file: /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/erickof/XilinxVitis/Vivado/2020.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_rst_ps7_0_102M_0/system_rst_ps7_0_102M_0.dcp' for cell 'system_i/rst_ps7_0_102M'
INFO: [Project 1-454] Reading design checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2393.336 ; gain = 0.000 ; free physical = 3965 ; free virtual = 6343
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.294090 which will be rounded to 0.294 to ensure it is an integer multiple of 1 picosecond [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_rst_ps7_0_102M_0/system_rst_ps7_0_102M_0_board.xdc] for cell 'system_i/rst_ps7_0_102M/U0'
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_rst_ps7_0_102M_0/system_rst_ps7_0_102M_0_board.xdc] for cell 'system_i/rst_ps7_0_102M/U0'
Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_rst_ps7_0_102M_0/system_rst_ps7_0_102M_0.xdc] for cell 'system_i/rst_ps7_0_102M/U0'
Finished Parsing XDC File [/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.gen/sources_1/bd/system/ip/system_rst_ps7_0_102M_0/system_rst_ps7_0_102M_0.xdc] for cell 'system_i/rst_ps7_0_102M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.316 ; gain = 0.000 ; free physical = 3881 ; free virtual = 6267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2577.316 ; gain = 184.090 ; free physical = 3881 ; free virtual = 6267
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2577.316 ; gain = 0.000 ; free physical = 3872 ; free virtual = 6259

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 177dca22e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.254 ; gain = 233.938 ; free physical = 3480 ; free virtual = 5881

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23514ee63

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3300 ; free virtual = 5701
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23514ee63

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 207682515

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 103 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 207682515

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 207682515

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 229f2294c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              38  |                                             13  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             103  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700
Ending Logic Optimization Task | Checksum: 150d913f3

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3299 ; free virtual = 5700

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 150d913f3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3298 ; free virtual = 5699

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 150d913f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3298 ; free virtual = 5699

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3298 ; free virtual = 5699
Ending Netlist Obfuscation Task | Checksum: 150d913f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.160 ; gain = 0.000 ; free physical = 3298 ; free virtual = 5699
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2983.160 ; gain = 405.844 ; free physical = 3298 ; free virtual = 5699
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3023.180 ; gain = 0.000 ; free physical = 3290 ; free virtual = 5693
INFO: [Common 17-1381] The checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5632
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c5c48146

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5632
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5632

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106ae1357

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3252 ; free virtual = 5661

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1278ea604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3263 ; free virtual = 5673

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1278ea604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3263 ; free virtual = 5673
Phase 1 Placer Initialization | Checksum: 1278ea604

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3263 ; free virtual = 5672

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11c66c8b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3259 ; free virtual = 5669

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 176e5ef2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3259 ; free virtual = 5669

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 28 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3229 ; free virtual = 5643

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 16de822bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3229 ; free virtual = 5643
Phase 2.3 Global Placement Core | Checksum: 17c7db901

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5642
Phase 2 Global Placement | Checksum: 17c7db901

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5642

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 112f80e98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5642

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d4e6718b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3227 ; free virtual = 5641

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17ed874ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3227 ; free virtual = 5641

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1887622e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3227 ; free virtual = 5641

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12a569f46

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3224 ; free virtual = 5638

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c649f1d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3225 ; free virtual = 5639

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b7dc1fd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3225 ; free virtual = 5639
Phase 3 Detail Placement | Checksum: b7dc1fd1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3225 ; free virtual = 5639

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 41ba0b5b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.010 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: bb5fb57c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3223 ; free virtual = 5637
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: bc9f0895

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3223 ; free virtual = 5637
Phase 4.1.1.1 BUFG Insertion | Checksum: 41ba0b5b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3222 ; free virtual = 5637
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.010. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3222 ; free virtual = 5636
Phase 4.1 Post Commit Optimization | Checksum: e15d179b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e15d179b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3220 ; free virtual = 5635

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e15d179b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636
Phase 4.3 Placer Reporting | Checksum: e15d179b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118692cc2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636
Ending Placer Task | Checksum: 68968b0f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3221 ; free virtual = 5636
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3246 ; free virtual = 5661
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3236 ; free virtual = 5654
INFO: [Common 17-1381] The checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3240 ; free virtual = 5657
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3254 ; free virtual = 5671
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3218 ; free virtual = 5639
INFO: [Common 17-1381] The checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 116ee88c ConstDB: 0 ShapeSum: 5727a283 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1536ed5bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3091 ; free virtual = 5510
Post Restoration Checksum: NetGraph: cd9bb87e NumContArr: 85d31d3d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1536ed5bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3092 ; free virtual = 5512

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1536ed5bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3057 ; free virtual = 5477

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1536ed5bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3212.266 ; gain = 0.000 ; free physical = 3057 ; free virtual = 5477
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 143ea9792

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3048 ; free virtual = 5469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.115  | TNS=0.000  | WHS=-0.172 | THS=-22.993|

Phase 2 Router Initialization | Checksum: 1239590a0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3046 ; free virtual = 5468

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1558
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1558
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1239590a0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5465
Phase 3 Initial Routing | Checksum: 25a1b6155

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bcdf8a39

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.467  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 185a6bf0f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466
Phase 4 Rip-up And Reroute | Checksum: 185a6bf0f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 185a6bf0f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 185a6bf0f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466
Phase 5 Delay and Skew Optimization | Checksum: 185a6bf0f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22bd8ba60

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.617  | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180c00c42

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466
Phase 6 Post Hold Fix | Checksum: 180c00c42

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.217718 %
  Global Horizontal Routing Utilization  = 0.291329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184b38e2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3044 ; free virtual = 5466

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184b38e2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.902 ; gain = 27.637 ; free physical = 3043 ; free virtual = 5464

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9f5f053

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3271.918 ; gain = 59.652 ; free physical = 3043 ; free virtual = 5465

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.617  | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a9f5f053

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3271.918 ; gain = 59.652 ; free physical = 3043 ; free virtual = 5465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3271.918 ; gain = 59.652 ; free physical = 3081 ; free virtual = 5503

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3271.918 ; gain = 59.652 ; free physical = 3081 ; free virtual = 5503
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3271.918 ; gain = 0.000 ; free physical = 3070 ; free virtual = 5496
INFO: [Common 17-1381] The checkpoint '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/my-system.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 26 11:16:11 2021. For additional details about this file, please refer to the WebTalk help file at /home/erickof/XilinxVitis/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3586.445 ; gain = 204.938 ; free physical = 3042 ; free virtual = 5481
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 11:16:11 2021...
