mod io_apic;
mod local_apic;

use alloc::{alloc::alloc_zeroed, vec::Vec};
use core::{alloc::Layout, arch::asm, hint, ptr};

pub use io_apic::*;
pub use local_apic::*;
use raw_cpuid::CpuId;
use spin::Mutex;
use x86_64::instructions::interrupts::without_interrupts;

use crate::{
    arch::x86::{
        cpu::MAXIMUM_CPU_CORES,
        idt::{IDT, IdtEntry},
    },
    driver::acpi::MadtEntryInner,
    kernel::kernel_ref,
    subsystem::memory::{
        CurrentAddressSpace, Identity, PAGE_SIZE, Page, PageFlags, VirtualAddress, memory_manager,
    },
};

pub struct Apic {
    pub ms_per_tick: u64,
    io_apics: Vec<Mutex<IoApic>>,
}

impl Apic {
    pub fn initialize(timer_irq: u8) -> Apic {
        // Check if CPU supports APIC
        let cpuid = CpuId::new();
        assert!(
            !cpuid.get_feature_info().unwrap().has_acpi(),
            "CPU does not support APIC"
        );

        unsafe {
            IDT.lock().set_interrupt_entry(
                timer_irq as usize - 32,
                IdtEntry::kernel_mode_ring3_accessible_interrupt_with_ist(
                    raw_timer_interrupt_handler as *const () as u64,
                    1,
                ),
            );

            IDT.lock().set_interrupt_entry(
                timer_irq as usize - 1 - 32,
                IdtEntry::kernel_mode_ring3_accessible_interrupt_with_ist(
                    raw_yield_handler as *const () as u64,
                    2,
                ),
            );
        }

        let io_apics = kernel_ref()
            .acpi()
            .madt
            .entries
            .iter()
            .filter_map(|entry| match &entry.inner {
                MadtEntryInner::IoApic(io_apic) => Some(io_apic),
                _ => None,
            })
            .map(|entry| Mutex::new(IoApic::new(entry.clone())))
            .collect();

        Apic {
            ms_per_tick: 0,
            io_apics,
        }
    }

    pub fn redirect_interrupt(&self, redirection_entry: RedirectionEntry, irq: u8) {
        let io_apic = self
            .io_apics
            .iter()
            .find(|apic| {
                let apic = apic.lock();
                let start = apic.madt_io_apic.global_system_interrupt_base;
                let end = start + apic.get_redirection_entry_count();

                (start..end).contains(&(irq as u32))
            })
            .unwrap();

        let io_apic = io_apic.lock();

        io_apic.redirect_interrupt(
            redirection_entry,
            irq - io_apic.madt_io_apic.global_system_interrupt_base as u8,
        );
    }

    pub fn setup_other_processors(&self, local_apic: &LocalApic) {
        let args = unsafe {
            // Map 0x8000 into memory. This shouldn't be mapped currently.
            let mut memory_manager = memory_manager().write();

            memory_manager
                .map(
                    CurrentAddressSpace,
                    Identity(&Page::new(VirtualAddress::new(0x8000))),
                    PageFlags::WRITABLE | PageFlags::EXECUTABLE,
                )
                .unwrap();

            // Safety check
            assert!(TRAMPOLINE_CODE.len() <= PAGE_SIZE);

            // Copy AP-startup routine to 0x8000
            ptr::copy_nonoverlapping(
                TRAMPOLINE_CODE.as_ptr(),
                0x8000 as *mut u8,
                TRAMPOLINE_CODE.len(),
            );

            let args = (0x8000 as *mut u64).offset(1);
            // PML4 pointer (we'll reuse current processor's pointer)
            args.write(
                x86_64::registers::control::Cr3::read()
                    .0
                    .start_address()
                    .as_u64(),
            );
            // Address of kernel's AP initialization routine
            args.offset(1).write(ap_start as *const () as u64);
            // Address of Kernel instance
            args.offset(2).write(kernel_ref() as *const _ as u64);

            args
        };

        let bsp_id = CpuId::new()
            .get_feature_info()
            .unwrap()
            .initial_local_apic_id() as u16;

        let cpu_core_count = kernel_ref()
            .acpi()
            .madt
            .entries
            .iter()
            .filter(|entry| {
                matches!(
                    &entry.inner,
                    MadtEntryInner::ProcessorLocalApic(_local_apic)
                )
            })
            .count();

        if cpu_core_count > MAXIMUM_CPU_CORES {
            warn!(
                "Found more CPU cores ({}) than the OS can handle ({})",
                cpu_core_count, MAXIMUM_CPU_CORES
            );
        }

        kernel_ref()
            .acpi()
            .madt
            .entries
            .iter()
            .filter_map(|entry| {
                if let MadtEntryInner::ProcessorLocalApic(local_apic) = &entry.inner {
                    Some(local_apic)
                } else {
                    None
                }
            })
            .filter(|entry| entry.apic_id != bsp_id as u8)
            .take(MAXIMUM_CPU_CORES - 1)
            .for_each(|entry| {
                if entry.flags & (1 << 0) == 0 {
                    // Processor is not online-capable, so ignore this entry
                    debug!(
                        "Processor {} is not online-capable, skipping...",
                        entry.apic_id
                    );
                    return;
                }

                unsafe {
                    // Create 4MiB stack
                    let stack = {
                        let layout = Layout::array::<u8>(STACK_SIZE)
                            .unwrap()
                            .align_to(4096)
                            .unwrap();

                        alloc_zeroed(layout)
                    };

                    // Set stack address in AP's configuration structure
                    args.offset(3)
                        .write((stack as usize + STACK_SIZE - 8) as u64);
                    // APIC ID
                    args.offset(4).write(entry.apic_id as u64);

                    *AP_STARTUP_SPINLOCK.write() = 0;
                }

                self.boot_processor(local_apic, entry.apic_id);

                while without_interrupts(|| *AP_STARTUP_SPINLOCK.read() == 0) {
                    hint::spin_loop();
                }
            });
    }

    fn boot_processor(&self, bsp_local_apic: &LocalApic, destination_processor_apic_id: u8) {
        bsp_local_apic.reset_error_register();

        // Set the target processor for INIT IPI
        bsp_local_apic.write_register(
            LOCAL_APIC_INTERRUPT_TARGET_PROCESSOR_REGISTER,
            (bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_TARGET_PROCESSOR_REGISTER)
                & 0x00FFFFFF)
                | ((destination_processor_apic_id as u32) << 24),
        );

        // Set some options and *actually* send an interrupt
        //
        // 0x00C500 == 0b1100010100000000
        // Bits 0-7 -  Vector number (0)
        // Bits 8-10 - Delivery mode (5 - INIT)
        // Bit 11 - Destination mode (0, physical)
        // Bit 12 - Delivery status (0, it will be set by an APIC)
        bsp_local_apic.write_register(
            LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER,
            bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER & 0xFFF00000)
                | 0x00C500,
        );

        // Wait for interrupt delivery
        while bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER) & (1 << 12) != 0 {
            unsafe { asm!("pause") }
        }

        // Set the target processor for INIT IPI
        bsp_local_apic.write_register(
            LOCAL_APIC_INTERRUPT_TARGET_PROCESSOR_REGISTER,
            (bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_TARGET_PROCESSOR_REGISTER)
                & 0x00FFFFFF)
                | ((destination_processor_apic_id as u32) << 24),
        );

        // Set some options and *actually* send an interrupt
        //
        // 0x008500 == 0b1100010100000000
        //               1000010100000000
        // Bits 0-7 -  Vector number (0)
        // Bits 8-10 - Delivery mode (5 - INIT)
        // Bit 11 - Destination mode (0, physical)
        // Bit 12 - Delivery status (0, it will be set by an APIC)
        //
        // This is going to be deassert INIT IPI
        bsp_local_apic.write_register(
            LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER,
            bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER & 0xFFF00000)
                | 0x008500,
        );

        // Wait for interrupt delivery
        while bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER) & (1 << 12) != 0 {
            unsafe { asm!("pause") }
        }

        // Wait for the processor to execute BIOS code
        //
        // We should wait for approx 10ms.
        //
        // @TODO: Check if we need to wait here

        // Finally, send STARTUP IPI
        //
        // We need to do it twice for some reason : )
        for _ in 0..2 {
            // Set interrupt target
            bsp_local_apic.write_register(
                LOCAL_APIC_INTERRUPT_TARGET_PROCESSOR_REGISTER,
                (bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_TARGET_PROCESSOR_REGISTER)
                    & 0x00FFFFFF)
                    | ((destination_processor_apic_id as u32) << 24),
            );

            // Trigger startup IPI with memory address 0x8000:0000 (we're in 16-bit mode!)
            bsp_local_apic.write_register(
                LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER,
                (bsp_local_apic.read_register(LOCAL_APIC_INTERRUPT_OPTIONS_REGISTER) & 0xFFF0F800)
                    | 0x608,
            );

            // @TODO: Check if we need to wait here
        }
    }
}
