onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /cpu_pipeline_testbench/dut/clk
add wave -noupdate /cpu_pipeline_testbench/dut/reset
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[31]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[30]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[29]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[28]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[27]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[26]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[25]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[24]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[23]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[22]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[21]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[20]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[19]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[18]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[17]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[16]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[15]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[14]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[13]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[12]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[11]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[10]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[9]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[8]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[7]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[6]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[5]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[4]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[3]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[2]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[1]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[0]} {-height 15 -radix decimal}} /cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/PC[63]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[62]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[61]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[60]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[59]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[58]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[57]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[56]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[55]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[54]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[53]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[52]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[51]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[50]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[49]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[48]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[47]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[46]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[45]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[44]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[43]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[42]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[41]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[40]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[39]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[38]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[37]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[36]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[35]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[34]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[33]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[32]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/PC[63]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[62]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[61]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[60]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[59]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[58]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[57]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[56]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[55]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[54]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[53]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[52]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[51]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[50]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[49]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[48]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[47]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[46]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[45]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[44]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[43]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[42]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[41]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[40]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[39]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[38]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[37]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[36]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[35]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[34]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[33]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[32]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[31]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[30]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[29]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[28]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[27]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[26]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[25]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[24]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[23]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[22]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[21]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[20]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[19]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[18]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[17]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[16]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[15]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[14]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[13]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[12]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[11]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[10]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[9]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[8]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[7]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[6]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[5]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[4]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[3]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[2]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[1]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[0]} {-height 15 -radix decimal}} /cpu_pipeline_testbench/dut/PC
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/PC_plus_4
add wave -noupdate -radix hexadecimal -childformat {{{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[31]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[30]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[29]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[28]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[27]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[26]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[25]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[24]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[23]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[22]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[21]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[20]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[19]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[18]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[17]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[16]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[15]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[14]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[13]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[12]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[11]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[10]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[9]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[8]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[7]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[6]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[5]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[4]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[3]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[2]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[1]} -radix hexadecimal} {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[0]} -radix hexadecimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[31]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[30]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[29]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[28]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[27]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[26]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[25]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[24]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[23]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[22]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[21]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[20]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[19]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[18]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[17]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[16]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[15]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[14]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[13]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[12]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[11]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[10]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[9]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[8]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[7]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[6]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[5]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[4]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[3]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[2]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[1]} {-height 15 -radix hexadecimal} {/cpu_pipeline_testbench/dut/stage_2_5/instruction_IF[0]} {-height 15 -radix hexadecimal}} /cpu_pipeline_testbench/dut/stage_2_5/instruction_IF
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/PC_IF
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[63]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[62]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[61]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[60]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[59]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[58]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[57]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[56]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[55]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[54]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[53]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[52]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[51]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[50]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[49]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[48]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[47]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[46]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[45]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[44]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[43]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[42]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[41]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[40]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[39]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[38]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[37]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[36]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[35]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[34]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[33]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[32]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage_2_5/final_PC[63]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[62]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[61]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[60]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[59]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[58]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[57]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[56]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[55]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[54]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[53]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[52]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[51]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[50]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[49]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[48]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[47]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[46]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[45]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[44]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[43]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[42]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[41]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[40]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[39]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[38]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[37]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[36]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[35]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[34]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[33]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[32]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[31]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[30]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[29]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[28]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[27]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[26]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[25]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[24]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[23]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[22]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[21]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[20]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[19]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[18]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[17]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[16]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[15]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[14]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[13]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[12]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[11]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[10]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[9]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[8]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[7]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[6]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[5]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[4]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[3]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[2]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[1]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/final_PC[0]} {-height 15 -radix decimal}} /cpu_pipeline_testbench/dut/stage_2_5/final_PC
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/PC_Branch
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/stage_2_5/UnConBr
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/stage_2_5/BrTaken
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/NewZero
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/NewNegative
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/NewOverflow
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/NewCarryout
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/overflow
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/negative
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/zero
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/carryout
add wave -noupdate -radix unsigned -childformat {{{/cpu_pipeline_testbench/dut/stage_2_5/Rn[4]} -radix unsigned} {{/cpu_pipeline_testbench/dut/stage_2_5/Rn[3]} -radix unsigned} {{/cpu_pipeline_testbench/dut/stage_2_5/Rn[2]} -radix unsigned} {{/cpu_pipeline_testbench/dut/stage_2_5/Rn[1]} -radix unsigned} {{/cpu_pipeline_testbench/dut/stage_2_5/Rn[0]} -radix unsigned}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage_2_5/Rn[4]} {-radix unsigned} {/cpu_pipeline_testbench/dut/stage_2_5/Rn[3]} {-radix unsigned} {/cpu_pipeline_testbench/dut/stage_2_5/Rn[2]} {-radix unsigned} {/cpu_pipeline_testbench/dut/stage_2_5/Rn[1]} {-radix unsigned} {/cpu_pipeline_testbench/dut/stage_2_5/Rn[0]} {-radix unsigned}} /cpu_pipeline_testbench/dut/stage_2_5/Rn
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Rm
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Reg
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Ex
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/RegWrSrc_Ex
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/Cycle2_FW_A
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/RegWriteData_Mem
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/RegDataA
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/RegWriteData
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/Cycle2_FW_Out_A
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/Cycle1_FW_A
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/stage_2_5/DataA[63]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[62]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[61]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[60]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[59]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[58]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[57]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[56]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[55]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[54]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[53]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[52]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[51]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[50]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[49]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[48]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[47]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[46]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[45]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[44]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[43]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[42]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[41]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[40]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[39]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[38]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[37]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[36]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[35]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[34]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[33]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[32]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage_2_5/DataA[63]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[62]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[61]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[60]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[59]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[58]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[57]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[56]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[55]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[54]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[53]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[52]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[51]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[50]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[49]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[48]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[47]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[46]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[45]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[44]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[43]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[42]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[41]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[40]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[39]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[38]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[37]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[36]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[35]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[34]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[33]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[32]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[31]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[30]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[29]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[28]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[27]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[26]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[25]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[24]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[23]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[22]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[21]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[20]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[19]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[18]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[17]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[16]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[15]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[14]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[13]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[12]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[11]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[10]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[9]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[8]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[7]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[6]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[5]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[4]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[3]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[2]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[1]} {-radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/DataA[0]} {-radix decimal}} /cpu_pipeline_testbench/dut/stage_2_5/DataA
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/ALU_out
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Mem
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/shifter2_out
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/MUL_out
add wave -noupdate /cpu_pipeline_testbench/dut/stage4/data/mem
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {89592391 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 50
configure wave -gridperiod 100
configure wave -griddelta 2
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {236250 ns}
