# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name ref_local_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_0_V_read \
    op interface \
    ports { ref_local_0_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name ref_local_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_1_V_read \
    op interface \
    ports { ref_local_1_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name ref_local_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_2_V_read \
    op interface \
    ports { ref_local_2_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name ref_local_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_3_V_read \
    op interface \
    ports { ref_local_3_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name ref_local_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_4_V_read \
    op interface \
    ports { ref_local_4_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name ref_local_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_5_V_read \
    op interface \
    ports { ref_local_5_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name ref_local_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_6_V_read \
    op interface \
    ports { ref_local_6_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name ref_local_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_7_V_read \
    op interface \
    ports { ref_local_7_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name ref_local_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_8_V_read \
    op interface \
    ports { ref_local_8_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name ref_local_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_9_V_read \
    op interface \
    ports { ref_local_9_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name ref_local_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_10_V_read \
    op interface \
    ports { ref_local_10_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name ref_local_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_11_V_read \
    op interface \
    ports { ref_local_11_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name ref_local_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_12_V_read \
    op interface \
    ports { ref_local_12_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name ref_local_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_13_V_read \
    op interface \
    ports { ref_local_13_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name ref_local_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_14_V_read \
    op interface \
    ports { ref_local_14_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name ref_local_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_15_V_read \
    op interface \
    ports { ref_local_15_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name ref_local_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_16_V_read \
    op interface \
    ports { ref_local_16_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name ref_local_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_17_V_read \
    op interface \
    ports { ref_local_17_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name ref_local_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_18_V_read \
    op interface \
    ports { ref_local_18_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name ref_local_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_19_V_read \
    op interface \
    ports { ref_local_19_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name ref_local_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_20_V_read \
    op interface \
    ports { ref_local_20_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name ref_local_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_21_V_read \
    op interface \
    ports { ref_local_21_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name ref_local_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_22_V_read \
    op interface \
    ports { ref_local_22_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name ref_local_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_23_V_read \
    op interface \
    ports { ref_local_23_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name ref_local_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_24_V_read \
    op interface \
    ports { ref_local_24_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name ref_local_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_25_V_read \
    op interface \
    ports { ref_local_25_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name ref_local_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_26_V_read \
    op interface \
    ports { ref_local_26_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name ref_local_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_27_V_read \
    op interface \
    ports { ref_local_27_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name ref_local_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_28_V_read \
    op interface \
    ports { ref_local_28_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name ref_local_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_29_V_read \
    op interface \
    ports { ref_local_29_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name ref_local_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_30_V_read \
    op interface \
    ports { ref_local_30_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name ref_local_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_31_V_read \
    op interface \
    ports { ref_local_31_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name ref_local_32_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_32_V_read \
    op interface \
    ports { ref_local_32_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name ref_local_33_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_33_V_read \
    op interface \
    ports { ref_local_33_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name ref_local_34_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_34_V_read \
    op interface \
    ports { ref_local_34_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name ref_local_35_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_35_V_read \
    op interface \
    ports { ref_local_35_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name ref_local_36_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_36_V_read \
    op interface \
    ports { ref_local_36_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name ref_local_37_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_37_V_read \
    op interface \
    ports { ref_local_37_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name ref_local_38_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_38_V_read \
    op interface \
    ports { ref_local_38_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name ref_local_39_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_39_V_read \
    op interface \
    ports { ref_local_39_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name ref_local_40_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_40_V_read \
    op interface \
    ports { ref_local_40_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name ref_local_41_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_41_V_read \
    op interface \
    ports { ref_local_41_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name ref_local_42_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_42_V_read \
    op interface \
    ports { ref_local_42_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name ref_local_43_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_43_V_read \
    op interface \
    ports { ref_local_43_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name ref_local_44_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_44_V_read \
    op interface \
    ports { ref_local_44_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name ref_local_45_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_45_V_read \
    op interface \
    ports { ref_local_45_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name ref_local_46_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_46_V_read \
    op interface \
    ports { ref_local_46_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name ref_local_47_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_47_V_read \
    op interface \
    ports { ref_local_47_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name ref_local_48_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_48_V_read \
    op interface \
    ports { ref_local_48_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name ref_local_49_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_49_V_read \
    op interface \
    ports { ref_local_49_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name ref_local_50_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_50_V_read \
    op interface \
    ports { ref_local_50_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name ref_local_51_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_51_V_read \
    op interface \
    ports { ref_local_51_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name ref_local_52_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_52_V_read \
    op interface \
    ports { ref_local_52_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name ref_local_53_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_53_V_read \
    op interface \
    ports { ref_local_53_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name ref_local_54_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_54_V_read \
    op interface \
    ports { ref_local_54_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name ref_local_55_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_55_V_read \
    op interface \
    ports { ref_local_55_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name ref_local_56_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_56_V_read \
    op interface \
    ports { ref_local_56_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name ref_local_57_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_57_V_read \
    op interface \
    ports { ref_local_57_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name ref_local_58_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_58_V_read \
    op interface \
    ports { ref_local_58_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name ref_local_59_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_59_V_read \
    op interface \
    ports { ref_local_59_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name ref_local_60_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_60_V_read \
    op interface \
    ports { ref_local_60_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name ref_local_61_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_61_V_read \
    op interface \
    ports { ref_local_61_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name ref_local_62_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_62_V_read \
    op interface \
    ports { ref_local_62_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name ref_local_63_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ref_local_63_V_read \
    op interface \
    ports { ref_local_63_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name cmpr_local_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_0_V_read \
    op interface \
    ports { cmpr_local_0_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name cmpr_local_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_1_V_read \
    op interface \
    ports { cmpr_local_1_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name cmpr_local_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_2_V_read \
    op interface \
    ports { cmpr_local_2_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name cmpr_local_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_3_V_read \
    op interface \
    ports { cmpr_local_3_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name cmpr_local_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_4_V_read \
    op interface \
    ports { cmpr_local_4_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name cmpr_local_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_5_V_read \
    op interface \
    ports { cmpr_local_5_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name cmpr_local_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_6_V_read \
    op interface \
    ports { cmpr_local_6_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name cmpr_local_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_7_V_read \
    op interface \
    ports { cmpr_local_7_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name cmpr_local_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_8_V_read \
    op interface \
    ports { cmpr_local_8_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name cmpr_local_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_9_V_read \
    op interface \
    ports { cmpr_local_9_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name cmpr_local_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_10_V_read \
    op interface \
    ports { cmpr_local_10_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name cmpr_local_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_11_V_read \
    op interface \
    ports { cmpr_local_11_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name cmpr_local_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_12_V_read \
    op interface \
    ports { cmpr_local_12_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name cmpr_local_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_13_V_read \
    op interface \
    ports { cmpr_local_13_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name cmpr_local_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_14_V_read \
    op interface \
    ports { cmpr_local_14_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name cmpr_local_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_15_V_read \
    op interface \
    ports { cmpr_local_15_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name cmpr_local_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_16_V_read \
    op interface \
    ports { cmpr_local_16_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name cmpr_local_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_17_V_read \
    op interface \
    ports { cmpr_local_17_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name cmpr_local_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_18_V_read \
    op interface \
    ports { cmpr_local_18_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name cmpr_local_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_19_V_read \
    op interface \
    ports { cmpr_local_19_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name cmpr_local_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_20_V_read \
    op interface \
    ports { cmpr_local_20_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name cmpr_local_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_21_V_read \
    op interface \
    ports { cmpr_local_21_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name cmpr_local_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_22_V_read \
    op interface \
    ports { cmpr_local_22_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name cmpr_local_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_23_V_read \
    op interface \
    ports { cmpr_local_23_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name cmpr_local_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_24_V_read \
    op interface \
    ports { cmpr_local_24_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name cmpr_local_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_25_V_read \
    op interface \
    ports { cmpr_local_25_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name cmpr_local_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_26_V_read \
    op interface \
    ports { cmpr_local_26_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name cmpr_local_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_27_V_read \
    op interface \
    ports { cmpr_local_27_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name cmpr_local_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_28_V_read \
    op interface \
    ports { cmpr_local_28_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name cmpr_local_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_29_V_read \
    op interface \
    ports { cmpr_local_29_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name cmpr_local_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_30_V_read \
    op interface \
    ports { cmpr_local_30_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name cmpr_local_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_31_V_read \
    op interface \
    ports { cmpr_local_31_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name cmpr_local_32_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_32_V_read \
    op interface \
    ports { cmpr_local_32_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name cmpr_local_33_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_33_V_read \
    op interface \
    ports { cmpr_local_33_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name cmpr_local_34_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_34_V_read \
    op interface \
    ports { cmpr_local_34_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name cmpr_local_35_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_35_V_read \
    op interface \
    ports { cmpr_local_35_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name cmpr_local_36_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_36_V_read \
    op interface \
    ports { cmpr_local_36_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name cmpr_local_37_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_37_V_read \
    op interface \
    ports { cmpr_local_37_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name cmpr_local_38_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_38_V_read \
    op interface \
    ports { cmpr_local_38_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name cmpr_local_39_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_39_V_read \
    op interface \
    ports { cmpr_local_39_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name cmpr_local_40_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_40_V_read \
    op interface \
    ports { cmpr_local_40_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name cmpr_local_41_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_41_V_read \
    op interface \
    ports { cmpr_local_41_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name cmpr_local_42_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_42_V_read \
    op interface \
    ports { cmpr_local_42_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name cmpr_local_43_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_43_V_read \
    op interface \
    ports { cmpr_local_43_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name cmpr_local_44_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_44_V_read \
    op interface \
    ports { cmpr_local_44_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name cmpr_local_45_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_45_V_read \
    op interface \
    ports { cmpr_local_45_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name cmpr_local_46_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_46_V_read \
    op interface \
    ports { cmpr_local_46_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name cmpr_local_47_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_47_V_read \
    op interface \
    ports { cmpr_local_47_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name cmpr_local_48_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_48_V_read \
    op interface \
    ports { cmpr_local_48_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name cmpr_local_49_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_49_V_read \
    op interface \
    ports { cmpr_local_49_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name cmpr_local_50_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_50_V_read \
    op interface \
    ports { cmpr_local_50_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name cmpr_local_51_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_51_V_read \
    op interface \
    ports { cmpr_local_51_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name cmpr_local_52_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_52_V_read \
    op interface \
    ports { cmpr_local_52_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name cmpr_local_53_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_53_V_read \
    op interface \
    ports { cmpr_local_53_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name cmpr_local_54_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_54_V_read \
    op interface \
    ports { cmpr_local_54_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name cmpr_local_55_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_55_V_read \
    op interface \
    ports { cmpr_local_55_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name cmpr_local_56_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_56_V_read \
    op interface \
    ports { cmpr_local_56_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name cmpr_local_57_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_57_V_read \
    op interface \
    ports { cmpr_local_57_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name cmpr_local_58_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_58_V_read \
    op interface \
    ports { cmpr_local_58_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name cmpr_local_59_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_59_V_read \
    op interface \
    ports { cmpr_local_59_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name cmpr_local_60_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_60_V_read \
    op interface \
    ports { cmpr_local_60_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name cmpr_local_61_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_61_V_read \
    op interface \
    ports { cmpr_local_61_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name cmpr_local_62_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_62_V_read \
    op interface \
    ports { cmpr_local_62_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name cmpr_local_63_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmpr_local_63_V_read \
    op interface \
    ports { cmpr_local_63_V_read { I 1024 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name refpop_local_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_0_V_read \
    op interface \
    ports { refpop_local_0_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name refpop_local_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_1_V_read \
    op interface \
    ports { refpop_local_1_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name refpop_local_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_2_V_read \
    op interface \
    ports { refpop_local_2_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name refpop_local_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_3_V_read \
    op interface \
    ports { refpop_local_3_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name refpop_local_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_4_V_read \
    op interface \
    ports { refpop_local_4_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name refpop_local_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_5_V_read \
    op interface \
    ports { refpop_local_5_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name refpop_local_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_6_V_read \
    op interface \
    ports { refpop_local_6_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name refpop_local_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_7_V_read \
    op interface \
    ports { refpop_local_7_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name refpop_local_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_8_V_read \
    op interface \
    ports { refpop_local_8_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name refpop_local_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_9_V_read \
    op interface \
    ports { refpop_local_9_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name refpop_local_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_10_V_read \
    op interface \
    ports { refpop_local_10_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name refpop_local_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_11_V_read \
    op interface \
    ports { refpop_local_11_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name refpop_local_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_12_V_read \
    op interface \
    ports { refpop_local_12_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name refpop_local_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_13_V_read \
    op interface \
    ports { refpop_local_13_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name refpop_local_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_14_V_read \
    op interface \
    ports { refpop_local_14_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name refpop_local_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_15_V_read \
    op interface \
    ports { refpop_local_15_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name refpop_local_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_16_V_read \
    op interface \
    ports { refpop_local_16_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name refpop_local_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_17_V_read \
    op interface \
    ports { refpop_local_17_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name refpop_local_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_18_V_read \
    op interface \
    ports { refpop_local_18_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name refpop_local_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_19_V_read \
    op interface \
    ports { refpop_local_19_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name refpop_local_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_20_V_read \
    op interface \
    ports { refpop_local_20_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name refpop_local_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_21_V_read \
    op interface \
    ports { refpop_local_21_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name refpop_local_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_22_V_read \
    op interface \
    ports { refpop_local_22_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name refpop_local_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_23_V_read \
    op interface \
    ports { refpop_local_23_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name refpop_local_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_24_V_read \
    op interface \
    ports { refpop_local_24_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name refpop_local_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_25_V_read \
    op interface \
    ports { refpop_local_25_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name refpop_local_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_26_V_read \
    op interface \
    ports { refpop_local_26_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name refpop_local_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_27_V_read \
    op interface \
    ports { refpop_local_27_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name refpop_local_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_28_V_read \
    op interface \
    ports { refpop_local_28_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name refpop_local_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_29_V_read \
    op interface \
    ports { refpop_local_29_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name refpop_local_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_30_V_read \
    op interface \
    ports { refpop_local_30_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name refpop_local_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_31_V_read \
    op interface \
    ports { refpop_local_31_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name refpop_local_32_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_32_V_read \
    op interface \
    ports { refpop_local_32_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name refpop_local_33_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_33_V_read \
    op interface \
    ports { refpop_local_33_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name refpop_local_34_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_34_V_read \
    op interface \
    ports { refpop_local_34_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name refpop_local_35_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_35_V_read \
    op interface \
    ports { refpop_local_35_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name refpop_local_36_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_36_V_read \
    op interface \
    ports { refpop_local_36_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name refpop_local_37_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_37_V_read \
    op interface \
    ports { refpop_local_37_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name refpop_local_38_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_38_V_read \
    op interface \
    ports { refpop_local_38_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name refpop_local_39_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_39_V_read \
    op interface \
    ports { refpop_local_39_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name refpop_local_40_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_40_V_read \
    op interface \
    ports { refpop_local_40_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name refpop_local_41_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_41_V_read \
    op interface \
    ports { refpop_local_41_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name refpop_local_42_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_42_V_read \
    op interface \
    ports { refpop_local_42_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name refpop_local_43_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_43_V_read \
    op interface \
    ports { refpop_local_43_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name refpop_local_44_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_44_V_read \
    op interface \
    ports { refpop_local_44_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name refpop_local_45_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_45_V_read \
    op interface \
    ports { refpop_local_45_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name refpop_local_46_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_46_V_read \
    op interface \
    ports { refpop_local_46_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name refpop_local_47_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_47_V_read \
    op interface \
    ports { refpop_local_47_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name refpop_local_48_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_48_V_read \
    op interface \
    ports { refpop_local_48_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name refpop_local_49_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_49_V_read \
    op interface \
    ports { refpop_local_49_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name refpop_local_50_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_50_V_read \
    op interface \
    ports { refpop_local_50_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name refpop_local_51_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_51_V_read \
    op interface \
    ports { refpop_local_51_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name refpop_local_52_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_52_V_read \
    op interface \
    ports { refpop_local_52_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name refpop_local_53_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_53_V_read \
    op interface \
    ports { refpop_local_53_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name refpop_local_54_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_54_V_read \
    op interface \
    ports { refpop_local_54_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name refpop_local_55_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_55_V_read \
    op interface \
    ports { refpop_local_55_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name refpop_local_56_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_56_V_read \
    op interface \
    ports { refpop_local_56_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name refpop_local_57_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_57_V_read \
    op interface \
    ports { refpop_local_57_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name refpop_local_58_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_58_V_read \
    op interface \
    ports { refpop_local_58_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name refpop_local_59_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_59_V_read \
    op interface \
    ports { refpop_local_59_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name refpop_local_60_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_60_V_read \
    op interface \
    ports { refpop_local_60_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name refpop_local_61_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_61_V_read \
    op interface \
    ports { refpop_local_61_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name refpop_local_62_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_62_V_read \
    op interface \
    ports { refpop_local_62_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name refpop_local_63_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_refpop_local_63_V_read \
    op interface \
    ports { refpop_local_63_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name cmprpop_local_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_0_V_read \
    op interface \
    ports { cmprpop_local_0_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name cmprpop_local_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_1_V_read \
    op interface \
    ports { cmprpop_local_1_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name cmprpop_local_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_2_V_read \
    op interface \
    ports { cmprpop_local_2_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 723 \
    name cmprpop_local_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_3_V_read \
    op interface \
    ports { cmprpop_local_3_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 724 \
    name cmprpop_local_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_4_V_read \
    op interface \
    ports { cmprpop_local_4_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 725 \
    name cmprpop_local_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_5_V_read \
    op interface \
    ports { cmprpop_local_5_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 726 \
    name cmprpop_local_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_6_V_read \
    op interface \
    ports { cmprpop_local_6_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 727 \
    name cmprpop_local_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_7_V_read \
    op interface \
    ports { cmprpop_local_7_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 728 \
    name cmprpop_local_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_8_V_read \
    op interface \
    ports { cmprpop_local_8_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 729 \
    name cmprpop_local_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_9_V_read \
    op interface \
    ports { cmprpop_local_9_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 730 \
    name cmprpop_local_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_10_V_read \
    op interface \
    ports { cmprpop_local_10_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 731 \
    name cmprpop_local_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_11_V_read \
    op interface \
    ports { cmprpop_local_11_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 732 \
    name cmprpop_local_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_12_V_read \
    op interface \
    ports { cmprpop_local_12_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 733 \
    name cmprpop_local_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_13_V_read \
    op interface \
    ports { cmprpop_local_13_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name cmprpop_local_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_14_V_read \
    op interface \
    ports { cmprpop_local_14_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name cmprpop_local_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_15_V_read \
    op interface \
    ports { cmprpop_local_15_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name cmprpop_local_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_16_V_read \
    op interface \
    ports { cmprpop_local_16_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name cmprpop_local_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_17_V_read \
    op interface \
    ports { cmprpop_local_17_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name cmprpop_local_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_18_V_read \
    op interface \
    ports { cmprpop_local_18_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name cmprpop_local_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_19_V_read \
    op interface \
    ports { cmprpop_local_19_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name cmprpop_local_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_20_V_read \
    op interface \
    ports { cmprpop_local_20_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name cmprpop_local_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_21_V_read \
    op interface \
    ports { cmprpop_local_21_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name cmprpop_local_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_22_V_read \
    op interface \
    ports { cmprpop_local_22_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name cmprpop_local_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_23_V_read \
    op interface \
    ports { cmprpop_local_23_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name cmprpop_local_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_24_V_read \
    op interface \
    ports { cmprpop_local_24_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name cmprpop_local_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_25_V_read \
    op interface \
    ports { cmprpop_local_25_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name cmprpop_local_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_26_V_read \
    op interface \
    ports { cmprpop_local_26_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name cmprpop_local_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_27_V_read \
    op interface \
    ports { cmprpop_local_27_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name cmprpop_local_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_28_V_read \
    op interface \
    ports { cmprpop_local_28_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name cmprpop_local_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_29_V_read \
    op interface \
    ports { cmprpop_local_29_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name cmprpop_local_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_30_V_read \
    op interface \
    ports { cmprpop_local_30_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name cmprpop_local_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_31_V_read \
    op interface \
    ports { cmprpop_local_31_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name cmprpop_local_32_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_32_V_read \
    op interface \
    ports { cmprpop_local_32_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name cmprpop_local_33_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_33_V_read \
    op interface \
    ports { cmprpop_local_33_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name cmprpop_local_34_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_34_V_read \
    op interface \
    ports { cmprpop_local_34_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name cmprpop_local_35_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_35_V_read \
    op interface \
    ports { cmprpop_local_35_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name cmprpop_local_36_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_36_V_read \
    op interface \
    ports { cmprpop_local_36_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name cmprpop_local_37_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_37_V_read \
    op interface \
    ports { cmprpop_local_37_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name cmprpop_local_38_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_38_V_read \
    op interface \
    ports { cmprpop_local_38_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name cmprpop_local_39_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_39_V_read \
    op interface \
    ports { cmprpop_local_39_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name cmprpop_local_40_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_40_V_read \
    op interface \
    ports { cmprpop_local_40_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name cmprpop_local_41_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_41_V_read \
    op interface \
    ports { cmprpop_local_41_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name cmprpop_local_42_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_42_V_read \
    op interface \
    ports { cmprpop_local_42_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name cmprpop_local_43_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_43_V_read \
    op interface \
    ports { cmprpop_local_43_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name cmprpop_local_44_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_44_V_read \
    op interface \
    ports { cmprpop_local_44_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name cmprpop_local_45_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_45_V_read \
    op interface \
    ports { cmprpop_local_45_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name cmprpop_local_46_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_46_V_read \
    op interface \
    ports { cmprpop_local_46_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name cmprpop_local_47_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_47_V_read \
    op interface \
    ports { cmprpop_local_47_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name cmprpop_local_48_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_48_V_read \
    op interface \
    ports { cmprpop_local_48_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name cmprpop_local_49_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_49_V_read \
    op interface \
    ports { cmprpop_local_49_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name cmprpop_local_50_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_50_V_read \
    op interface \
    ports { cmprpop_local_50_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name cmprpop_local_51_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_51_V_read \
    op interface \
    ports { cmprpop_local_51_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name cmprpop_local_52_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_52_V_read \
    op interface \
    ports { cmprpop_local_52_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name cmprpop_local_53_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_53_V_read \
    op interface \
    ports { cmprpop_local_53_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name cmprpop_local_54_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_54_V_read \
    op interface \
    ports { cmprpop_local_54_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name cmprpop_local_55_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_55_V_read \
    op interface \
    ports { cmprpop_local_55_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name cmprpop_local_56_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_56_V_read \
    op interface \
    ports { cmprpop_local_56_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name cmprpop_local_57_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_57_V_read \
    op interface \
    ports { cmprpop_local_57_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name cmprpop_local_58_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_58_V_read \
    op interface \
    ports { cmprpop_local_58_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name cmprpop_local_59_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_59_V_read \
    op interface \
    ports { cmprpop_local_59_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name cmprpop_local_60_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_60_V_read \
    op interface \
    ports { cmprpop_local_60_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name cmprpop_local_61_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_61_V_read \
    op interface \
    ports { cmprpop_local_61_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name cmprpop_local_62_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_62_V_read \
    op interface \
    ports { cmprpop_local_62_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name cmprpop_local_63_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmprpop_local_63_V_read \
    op interface \
    ports { cmprpop_local_63_V_read { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name result_local_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_0_read \
    op interface \
    ports { result_local_0_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name result_local_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_1_read \
    op interface \
    ports { result_local_1_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name result_local_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_2_read \
    op interface \
    ports { result_local_2_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name result_local_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_3_read \
    op interface \
    ports { result_local_3_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name result_local_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_4_read \
    op interface \
    ports { result_local_4_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name result_local_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_5_read \
    op interface \
    ports { result_local_5_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name result_local_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_6_read \
    op interface \
    ports { result_local_6_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name result_local_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_7_read \
    op interface \
    ports { result_local_7_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name result_local_8_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_8_read \
    op interface \
    ports { result_local_8_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name result_local_9_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_9_read \
    op interface \
    ports { result_local_9_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name result_local_10_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_10_read \
    op interface \
    ports { result_local_10_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name result_local_11_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_11_read \
    op interface \
    ports { result_local_11_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name result_local_12_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_12_read \
    op interface \
    ports { result_local_12_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name result_local_13_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_13_read \
    op interface \
    ports { result_local_13_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name result_local_14_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_14_read \
    op interface \
    ports { result_local_14_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name result_local_15_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_15_read \
    op interface \
    ports { result_local_15_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name result_local_16_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_16_read \
    op interface \
    ports { result_local_16_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name result_local_17_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_17_read \
    op interface \
    ports { result_local_17_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name result_local_18_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_18_read \
    op interface \
    ports { result_local_18_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name result_local_19_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_19_read \
    op interface \
    ports { result_local_19_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name result_local_20_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_20_read \
    op interface \
    ports { result_local_20_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name result_local_21_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_21_read \
    op interface \
    ports { result_local_21_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name result_local_22_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_22_read \
    op interface \
    ports { result_local_22_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name result_local_23_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_23_read \
    op interface \
    ports { result_local_23_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name result_local_24_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_24_read \
    op interface \
    ports { result_local_24_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name result_local_25_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_25_read \
    op interface \
    ports { result_local_25_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name result_local_26_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_26_read \
    op interface \
    ports { result_local_26_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name result_local_27_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_27_read \
    op interface \
    ports { result_local_27_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name result_local_28_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_28_read \
    op interface \
    ports { result_local_28_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 813 \
    name result_local_29_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_29_read \
    op interface \
    ports { result_local_29_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 814 \
    name result_local_30_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_30_read \
    op interface \
    ports { result_local_30_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 815 \
    name result_local_31_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_31_read \
    op interface \
    ports { result_local_31_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 816 \
    name result_local_32_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_32_read \
    op interface \
    ports { result_local_32_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 817 \
    name result_local_33_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_33_read \
    op interface \
    ports { result_local_33_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 818 \
    name result_local_34_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_34_read \
    op interface \
    ports { result_local_34_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 819 \
    name result_local_35_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_35_read \
    op interface \
    ports { result_local_35_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 820 \
    name result_local_36_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_36_read \
    op interface \
    ports { result_local_36_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 821 \
    name result_local_37_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_37_read \
    op interface \
    ports { result_local_37_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 822 \
    name result_local_38_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_38_read \
    op interface \
    ports { result_local_38_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 823 \
    name result_local_39_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_39_read \
    op interface \
    ports { result_local_39_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 824 \
    name result_local_40_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_40_read \
    op interface \
    ports { result_local_40_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 825 \
    name result_local_41_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_41_read \
    op interface \
    ports { result_local_41_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 826 \
    name result_local_42_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_42_read \
    op interface \
    ports { result_local_42_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 827 \
    name result_local_43_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_43_read \
    op interface \
    ports { result_local_43_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 828 \
    name result_local_44_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_44_read \
    op interface \
    ports { result_local_44_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 829 \
    name result_local_45_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_45_read \
    op interface \
    ports { result_local_45_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 830 \
    name result_local_46_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_46_read \
    op interface \
    ports { result_local_46_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 831 \
    name result_local_47_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_47_read \
    op interface \
    ports { result_local_47_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 832 \
    name result_local_48_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_48_read \
    op interface \
    ports { result_local_48_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 833 \
    name result_local_49_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_49_read \
    op interface \
    ports { result_local_49_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 834 \
    name result_local_50_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_50_read \
    op interface \
    ports { result_local_50_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 835 \
    name result_local_51_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_51_read \
    op interface \
    ports { result_local_51_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 836 \
    name result_local_52_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_52_read \
    op interface \
    ports { result_local_52_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 837 \
    name result_local_53_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_53_read \
    op interface \
    ports { result_local_53_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 838 \
    name result_local_54_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_54_read \
    op interface \
    ports { result_local_54_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 839 \
    name result_local_55_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_55_read \
    op interface \
    ports { result_local_55_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 840 \
    name result_local_56_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_56_read \
    op interface \
    ports { result_local_56_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 841 \
    name result_local_57_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_57_read \
    op interface \
    ports { result_local_57_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 842 \
    name result_local_58_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_58_read \
    op interface \
    ports { result_local_58_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 843 \
    name result_local_59_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_59_read \
    op interface \
    ports { result_local_59_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 844 \
    name result_local_60_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_60_read \
    op interface \
    ports { result_local_60_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 845 \
    name result_local_61_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_61_read \
    op interface \
    ports { result_local_61_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 846 \
    name result_local_62_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_62_read \
    op interface \
    ports { result_local_62_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 847 \
    name result_local_63_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_63_read \
    op interface \
    ports { result_local_63_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 848 \
    name result_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_read \
    op interface \
    ports { result_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


