
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_38016:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf3fffff; valaddr_reg:x3; val_offset:114048*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114048*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38017:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf400000; valaddr_reg:x3; val_offset:114051*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114051*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38018:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf600000; valaddr_reg:x3; val_offset:114054*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114054*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38019:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf700000; valaddr_reg:x3; val_offset:114057*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114057*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38020:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf780000; valaddr_reg:x3; val_offset:114060*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114060*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38021:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7c0000; valaddr_reg:x3; val_offset:114063*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114063*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38022:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7e0000; valaddr_reg:x3; val_offset:114066*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114066*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38023:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7f0000; valaddr_reg:x3; val_offset:114069*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114069*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38024:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7f8000; valaddr_reg:x3; val_offset:114072*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114072*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38025:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fc000; valaddr_reg:x3; val_offset:114075*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114075*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38026:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fe000; valaddr_reg:x3; val_offset:114078*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114078*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38027:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ff000; valaddr_reg:x3; val_offset:114081*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114081*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38028:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ff800; valaddr_reg:x3; val_offset:114084*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114084*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38029:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ffc00; valaddr_reg:x3; val_offset:114087*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114087*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38030:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ffe00; valaddr_reg:x3; val_offset:114090*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114090*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38031:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fff00; valaddr_reg:x3; val_offset:114093*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114093*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38032:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fff80; valaddr_reg:x3; val_offset:114096*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114096*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38033:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fffc0; valaddr_reg:x3; val_offset:114099*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114099*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38034:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fffe0; valaddr_reg:x3; val_offset:114102*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114102*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38035:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ffff0; valaddr_reg:x3; val_offset:114105*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114105*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38036:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ffff8; valaddr_reg:x3; val_offset:114108*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114108*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38037:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ffffc; valaddr_reg:x3; val_offset:114111*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114111*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38038:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7ffffe; valaddr_reg:x3; val_offset:114114*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114114*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38039:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf7fffff; valaddr_reg:x3; val_offset:114117*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114117*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38040:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf800001; valaddr_reg:x3; val_offset:114120*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114120*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38041:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf800003; valaddr_reg:x3; val_offset:114123*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114123*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38042:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf800007; valaddr_reg:x3; val_offset:114126*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114126*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38043:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbf999999; valaddr_reg:x3; val_offset:114129*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114129*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38044:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:114132*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114132*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38045:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:114135*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114135*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38046:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:114138*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114138*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38047:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:114141*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114141*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38048:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:114144*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114144*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38049:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:114147*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114147*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38050:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:114150*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114150*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38051:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:114153*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114153*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:114156*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114156*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:114159*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114159*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:114162*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114162*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3e5119 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2b0b44 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3e5119; op2val:0x802b0b44;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:114165*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114165*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38056:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec800000; valaddr_reg:x3; val_offset:114168*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114168*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38057:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec800001; valaddr_reg:x3; val_offset:114171*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114171*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38058:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec800003; valaddr_reg:x3; val_offset:114174*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114174*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38059:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec800007; valaddr_reg:x3; val_offset:114177*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114177*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38060:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec80000f; valaddr_reg:x3; val_offset:114180*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114180*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec80001f; valaddr_reg:x3; val_offset:114183*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114183*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec80003f; valaddr_reg:x3; val_offset:114186*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114186*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec80007f; valaddr_reg:x3; val_offset:114189*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114189*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec8000ff; valaddr_reg:x3; val_offset:114192*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114192*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec8001ff; valaddr_reg:x3; val_offset:114195*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114195*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec8003ff; valaddr_reg:x3; val_offset:114198*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114198*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec8007ff; valaddr_reg:x3; val_offset:114201*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114201*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec800fff; valaddr_reg:x3; val_offset:114204*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114204*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec801fff; valaddr_reg:x3; val_offset:114207*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114207*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec803fff; valaddr_reg:x3; val_offset:114210*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114210*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec807fff; valaddr_reg:x3; val_offset:114213*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114213*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec80ffff; valaddr_reg:x3; val_offset:114216*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114216*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec81ffff; valaddr_reg:x3; val_offset:114219*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114219*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec83ffff; valaddr_reg:x3; val_offset:114222*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114222*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec87ffff; valaddr_reg:x3; val_offset:114225*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114225*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec8fffff; valaddr_reg:x3; val_offset:114228*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114228*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xec9fffff; valaddr_reg:x3; val_offset:114231*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114231*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecbfffff; valaddr_reg:x3; val_offset:114234*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114234*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecc00000; valaddr_reg:x3; val_offset:114237*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114237*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xece00000; valaddr_reg:x3; val_offset:114240*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114240*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecf00000; valaddr_reg:x3; val_offset:114243*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114243*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecf80000; valaddr_reg:x3; val_offset:114246*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114246*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfc0000; valaddr_reg:x3; val_offset:114249*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114249*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfe0000; valaddr_reg:x3; val_offset:114252*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114252*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecff0000; valaddr_reg:x3; val_offset:114255*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114255*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecff8000; valaddr_reg:x3; val_offset:114258*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114258*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffc000; valaddr_reg:x3; val_offset:114261*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114261*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffe000; valaddr_reg:x3; val_offset:114264*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114264*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfff000; valaddr_reg:x3; val_offset:114267*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114267*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfff800; valaddr_reg:x3; val_offset:114270*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114270*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfffc00; valaddr_reg:x3; val_offset:114273*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114273*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfffe00; valaddr_reg:x3; val_offset:114276*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114276*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffff00; valaddr_reg:x3; val_offset:114279*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114279*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffff80; valaddr_reg:x3; val_offset:114282*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114282*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffffc0; valaddr_reg:x3; val_offset:114285*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114285*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffffe0; valaddr_reg:x3; val_offset:114288*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114288*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfffff0; valaddr_reg:x3; val_offset:114291*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114291*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfffff8; valaddr_reg:x3; val_offset:114294*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114294*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfffffc; valaddr_reg:x3; val_offset:114297*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114297*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecfffffe; valaddr_reg:x3; val_offset:114300*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114300*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xd9 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xecffffff; valaddr_reg:x3; val_offset:114303*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114303*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff000001; valaddr_reg:x3; val_offset:114306*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114306*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff000003; valaddr_reg:x3; val_offset:114309*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114309*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff000007; valaddr_reg:x3; val_offset:114312*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114312*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff199999; valaddr_reg:x3; val_offset:114315*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114315*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff249249; valaddr_reg:x3; val_offset:114318*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114318*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff333333; valaddr_reg:x3; val_offset:114321*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114321*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:114324*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114324*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:114327*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114327*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff444444; valaddr_reg:x3; val_offset:114330*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114330*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:114333*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114333*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:114336*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114336*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff666666; valaddr_reg:x3; val_offset:114339*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114339*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:114342*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114342*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:114345*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114345*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:114348*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114348*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3f4d64 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x2b4a00 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3f4d64; op2val:0xbfab4a00;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:114351*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114351*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38118:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64000000; valaddr_reg:x3; val_offset:114354*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114354*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38119:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64000001; valaddr_reg:x3; val_offset:114357*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114357*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38120:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64000003; valaddr_reg:x3; val_offset:114360*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114360*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38121:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64000007; valaddr_reg:x3; val_offset:114363*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114363*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38122:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400000f; valaddr_reg:x3; val_offset:114366*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114366*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38123:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400003f; valaddr_reg:x3; val_offset:114369*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114369*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38124:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400007f; valaddr_reg:x3; val_offset:114372*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114372*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38125:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x640000ff; valaddr_reg:x3; val_offset:114375*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114375*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38126:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x640001ff; valaddr_reg:x3; val_offset:114378*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114378*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38127:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x640003ff; valaddr_reg:x3; val_offset:114381*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114381*0 + 3*297*FLEN/8, x4, x1, x2)

inst_38128:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x640007ff; valaddr_reg:x3; val_offset:114384*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114384*0 + 3*297*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3208642559,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3208642560,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3210739712,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3211788288,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212312576,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212574720,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212705792,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212771328,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212804096,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212820480,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212828672,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212832768,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212834816,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212835840,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836352,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836608,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836736,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836800,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836832,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836848,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836856,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836860,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836862,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836863,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2134790425,32,FLEN)
NAN_BOXED(2150304580,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811584,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811585,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811587,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811591,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811599,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811615,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811647,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811711,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967811839,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967812095,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967812607,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967813631,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967815679,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967819775,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967827967,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967844351,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967877119,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3967942655,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3968073727,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3968335871,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3968860159,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3969908735,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3972005887,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3972005888,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3974103040,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3975151616,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3975675904,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3975938048,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976069120,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976134656,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976167424,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976183808,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976192000,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976196096,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976198144,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976199168,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976199680,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976199936,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200064,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200128,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200160,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200176,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200184,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200188,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200190,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(3976200191,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2134855012,32,FLEN)
NAN_BOXED(3215673856,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721600,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721601,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721603,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721607,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721615,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721663,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721727,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721855,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677722111,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677722623,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677723647,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
