 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Mon May  2 16:32:18 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  1.49%

  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/mul1_reg[12]/CP (DFQD1BWP)                        0.00       0.06 r
  node0/mul1_reg[12]/Q (DFQD1BWP)                         0.08       0.14 f
  U12182/ZN (CKND0BWP)                                    0.05 *     0.20 r
  U7577/ZN (CKND2D2BWP)                                   0.07 *     0.26 f
  U11877/ZN (NR2XD0BWP)                                   0.05 *     0.31 r
  U67/ZN (CKND0BWP)                                       0.05 *     0.36 f
  U12175/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_213_2/U1_1/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_213_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.51 f
  add_0_root_add_213_2/U1_2/S (FA1D0BWP)                  0.05 *     0.56 r
  U11772/ZN (IOA21D0BWP)                                  0.05 *     0.62 r
  U198/ZN (CKND0BWP)                                      0.05 *     0.67 f
  U8891/ZN (NR2D0BWP)                                     0.04 *     0.70 r
  node1/mult_133/S2_2_1/CO (FA1D0BWP)                     0.08 *     0.79 r
  node1/mult_133/S2_3_1/CO (FA1D0BWP)                     0.07 *     0.86 r
  node1/mult_133/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.92 r
  node1/mult_133/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.99 r
  node1/mult_133/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.06 r
  node1/mult_133/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.13 r
  node1/mult_133/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_133/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.26 r
  node1/mult_133/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.33 r
  node1/mult_133/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.39 r
  node1/mult_133/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.46 r
  node1/mult_133/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.53 r
  node1/mult_133/S4_1/S (FA1D0BWP)                        0.07 *     1.60 r
  U2795/Z (XOR2D0BWP)                                     0.04 *     1.64 f
  U7763/Z (CKAN2D0BWP)                                    0.03 *     1.67 f
  U7616/ZN (NR2D0BWP)                                     0.03 *     1.70 r
  U2791/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node1/add_2_root_add_0_root_add_133_3/U1_15/S (FA1D0BWP)
                                                          0.11 *     1.87 r
  node1/add_0_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.96 r
  node1/add_0_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/add_0_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.08 r
  node1/add_0_root_add_0_root_add_133_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.11 r
  node1/add_0_root_add_0_root_add_133_3/U1_20/Z (XOR3D0BWP)
                                                          0.04 *     2.15 r
  node1/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.14 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.19 r
  U7579/ZN (CKND2D2BWP)                                   0.07 *     0.26 f
  U6580/ZN (NR2XD0BWP)                                    0.05 *     0.31 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.35 f
  U12178/ZN (NR2D0BWP)                                    0.04 *     0.39 r
  add_1_root_add_210_2/U1_1/S (FA1D0BWP)                  0.05 *     0.44 f
  add_0_root_add_210_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.50 f
  add_0_root_add_210_2/U1_2/S (FA1D0BWP)                  0.05 *     0.55 r
  U11779/ZN (IOA21D0BWP)                                  0.05 *     0.59 r
  U225/ZN (CKND0BWP)                                      0.05 *     0.64 f
  U8699/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node1/mult_130_3/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node1/mult_130_3/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_130_3/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node1/mult_130_3/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node1/mult_130_3/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node1/mult_130_3/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_130_3/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node1/mult_130_3/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node1/mult_130_3/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_130_3/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.37 r
  node1/mult_130_3/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.44 r
  node1/mult_130_3/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node1/mult_130_3/S4_0/CO (FA1D0BWP)                     0.07 *     1.57 r
  U2307/Z (XOR2D0BWP)                                     0.05 *     1.62 f
  U7807/ZN (NR2D0BWP)                                     0.04 *     1.65 r
  U7621/ZN (NR2D0BWP)                                     0.02 *     1.67 f
  U2303/Z (XOR2D0BWP)                                     0.05 *     1.72 r
  node1/add_2_root_add_0_root_add_130_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.81 f
  node1/add_0_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.90 f
  node1/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.94 f
  node1/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.98 f
  node1/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.02 f
  node1/add_0_root_add_0_root_add_130_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.06 f
  node1/add_0_root_add_0_root_add_130_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.13 r
  node1/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8725/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_131_2/S2_2_1/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_131_2/S2_3_1/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_131_2/S2_4_1/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_131_2/S2_5_1/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_131_2/S2_6_1/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.10 r
  node0/mult_131_2/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_131_2/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_131_2/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_131_2/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.37 r
  node0/mult_131_2/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.44 r
  node0/mult_131_2/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.50 r
  node0/mult_131_2/S4_1/S (FA1D0BWP)                      0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.04 *     1.62 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.67 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.72 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.79 f
  U382/Z (BUFFD1BWP)                                      0.04 *     1.83 f
  node0/add_0_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.90 f
  node0/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.94 f
  node0/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.97 f
  U387/Z (BUFFD1BWP)                                      0.03 *     2.01 f
  node0/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.05 f
  node0/add_0_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.09 f
  node0/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.14 r
  node0/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.07       2.57
  clock uncertainty                                      -0.15       2.42
  node0/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.42 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.14 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.19 r
  U7580/ZN (ND2D1BWP)                                     0.07 *     0.26 f
  U11884/ZN (NR2D0BWP)                                    0.05 *     0.31 r
  U11250/ZN (CKND0BWP)                                    0.05 *     0.36 f
  U12181/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_216_2/U1_1/CO (FA1D0BWP)                 0.04 *     0.45 r
  add_1_root_add_216_2/U1_2/S (FA1D0BWP)                  0.05 *     0.50 f
  add_0_root_add_216_2/U1_2/S (FA1D0BWP)                  0.07 *     0.57 r
  U11808/ZN (IOA21D0BWP)                                  0.05 *     0.62 r
  U194/ZN (CKND0BWP)                                      0.05 *     0.67 f
  U8593/ZN (NR2D0BWP)                                     0.04 *     0.71 r
  node1/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.79 r
  node1/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.86 r
  node1/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.93 r
  node1/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     1.00 r
  node1/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.07 r
  node1/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.34 r
  node1/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.48 r
  node1/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.54 r
  node1/mult_134_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.61 r
  U2366/Z (XOR2D0BWP)                                     0.05 *     1.66 f
  U7806/ZN (NR2D0BWP)                                     0.04 *     1.69 r
  U7610/ZN (NR2D0BWP)                                     0.02 *     1.71 f
  U2362/Z (CKXOR2D1BWP)                                   0.06 *     1.77 r
  node1/add_1_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.85 r
  node1/add_1_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.88 r
  node1/add_1_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.92 r
  node1/add_1_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.96 r
  node1/add_1_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  node1/add_1_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.05 f
  node1/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.09 *     2.13 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.14 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.19 r
  U7580/ZN (ND2D1BWP)                                     0.07 *     0.26 f
  U11884/ZN (NR2D0BWP)                                    0.05 *     0.31 r
  U11250/ZN (CKND0BWP)                                    0.05 *     0.36 f
  U12180/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_211_2/U1_1/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_211_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.51 f
  add_0_root_add_211_2/U1_2/S (FA1D0BWP)                  0.05 *     0.56 r
  U11807/ZN (IOA21D1BWP)                                  0.05 *     0.61 r
  U189/ZN (INVD0BWP)                                      0.05 *     0.67 f
  U8591/ZN (NR2D0BWP)                                     0.04 *     0.71 r
  node1/mult_131_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.79 r
  node1/mult_131_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.86 r
  node1/mult_131_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.93 r
  node1/mult_131_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     1.00 r
  node1/mult_131_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.07 r
  node1/mult_131_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_131_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_131_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_131_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_131_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.42 r
  node1/mult_131_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_131_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.56 r
  node1/mult_131_4/S4_0/S (FA1D0BWP)                      0.08 *     1.64 r
  U9332/ZN (INR2D0BWP)                                    0.04 *     1.69 r
  U7772/Z (CKAN2D0BWP)                                    0.03 *     1.72 r
  U7609/ZN (NR2D0BWP)                                     0.01 *     1.73 f
  U2867/Z (XOR2D0BWP)                                     0.05 *     1.79 r
  node1/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.85 r
  node1/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.89 r
  node1/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.93 r
  node1/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.97 r
  node1/add_1_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.01 r
  node1/add_1_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.06 f
  node1/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.14 r
  node1/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.07       2.57
  clock uncertainty                                      -0.15       2.42
  node1/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.42 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/mul1_reg[12]/CP (DFQD1BWP)                        0.00       0.06 r
  node0/mul1_reg[12]/Q (DFQD1BWP)                         0.08       0.14 f
  U12182/ZN (CKND0BWP)                                    0.05 *     0.20 r
  U7577/ZN (CKND2D2BWP)                                   0.07 *     0.26 f
  U11877/ZN (NR2XD0BWP)                                   0.05 *     0.31 r
  U67/ZN (CKND0BWP)                                       0.05 *     0.36 f
  U12175/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_213_2/U1_1/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_213_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.51 f
  add_0_root_add_213_2/U1_2/S (FA1D0BWP)                  0.05 *     0.56 r
  U11772/ZN (IOA21D0BWP)                                  0.05 *     0.62 r
  U198/ZN (CKND0BWP)                                      0.05 *     0.67 f
  U8891/ZN (NR2D0BWP)                                     0.04 *     0.70 r
  node1/mult_133/S2_2_1/CO (FA1D0BWP)                     0.08 *     0.79 r
  node1/mult_133/S2_3_1/CO (FA1D0BWP)                     0.07 *     0.86 r
  node1/mult_133/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.92 r
  node1/mult_133/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.99 r
  node1/mult_133/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.06 r
  node1/mult_133/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.13 r
  node1/mult_133/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_133/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.26 r
  node1/mult_133/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.33 r
  node1/mult_133/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.39 r
  node1/mult_133/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.46 r
  node1/mult_133/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.53 r
  node1/mult_133/S4_1/S (FA1D0BWP)                        0.07 *     1.60 r
  U2795/Z (XOR2D0BWP)                                     0.04 *     1.64 f
  U7763/Z (CKAN2D0BWP)                                    0.03 *     1.67 f
  U7616/ZN (NR2D0BWP)                                     0.03 *     1.70 r
  U2791/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node1/add_2_root_add_0_root_add_133_3/U1_15/S (FA1D0BWP)
                                                          0.11 *     1.87 r
  node1/add_0_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.96 r
  node1/add_0_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/add_0_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.08 r
  node1/add_0_root_add_0_root_add_133_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.11 r
  node1/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8725/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_131_2/S2_2_1/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_131_2/S2_3_1/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_131_2/S2_4_1/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_131_2/S2_5_1/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_131_2/S2_6_1/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.10 r
  node0/mult_131_2/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_131_2/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_131_2/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_131_2/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.37 r
  node0/mult_131_2/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.44 r
  node0/mult_131_2/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.50 r
  node0/mult_131_2/S4_1/S (FA1D0BWP)                      0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.04 *     1.62 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.67 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.72 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.80 r
  U382/Z (BUFFD1BWP)                                      0.04 *     1.84 r
  node0/add_0_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.91 r
  node0/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  U387/Z (BUFFD1BWP)                                      0.03 *     2.02 r
  node0/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.06 r
  node0/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.11 r
  node0/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.07       2.57
  clock uncertainty                                      -0.15       2.42
  node0/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.42 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.14 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.19 r
  U7579/ZN (CKND2D2BWP)                                   0.07 *     0.26 f
  U6580/ZN (NR2XD0BWP)                                    0.05 *     0.31 r
  U158/ZN (CKND0BWP)                                      0.05 *     0.35 f
  U12178/ZN (NR2D0BWP)                                    0.04 *     0.39 r
  add_1_root_add_210_2/U1_1/S (FA1D0BWP)                  0.05 *     0.44 f
  add_0_root_add_210_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.50 f
  add_0_root_add_210_2/U1_2/S (FA1D0BWP)                  0.05 *     0.55 r
  U11779/ZN (IOA21D0BWP)                                  0.05 *     0.59 r
  U225/ZN (CKND0BWP)                                      0.05 *     0.64 f
  U8699/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node1/mult_130_3/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node1/mult_130_3/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node1/mult_130_3/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node1/mult_130_3/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node1/mult_130_3/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node1/mult_130_3/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node1/mult_130_3/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node1/mult_130_3/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node1/mult_130_3/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.30 r
  node1/mult_130_3/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.37 r
  node1/mult_130_3/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.44 r
  node1/mult_130_3/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.51 r
  node1/mult_130_3/S4_0/CO (FA1D0BWP)                     0.07 *     1.57 r
  U2307/Z (XOR2D0BWP)                                     0.05 *     1.62 f
  U7807/ZN (NR2D0BWP)                                     0.04 *     1.65 r
  U7621/ZN (NR2D0BWP)                                     0.02 *     1.67 f
  U2303/Z (XOR2D0BWP)                                     0.05 *     1.72 r
  node1/add_2_root_add_0_root_add_130_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.81 f
  node1/add_0_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.90 f
  node1/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.94 f
  node1/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.98 f
  node1/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.02 f
  node1/add_0_root_add_0_root_add_130_3/U1_19/S (FA1D0BWP)
                                                          0.08 *     2.10 r
  node1/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.14 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.19 r
  U7580/ZN (ND2D1BWP)                                     0.07 *     0.26 f
  U11884/ZN (NR2D0BWP)                                    0.05 *     0.31 r
  U11250/ZN (CKND0BWP)                                    0.05 *     0.36 f
  U12180/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_211_2/U1_1/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_211_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.51 f
  add_0_root_add_211_2/U1_2/S (FA1D0BWP)                  0.05 *     0.56 r
  U11807/ZN (IOA21D1BWP)                                  0.05 *     0.61 r
  U189/ZN (INVD0BWP)                                      0.05 *     0.67 f
  U8591/ZN (NR2D0BWP)                                     0.04 *     0.71 r
  node1/mult_131_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.79 r
  node1/mult_131_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.86 r
  node1/mult_131_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.93 r
  node1/mult_131_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     1.00 r
  node1/mult_131_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.07 r
  node1/mult_131_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_131_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_131_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_131_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_131_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.42 r
  node1/mult_131_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_131_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.56 r
  node1/mult_131_4/S4_0/S (FA1D0BWP)                      0.08 *     1.64 r
  U9332/ZN (INR2D0BWP)                                    0.04 *     1.69 r
  U7772/Z (CKAN2D0BWP)                                    0.03 *     1.72 r
  U7609/ZN (NR2D0BWP)                                     0.01 *     1.73 f
  U2867/Z (XOR2D0BWP)                                     0.05 *     1.79 r
  node1/add_1_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.86 f
  node1/add_0_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.92 f
  node1/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node1/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node1/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.10 r
  node1/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.07       2.57
  clock uncertainty                                      -0.15       2.42
  node1/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.42 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: node0/y_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/y_comp_ready_reg/CP (DFCNQD1BWP)                  0.00       0.05 r
  node0/y_comp_ready_reg/Q (DFCNQD1BWP)                   0.08       0.14 r
  U25/Z (BUFFD2BWP)                                       0.05 *     0.19 r
  U7580/ZN (ND2D1BWP)                                     0.07 *     0.26 f
  U11884/ZN (NR2D0BWP)                                    0.05 *     0.31 r
  U11250/ZN (CKND0BWP)                                    0.05 *     0.36 f
  U12181/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_216_2/U1_1/CO (FA1D0BWP)                 0.04 *     0.45 r
  add_1_root_add_216_2/U1_2/S (FA1D0BWP)                  0.05 *     0.50 f
  add_0_root_add_216_2/U1_2/S (FA1D0BWP)                  0.07 *     0.57 r
  U11808/ZN (IOA21D0BWP)                                  0.05 *     0.62 r
  U194/ZN (CKND0BWP)                                      0.05 *     0.67 f
  U8593/ZN (NR2D0BWP)                                     0.04 *     0.71 r
  node1/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.79 r
  node1/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.86 r
  node1/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.93 r
  node1/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     1.00 r
  node1/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.07 r
  node1/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.34 r
  node1/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.48 r
  node1/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.54 r
  node1/mult_134_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.61 r
  U2366/Z (XOR2D0BWP)                                     0.05 *     1.66 f
  U7806/ZN (NR2D0BWP)                                     0.04 *     1.69 r
  U7610/ZN (NR2D0BWP)                                     0.02 *     1.71 f
  U2362/Z (CKXOR2D1BWP)                                   0.06 *     1.77 r
  node1/add_1_root_add_0_root_add_134_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.86 f
  node1/add_0_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.92 f
  node1/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.95 f
  node1/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 f
  node1/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.03 f
  node1/add_0_root_add_0_root_add_134_3/U1_19/S (FA1D0BWP)
                                                          0.06 *     2.09 r
  node1/mul4_reg[19]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12110/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12108/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U630/S (FA1D0BWP)                                       0.05 *     0.34 f
  U632/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U650/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12107/ZN (AOI22D0BWP)                                  0.04 *     0.51 f
  U11765/ZN (IOA21D0BWP)                                  0.05 *     0.55 r
  U197/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U8567/ZN (NR2D0BWP)                                     0.04 *     0.65 r
  node0/mult_133/S2_2_1/CO (FA1D0BWP)                     0.08 *     0.73 r
  node0/mult_133/S2_3_1/CO (FA1D0BWP)                     0.07 *     0.80 r
  node0/mult_133/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.87 r
  node0/mult_133/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.93 r
  node0/mult_133/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.00 r
  node0/mult_133/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.07 r
  node0/mult_133/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.14 r
  node0/mult_133/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.21 r
  node0/mult_133/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.28 r
  node0/mult_133/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.35 r
  node0/mult_133/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.41 r
  node0/mult_133/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.48 r
  node0/mult_133/S4_1/S (FA1D0BWP)                        0.07 *     1.55 r
  U5324/Z (XOR2D0BWP)                                     0.04 *     1.59 f
  U7711/Z (CKAN2D0BWP)                                    0.03 *     1.62 f
  U7597/ZN (NR2D0BWP)                                     0.03 *     1.65 r
  U5320/Z (CKXOR2D1BWP)                                   0.07 *     1.71 f
  node0/add_2_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.80 f
  node0/add_2_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.83 f
  node0/add_2_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.87 f
  node0/add_2_root_add_0_root_add_133_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node0/add_2_root_add_0_root_add_133_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     1.95 f
  node0/add_0_root_add_0_root_add_133_3/U1_19/CO (FA1D0BWP)
                                                          0.07 *     2.02 f
  node0/add_0_root_add_0_root_add_133_3/U1_20/Z (XOR3D0BWP)
                                                          0.07 *     2.09 r
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: node1/out0_n0_reg[18]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   1.25       1.25
  clock network delay (propagated)                        0.06       1.31
  node1/out0_n0_reg[18]/CPN (DFND1BWP)                    0.00       1.31 f
  node1/out0_n0_reg[18]/QN (DFND1BWP)                     0.10       1.41 f
  U475/Z (BUFFD1BWP)                                      0.04 *     1.45 f
  U7300/ZN (INVD8BWP)                                     0.05 *     1.50 r
  out0_node2[18] (out)                                    0.03 *     1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  output external delay                                  -0.50       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: node1/out0_n0_reg[17]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   1.25       1.25
  clock network delay (propagated)                        0.06       1.31
  node1/out0_n0_reg[17]/CPN (DFND1BWP)                    0.00       1.31 f
  node1/out0_n0_reg[17]/QN (DFND1BWP)                     0.10       1.41 f
  U476/Z (BUFFD1BWP)                                      0.04 *     1.45 f
  U7299/ZN (INVD8BWP)                                     0.05 *     1.50 r
  out0_node2[17] (out)                                    0.03 *     1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  output external delay                                  -0.50       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12110/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12108/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U630/S (FA1D0BWP)                                       0.05 *     0.34 f
  U632/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U650/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12107/ZN (AOI22D0BWP)                                  0.04 *     0.51 f
  U11764/ZN (IOA21D1BWP)                                  0.05 *     0.56 r
  U178/ZN (CKND0BWP)                                      0.05 *     0.61 f
  U11767/ZN (NR2D0BWP)                                    0.04 *     0.65 r
  node0/mult_130/S1_2_0/CO (FA1D0BWP)                     0.08 *     0.74 r
  node0/mult_130/S1_3_0/CO (FA1D0BWP)                     0.07 *     0.81 r
  node0/mult_130/S1_4_0/CO (FA1D0BWP)                     0.07 *     0.88 r
  node0/mult_130/S1_5_0/CO (FA1D0BWP)                     0.07 *     0.95 r
  node0/mult_130/S1_6_0/CO (FA1D0BWP)                     0.07 *     1.02 r
  node0/mult_130/S1_7_0/CO (FA1D0BWP)                     0.07 *     1.09 r
  node0/mult_130/S1_8_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node0/mult_130/S1_9_0/CO (FA1D0BWP)                     0.07 *     1.22 r
  node0/mult_130/S1_10_0/CO (FA1D0BWP)                    0.07 *     1.29 r
  node0/mult_130/S1_11_0/CO (FA1D0BWP)                    0.07 *     1.35 r
  node0/mult_130/S1_12_0/CO (FA1D0BWP)                    0.07 *     1.42 r
  node0/mult_130/S1_13_0/CO (FA1D0BWP)                    0.07 *     1.49 r
  node0/mult_130/S4_0/CO (FA1D0BWP)                       0.07 *     1.55 r
  U5446/Z (XOR2D0BWP)                                     0.05 *     1.60 f
  U7709/Z (CKAN2D0BWP)                                    0.03 *     1.63 f
  U7595/ZN (NR2D0BWP)                                     0.03 *     1.65 r
  U5442/Z (XOR2D0BWP)                                     0.06 *     1.71 f
  node0/add_2_root_add_0_root_add_130_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.80 f
  node0/add_0_root_add_0_root_add_130_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.88 f
  node0/add_0_root_add_0_root_add_130_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.92 f
  node0/add_0_root_add_0_root_add_130_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.96 f
  node0/add_0_root_add_0_root_add_130_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node0/add_0_root_add_0_root_add_130_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node0/add_0_root_add_0_root_add_130_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.09 r
  node0/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U12128/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12126/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U625/S (FA1D0BWP)                                       0.05 *     0.34 f
  U627/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U645/S (FA1D0BWP)                                       0.06 *     0.47 r
  U12125/ZN (AOI22D4BWP)                                  0.04 *     0.52 f
  U11778/ZN (IOA21D1BWP)                                  0.04 *     0.56 r
  U193/ZN (INVD0BWP)                                      0.05 *     0.60 f
  U8489/ZN (NR2D0BWP)                                     0.04 *     0.64 r
  node0/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.73 r
  node0/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.80 r
  node0/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.87 r
  node0/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.93 r
  node0/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.00 r
  node0/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.07 r
  node0/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node0/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node0/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.28 r
  node0/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node0/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.42 r
  node0/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.08 *     1.49 r
  node0/mult_134_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.57 r
  U4881/Z (XOR2D0BWP)                                     0.05 *     1.62 f
  U7796/ZN (NR2D0BWP)                                     0.03 *     1.65 r
  U7602/ZN (NR2D0BWP)                                     0.02 *     1.67 f
  U4877/Z (XOR2D0BWP)                                     0.05 *     1.72 r
  node0/add_1_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.79 r
  node0/add_1_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.83 r
  node0/add_1_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.87 r
  node0/add_1_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.91 r
  node0/add_1_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.95 r
  node0/add_1_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.00 f
  node0/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.08 r
  node0/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node0/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12114/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U639/S (FA1D0BWP)                                       0.05 *     0.34 f
  U641/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U656/S (FA1D0BWP)                                       0.05 *     0.47 r
  U12111/ZN (AOI22D1BWP)                                  0.03 *     0.50 f
  U11770/ZN (IOA21D0BWP)                                  0.03 *     0.53 r
  U174/Z (BUFFD2BWP)                                      0.05 *     0.58 r
  U175/ZN (CKND0BWP)                                      0.06 *     0.64 f
  U8725/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_131_2/S2_2_1/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_131_2/S2_3_1/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_131_2/S2_4_1/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_131_2/S2_5_1/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_131_2/S2_6_1/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_131_2/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.10 r
  node0/mult_131_2/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_131_2/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_131_2/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_131_2/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.37 r
  node0/mult_131_2/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.44 r
  node0/mult_131_2/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.50 r
  node0/mult_131_2/S4_1/S (FA1D0BWP)                      0.07 *     1.58 r
  U5541/Z (XOR2D0BWP)                                     0.04 *     1.62 f
  U7722/Z (CKAN2D0BWP)                                    0.03 *     1.64 f
  U7604/ZN (NR2D0BWP)                                     0.02 *     1.67 r
  U5537/Z (XOR2D0BWP)                                     0.05 *     1.72 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.80 r
  U382/Z (BUFFD1BWP)                                      0.04 *     1.84 r
  node0/add_0_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.91 r
  node0/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.95 r
  node0/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  U387/Z (BUFFD1BWP)                                      0.03 *     2.02 r
  node0/add_0_root_add_0_root_add_131_3/U1_18/S (FA1D0BWP)
                                                          0.06 *     2.08 r
  node0/mul2_reg[18]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.07       2.57
  clock uncertainty                                      -0.15       2.42
  node0/mul2_reg[18]/CP (DFQD1BWP)                        0.00       2.42 r
  library setup time                                     -0.01       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: node0/mul1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.06       0.06
  node0/mul1_reg[12]/CP (DFQD1BWP)                        0.00       0.06 r
  node0/mul1_reg[12]/Q (DFQD1BWP)                         0.08       0.14 f
  U12182/ZN (CKND0BWP)                                    0.05 *     0.20 r
  U7577/ZN (CKND2D2BWP)                                   0.07 *     0.26 f
  U11877/ZN (NR2XD0BWP)                                   0.05 *     0.31 r
  U67/ZN (CKND0BWP)                                       0.05 *     0.36 f
  U12175/ZN (NR2D0BWP)                                    0.04 *     0.40 r
  add_1_root_add_213_2/U1_1/S (FA1D0BWP)                  0.05 *     0.45 f
  add_0_root_add_213_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.51 f
  add_0_root_add_213_2/U1_2/S (FA1D0BWP)                  0.05 *     0.56 r
  U11772/ZN (IOA21D0BWP)                                  0.05 *     0.62 r
  U198/ZN (CKND0BWP)                                      0.05 *     0.67 f
  U8891/ZN (NR2D0BWP)                                     0.04 *     0.70 r
  node1/mult_133/S2_2_1/CO (FA1D0BWP)                     0.08 *     0.79 r
  node1/mult_133/S2_3_1/CO (FA1D0BWP)                     0.07 *     0.86 r
  node1/mult_133/S2_4_1/CO (FA1D0BWP)                     0.07 *     0.92 r
  node1/mult_133/S2_5_1/CO (FA1D0BWP)                     0.07 *     0.99 r
  node1/mult_133/S2_6_1/CO (FA1D0BWP)                     0.07 *     1.06 r
  node1/mult_133/S2_7_1/CO (FA1D0BWP)                     0.07 *     1.13 r
  node1/mult_133/S2_8_1/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_133/S2_9_1/CO (FA1D0BWP)                     0.07 *     1.26 r
  node1/mult_133/S2_10_1/CO (FA1D0BWP)                    0.07 *     1.33 r
  node1/mult_133/S2_11_1/CO (FA1D0BWP)                    0.07 *     1.39 r
  node1/mult_133/S2_12_1/CO (FA1D0BWP)                    0.07 *     1.46 r
  node1/mult_133/S2_13_1/CO (FA1D0BWP)                    0.07 *     1.53 r
  node1/mult_133/S4_1/S (FA1D0BWP)                        0.07 *     1.60 r
  U2795/Z (XOR2D0BWP)                                     0.04 *     1.64 f
  U7763/Z (CKAN2D0BWP)                                    0.03 *     1.67 f
  U7616/ZN (NR2D0BWP)                                     0.03 *     1.70 r
  U2791/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node1/add_2_root_add_0_root_add_133_3/U1_15/S (FA1D0BWP)
                                                          0.11 *     1.87 r
  node1/add_0_root_add_0_root_add_133_3/U1_15/CO (FA1D0BWP)
                                                          0.09 *     1.96 r
  node1/add_0_root_add_0_root_add_133_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_0_root_add_0_root_add_133_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/add_0_root_add_0_root_add_133_3/U1_18/S (FA1D0BWP)
                                                          0.04 *     2.08 r
  node1/mul3_reg[18]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (propagated)                        0.06       2.56
  clock uncertainty                                      -0.15       2.41
  node1/mul3_reg[18]/CP (DFQD1BWP)                        0.00       2.41 r
  library setup time                                      0.00       2.41
  data required time                                                 2.41
  --------------------------------------------------------------------------
  data required time                                                 2.41
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: node0/out1_n0_reg[1]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node0[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    1.25       1.25
  clock network delay (propagated)         0.06       1.31
  node0/out1_n0_reg[1]/CPN (DFND1BWP)      0.00       1.31 f
  node0/out1_n0_reg[1]/Q (DFND1BWP)        0.11       1.42 r
  U439/Z (BUFFD6BWP)                       0.07 *     1.50 r
  out1_node0[1] (out)                      0.02 *     1.51 r
  data arrival time                                   1.51

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clock uncertainty                       -0.15       2.35
  output external delay                   -0.50       1.85
  data required time                                  1.85
  -----------------------------------------------------------
  data required time                                  1.85
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: node0/out1_n0_reg[0]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node0[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    1.25       1.25
  clock network delay (propagated)         0.06       1.31
  node0/out1_n0_reg[0]/CPN (DFND1BWP)      0.00       1.31 f
  node0/out1_n0_reg[0]/QN (DFND1BWP)       0.11       1.42 f
  U7176/ZN (CKND8BWP)                      0.05 *     1.47 r
  out1_node0[0] (out)                      0.04 *     1.51 r
  data arrival time                                   1.51

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clock uncertainty                       -0.15       2.35
  output external delay                   -0.50       1.85
  data required time                                  1.85
  -----------------------------------------------------------
  data required time                                  1.85
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: node0/out0_n1_reg[7]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    1.25       1.25
  clock network delay (propagated)         0.06       1.31
  node0/out0_n1_reg[7]/CPN (DFND1BWP)      0.00       1.31 f
  node0/out0_n1_reg[7]/QN (DFND1BWP)       0.11       1.43 f
  U7170/ZN (INVD6BWP)                      0.06 *     1.49 r
  out0_node1[7] (out)                      0.02 *     1.51 r
  data arrival time                                   1.51

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clock uncertainty                       -0.15       2.35
  output external delay                   -0.50       1.85
  data required time                                  1.85
  -----------------------------------------------------------
  data required time                                  1.85
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.34


1
