void F_1 ( const unsigned char * V_1 , unsigned char * V_2 , int V_3 ,\r\nlong V_4 , T_1 * V_5 ,\r\nT_2 * V_6 )\r\n{\r\nregister T_3 V_7 , V_8 , V_9 , V_10 , V_11 , V_12 , V_13 = ( V_3 + 7 ) / 8 ;\r\nregister T_3 V_14 , V_15 ;\r\nregister long V_16 = V_4 ;\r\nregister int V_17 = V_3 ;\r\nT_3 V_18 [ 2 ] ;\r\nunsigned char * V_19 ;\r\nif ( V_17 > 64 ) return;\r\nif ( V_17 > 32 )\r\n{\r\nV_14 = 0xffffffffL ;\r\nif ( V_17 >= 64 )\r\nV_15 = V_14 ;\r\nelse\r\nV_15 = ( 1L << ( V_17 - 32 ) ) - 1 ;\r\n}\r\nelse\r\n{\r\nif ( V_17 == 32 )\r\nV_14 = 0xffffffffL ;\r\nelse\r\nV_14 = ( 1L << V_17 ) - 1 ;\r\nV_15 = 0x00000000L ;\r\n}\r\nV_19 = & ( * V_6 ) [ 0 ] ;\r\nF_2 ( V_19 , V_11 ) ;\r\nF_2 ( V_19 , V_12 ) ;\r\nV_18 [ 0 ] = V_11 ;\r\nV_18 [ 1 ] = V_12 ;\r\nwhile ( V_16 -- > 0 )\r\n{\r\nV_18 [ 0 ] = V_11 ;\r\nV_18 [ 1 ] = V_12 ;\r\nF_3 ( ( T_3 * ) V_18 , V_5 , V_20 ) ;\r\nV_9 = V_18 [ 0 ] ;\r\nV_10 = V_18 [ 1 ] ;\r\nF_4 ( V_1 , V_7 , V_8 , V_13 ) ;\r\nV_1 += V_13 ;\r\nV_7 = ( V_7 ^ V_9 ) & V_14 ;\r\nV_8 = ( V_8 ^ V_10 ) & V_15 ;\r\nF_5 ( V_7 , V_8 , V_2 , V_13 ) ;\r\nV_2 += V_13 ;\r\nif ( V_17 == 32 )\r\n{ V_11 = V_12 ; V_12 = V_9 ; }\r\nelse if ( V_17 == 64 )\r\n{ V_11 = V_9 ; V_12 = V_10 ; }\r\nelse if ( V_17 > 32 )\r\n{\r\nV_11 = ( ( V_12 >> ( V_17 - 32 ) ) | ( V_9 << ( 64 - V_17 ) ) ) & 0xffffffffL ;\r\nV_12 = ( ( V_9 >> ( V_17 - 32 ) ) | ( V_10 << ( 64 - V_17 ) ) ) & 0xffffffffL ;\r\n}\r\nelse\r\n{\r\nV_11 = ( ( V_11 >> V_17 ) | ( V_12 << ( 32 - V_17 ) ) ) & 0xffffffffL ;\r\nV_12 = ( ( V_12 >> V_17 ) | ( V_9 << ( 32 - V_17 ) ) ) & 0xffffffffL ;\r\n}\r\n}\r\nV_19 = & ( * V_6 ) [ 0 ] ;\r\nF_6 ( V_11 , V_19 ) ;\r\nF_6 ( V_12 , V_19 ) ;\r\nV_11 = V_12 = V_7 = V_8 = V_18 [ 0 ] = V_18 [ 1 ] = V_9 = V_10 = 0 ;\r\n}
