-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:44:03 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_3_0/design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
I6L0kbj8vNs+YXa5NNEvb9VBIkMlIgbBWx5k+N6sA1qg3TC/WmRTn3+k3aM7L/4dZJSS+Wjxa2nH
JvuulGCGI4N5/hOxiDSinaHUGKWJ8D0lwzK6Q7DMBsVRX7mdjhRTr5mnOn/adtQtPX6pf3HIVGXx
kuQFwgJeofzDgChBrm8aiBDCOF6aflxCsLAqSq+yNAL3BXJbG37e44ZBIty+o752y5JPKuzTU2ek
2AeI+s0Ld9En8rJzVkOee2t+y2PyvnULBRQRdi77SzYUelbPTQzbzfBlNiQSwHE5L5CwgnaFH+nK
7UAqsDtchjhQlOZyKNiwRIq5eUvEwIOQvzmpgPqYH5rwxCdy+tEKKymq9Xzp/z1ue6yRCHiejlSe
2ta8h2zJvRnWwY+3fgoYtrFY/nGq+YUGK0fSg+MwMre9dpUZ6UeZgB6JIDbUmVi7AuHIOg2syC6v
BCNELFtStb7Vm6Aq8ZImrocZAa2kH8hj2sa06i0Yji3OkOtEpDhqTnOmgcuaO4i2nisazqkHQC8v
5nU6WoyqstaHVB4FNKXi1LD19KciiDYkyGu3JIksMfXARMz9DB0xnYxIzqT7E2a4iayZ3eC98u9w
bgcU8YzF9ahveaye4Bjd/uYn/wn/TWSFnlGGZ8uz8hrtI1XDChgjdIFAMjBu6emylQGDKnXvgnn+
mCRVJngqrv/BfRdJR+sjmJH4NKdGJwtBPwvkWWonUDOBNbGtafi8Up1uKa2qRPBRBmZA76M3kmuE
sxeiAd5z19wub6XFzj1FYwlc6K0K7p3Qz9mij0G8KpOmIpfpzEAW+nDNodgOCqnDhcK6ILiK3212
VaAEIRydYcSK1btjaxxwVSQlp2cBUOzmTZg7snz1ebZy+UJuMAX/kMy/Bn8i01oTUQE4M1odI/ef
A4RdTk4Us9ToYnHB1TVZ4eZgYmAjXlNwk3iTVIAZWzYCzvr32IENS2DgEEpuzOrl0pnqsujx0VOb
o3VTCksPrhHY1DfDw1IgTEmiQ7diw2WTEzztN0+kNR6PMzO/xKbT56+iFOa6Zqs0hRM8osDP66Zu
E2TjBwXVMpK4l4hmhdXi0k9FUqZcz0JUUXnCd1WMKRPpp3VjNkX+Jv1KA0hzjuDuLN9FsamRBSd9
PwnGh3MWdv7MBsmZ4K1AtJxtShR8QLgz3djl+4YhLa//u5WUsd8puuRxd+QOWXf9Do7X9sN+Djwv
/f1NdDwoA3GOc5TMftT4mxRkgBbaD2nBCXFKxgfQiHmG0SPMMPdHXsD1pRBrt2zrfTJi3CSDqaYq
qb0FDINLrNButLUdErKhkEmWfrDKqXDsEWkQfi95LwNelaufZEJTPAfWPupj0Nwu0AF9WDyvmnS6
DxArilL2sI5md5VLthILyhSUNQ68wc1jJDX4FWT8n0bNsJFt26+D5iZjvtrwtlmn+rZr/dwFqFR4
oGNMs7NWmHvrrIfujzLacEzIelWtcgVY2j55f8eUUgZnJufH6D0LwT4LctjwUeL1YCE2ozCwrc5f
Inqaz1VrdzJFHNNpNPq9jnwGF/P42jHpE3CcNAY4fazYaDwOY+TFqbk4W+hprFs6/XqPwMHyw5C+
UUDH
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_3_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_3_0 : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_3_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_3_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_3_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_3_0;

architecture STRUCTURE of design_1_dlconstant_gpio_3_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_3_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
