
#配置文件使用说明
# ‘#’注释一行
#	配置格式为 ：配置项=参数;必须以 ';'结束 。
#	配置项 ;'后面的内容也是被注释的。



#ID,型号，容量，写保护参数

FLASH_DESCRIBE_BEGIN;
{
#flash信息描述开始
73647466,SD&TF,2G,1c00,1c01,1c01,1c01,1c01;
9B12,ATO25D1GA,128M,1c00,1c01,1c01,1c01,1c01;
C8F2,GD5F1G,128M,1c00,1c01,1c01,1c01,1c01;
#保护4Mflash空间
A1E1,PN26G01A,8M,1400,1c01,1c01,1c01,1c01;
#保护2Mflash空间
#A1E1,PN26G01A,8M,0C00,1c01,1c01,1c01,1c01;
D84014,md25D80,1M,1C01,1C01,1C01,1C01,1C01;
C22018,BG25Q80,1M,1C01,1C01,1C01,1C01,1C01;
C22014,BG25Q80,1M,1C01,1C01,1C01,1C01,1C01;
514012,MD25D20,256K,14,14,14,14,14;
514013,MD25D40,512K,18,18,18,18,18;
514014,MD25D80,1M,18,18,18,18,18;
514015,MD25D16,2M,18,18,18,18,18;
C84012,GD25Q20,256K,10028,10028,10028,10028,10028;
C84013,GD25Q40,512K,1002C,1002C,1002C,1002C,1002C;
C84014,GD25Q80,1M,10030,10030,10030,10030,10030;
C84015,GD25Q16,2M,10034,10034,10034,10034,10034;
C84016,GD25Q32,4M,10038,10038,10038,10038,10038;
C84017,GD25Q64,8M,10038,10038,10038,10038,10038;
C84018,GD25Q128,16M,10038,10038,10038,10038,10038;
EF4014,W25Q80,1M,10030,10030,10030,10030,10030;
EF4015,W25Q16,2M,10034,10034,10034,10034,10034;
EF4016,W25Q32,4M,10038,10038,10038,10038,10038;
EF4017,W25Q64,8M,10038,10038,10038,10038,10038;
EF4018,W25Q128,16M,10038,10038,10038,10038,10038;
E04013,BG25Q40,512K,1002C,1002C,1002C,1002C,1002C;
E04014,BG25Q80,1M,10030,10030,10030,10030,10030;
E04015,BG25Q16,2M,14,14,14,14,14;

#28blocks
C22015,KH25L1606E,2M,30,30,30,30,30;
#BOYA Flash
684013,BY25D40,512K,18,0,0,0,1c;
684015,BY25D16,2M,18,0,0,0,1c;
684016,BY25Q32,4M,14004,0,0,0,1c
#flash信息描述结束，新加的flash信息必须放在此行的上面
}
FLASH_DESCRIBE_END;

FLASH_ID=EF4016;


#spi flash modules configuration

SPI_CS_DESELECT = 3;
SPI_INPUT_DELAY=1;
SPI_DATA_WIDTH=2;		0--1wire_1bit 1--2wire_1bit 2--2wire_2bit 3/4--4wire_4bit
SPI_IS_CONTINUE_READ=0;		1/0
SPI_IS_OUTPUT=1;		1 -- Output mode 0 --I/O mode
SPI_CLK_DIV=7;			0-7

# SD卡出口和电源配置
sdmmc=0;	[0|1|2]
sdmmc_port=B;	[A|B|C]
sdmmc_power_io = PH05_0;        SD卡电源脚 + 有效电平

code_file_name=JL_AC5X.BFU;	[sd卡内代码文件的文件名，需要是短文件名]



#clock modules configuration
osc_type = OSC_RTC;                [OSC0|OSC1|OSC_RTC|HTC]	时钟源
osc_freq = 32768;                 外挂晶振频率
osc_hc_en = 0;                  [0|1]1: XOSC高电流档使能，0：低电流档
osc_1pin_en = 0;
sys_clk=200MHz;		[80MHz 以上]

eva_clk=240MHz;		[240|192|160|120]

enable_sdram=1;
lsb_div=1;			[0-7 ]
#debuginfo
uart_io=PA13;
#uart_io=PA06;
uart_baud=2;

port_input=PR03_00 	;	PR3 PU=0 PD=0
#port_output=PD13_1 ;	PORTG0 out high

#sdtap  CLK	DAT
#0:	disable
#1：     PF0	PF1
#2:      PD12	PD13
#3:      PA6	PA8
#4:      PA10	PA11
sdtap=0	;	


###SDRAM配置==================================================================== 
#sdram_refresh_time = 32;     refresh cycles
#sdram_refresh_cycles=4K;	[4096|8192]

#sdram_mode = SDRAM;				[ddr2:ddr1]
#sdram_colum = 0;               [9~10]The Column Address is specified byA0-9
#sdram_size = 8M;			    
#sdram_cl = 2;         			[2-3]
#sdram_wlcnt = 0;				
#sdram_d_dly = 1;				
#sdram_rlcnt = 4;                
#sdram_q_dly = 1;			
#sdram_phase = 3;

#DDR universally timing configuration

#sdram_trfc = 60;                Refresh Cycle Time Unit is ns[1-63]
#sdram_trp = 70;                 Row Precharge time Unit is ns[1-15]
#sdram_trcd = 100;                Row to Column Delay Unit is ns[1-15]
#sdram_trrd = 60;                Act to Act Delay time Unit is ns[1-15]
#sdram_twtr = 20;					2个tck
#sdram_trtw = 60;					6个tck
#sdram_twr  = 60;				0-15
#sdram_trc  = 55;				0-15
###============================================================================

#DDR universally configuration
sdram_refresh_time = 32;     refresh cycles
sdram_refresh_cycles=8K;	[4096|8192]

###ddr1配置====================================================================
#DDR1_400
sdram_mode = DDR1; [ddr2:ddr1]
sdram_colum = 1;               [9~10]The Column Address is specified byA0-9
sdram_size = 16M;    
sdram_cl = 3;         [2-7]
sdram_wlcnt = 0; 
sdram_d_dly = 1; 
sdram_rlcnt = 4;                
sdram_q_dly = 1; 
sdram_phase = 2;

sdram_dq_dly_trm      = 0;
sdram_dqs_dly_trm     = 0;
sdram_udqs_dly_trm    = 20;[13-27] 内置DDR 10，外置ddr 20
sdram_ldqs_dly_trm    = 20;[13-27] 内置DDR 10，外置ddr 20
sdram_dq_dly_inner_trm= 0;

#DDR universally timing configuration
sdram_trfc = 72;                Refresh Cycle Time Unit is ns[1-63]
sdram_trp = 18;                 Row Precharge time Unit is ns[1-15]
sdram_trcd = 18;                Row to Column Delay Unit is ns[1-15]
sdram_trrd = 12;                Act to Act Delay time Unit is ns[1-15]
sdram_twtr = 2;          [2]个tck
sdram_trtw = 5;          [4-5]个tck 外置ddr使用5，内置ddr使用4
sdram_twr  = 2;          2个tck
sdram_trc  = 60;        0-15
##============================================================================



EXTERN_CONFIG_BEGIN;
{
#扩展配置区域，每次修改都需要下载UBOOT
POWER_IO=PA05;
}
EXTERN_CONFIG_END;