<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AVR/AVRInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_e025955df7d625b5b4f5fd3465d9c8da.html">AVR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AVRInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AVRInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AVRInstrInfo.h - AVR Instruction Information ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the AVR implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_AVR_INSTR_INFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_AVR_INSTR_INFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AVRRegisterInfo_8h.html">AVRRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="AVRInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   20</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;AVRGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#undef GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html">   26</a></span>&#160;<span class="keyword">namespace </span>AVRCC {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/// AVR specific condition codes.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// These correspond to `AVR_*_COND` in `AVRInstrInfo.td`.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// They must be kept in synch.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">   31</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">CondCodes</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a82378ecd544f807958e179316710f67d">   32</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a82378ecd544f807958e179316710f67d">COND_EQ</a>, <span class="comment">//!&lt; Equal</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a98c5b55c511843fb2e919056b0ce426e">   33</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a98c5b55c511843fb2e919056b0ce426e">COND_NE</a>, <span class="comment">//!&lt; Not equal</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a23462b986eabe4f5a991abd8379d9259">   34</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a23462b986eabe4f5a991abd8379d9259">COND_GE</a>, <span class="comment">//!&lt; Greater than or equal</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a6e14138ebb733d70d7d660734511a0f4">   35</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a6e14138ebb733d70d7d660734511a0f4">COND_LT</a>, <span class="comment">//!&lt; Less than</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a0e5095168253c8a01aab73383cb13fa1">   36</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a0e5095168253c8a01aab73383cb13fa1">COND_SH</a>, <span class="comment">//!&lt; Unsigned same or higher</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a467c8ebe653d083a2450752b1fd3776f">   37</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a467c8ebe653d083a2450752b1fd3776f">COND_LO</a>, <span class="comment">//!&lt; Unsigned lower</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a3bfc28d9db54afa54b399bbdaeed00b7">   38</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a3bfc28d9db54afa54b399bbdaeed00b7">COND_MI</a>, <span class="comment">//!&lt; Minus</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a7c2c6879944f5b35f086107eaf6a86a6">   39</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a7c2c6879944f5b35f086107eaf6a86a6">COND_PL</a>, <span class="comment">//!&lt; Plus</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a1b51ff53f0706e2436cc19735fd5b048">   40</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a1b51ff53f0706e2436cc19735fd5b048">COND_INVALID</a></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;};</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;} <span class="comment">// end of namespace AVRCC</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRII.html">   45</a></span>&#160;<span class="keyword">namespace </span>AVRII {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/// Specifies a target operand flag.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269a">   48</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269a">TOF</a> {</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac809ac61c57c3ad8d97068ecff06cda2">   49</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac809ac61c57c3ad8d97068ecff06cda2">MO_NO_FLAG</a>,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// On a symbol operand, this represents the lo part.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8">   52</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8">MO_LO</a> = (1 &lt;&lt; 1),</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// On a symbol operand, this represents the hi part.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aa57a5b7b4f208829b5bd00cc3ad16ded5">   55</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aa57a5b7b4f208829b5bd00cc3ad16ded5">MO_HI</a> = (1 &lt;&lt; 2),</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// On a symbol operand, this represents it has to be negated.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aab0512370caac05423652bb0aea02a9a6">   58</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aab0512370caac05423652bb0aea02a9a6">MO_NEG</a> = (1 &lt;&lt; 3)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;};</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;} <span class="comment">// end of namespace AVRII</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// Utilities related to the AVR instruction set.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRInstrInfo.html">   64</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1AVRInstrInfo.html">AVRInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classAVRGenInstrInfo.html">AVRGenInstrInfo</a> {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a6fda4db39c404ca9bfea230c9fd83753">AVRInstrInfo</a>();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRInstrInfo.html#a8980caf2a2e3792e0fcc72b91d449cc0">   68</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRRegisterInfo.html">AVRRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AVRInstrInfo.html#a8980caf2a2e3792e0fcc72b91d449cc0">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1AVRInstrInfo.html#af444b4ace2abd6ec1d973d8e0d966c07">getBrCond</a>(<a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">AVRCC::CondCodes</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">AVRCC::CondCodes</a> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a298ab0ccc5370c92a7f8c54d984c67df">getCondFromBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">AVRCC::CondCodes</a> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a34a7eca1cad0345d926a1d04817bb795">getOppositeCondition</a>(<a class="code" href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">AVRCC::CondCodes</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#ac954a4a66ab65751904919a11ec6255b">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#ab315a9df6dae8b3d4787b30c052e6cf0">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a2514dc4eed29af03d8df3938d86f196d">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                           <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#ac3b0711b9c75ebd40b9757ec5cba3508">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#abfc1377c83f1d34425dd5a01e930674c">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a09fa965e4f317bd3fc0a0bfc17b5508b">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a844dfba8ffcebffad1f2f43287740c96">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a75bcfbf5fa68f5673c7898237251f065">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#af181a59312fdf2407621f3b7392c3eed">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="classllvm_1_1AVRInstrInfo.html#ab5ffcd9dbdb4ad0cf2c74a02e9abb179">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AVRInstrInfo.html#a7ea258bca11915d9b68ea14c726c01cb">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#ae2a292fabf93d2d8793b6f30188e4611">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                             int64_t BrOffset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AVRInstrInfo.html#a65dd43006ce58e3e599b020487f94df8">insertIndirectBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                            int64_t BrOffset, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRRegisterInfo.html">AVRRegisterInfo</a> RI;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif // LLVM_AVR_INSTR_INFO_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a1b51ff53f0706e2436cc19735fd5b048"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a1b51ff53f0706e2436cc19735fd5b048">llvm::AVRCC::COND_INVALID</a></div><div class="ttdeci">@ COND_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00040">AVRInstrInfo.h:40</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_ae2a292fabf93d2d8793b6f30188e4611"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#ae2a292fabf93d2d8793b6f30188e4611">llvm::AVRInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00531">AVRInstrInfo.cpp:531</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a2514dc4eed29af03d8df3938d86f196d"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a2514dc4eed29af03d8df3938d86f196d">llvm::AVRInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00127">AVRInstrInfo.cpp:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_af444b4ace2abd6ec1d973d8e0d966c07"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#af444b4ace2abd6ec1d973d8e0d966c07">llvm::AVRInstrInfo::getBrCond</a></div><div class="ttdeci">const MCInstrDesc &amp; getBrCond(AVRCC::CondCodes CC) const</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00190">AVRInstrInfo.cpp:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a6fda4db39c404ca9bfea230c9fd83753"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a6fda4db39c404ca9bfea230c9fd83753">llvm::AVRInstrInfo::AVRInstrInfo</a></div><div class="ttdeci">AVRInstrInfo()</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00038">AVRInstrInfo.cpp:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_ac3b0711b9c75ebd40b9757ec5cba3508"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#ac3b0711b9c75ebd40b9757ec5cba3508">llvm::AVRInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00159">AVRInstrInfo.cpp:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRII_html_af0b01fa3c73b359837f3a7713274269a"><div class="ttname"><a href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269a">llvm::AVRII::TOF</a></div><div class="ttdeci">TOF</div><div class="ttdoc">Specifies a target operand flag.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00048">AVRInstrInfo.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a6e14138ebb733d70d7d660734511a0f4"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a6e14138ebb733d70d7d660734511a0f4">llvm::AVRCC::COND_LT</a></div><div class="ttdeci">@ COND_LT</div><div class="ttdoc">Less than.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00035">AVRInstrInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_ab315a9df6dae8b3d4787b30c052e6cf0"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#ab315a9df6dae8b3d4787b30c052e6cf0">llvm::AVRInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00041">AVRInstrInfo.cpp:41</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a0e5095168253c8a01aab73383cb13fa1"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a0e5095168253c8a01aab73383cb13fa1">llvm::AVRCC::COND_SH</a></div><div class="ttdeci">@ COND_SH</div><div class="ttdoc">Unsigned same or higher.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00036">AVRInstrInfo.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a298ab0ccc5370c92a7f8c54d984c67df"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a298ab0ccc5370c92a7f8c54d984c67df">llvm::AVRInstrInfo::getCondFromBranchOpc</a></div><div class="ttdeci">AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00213">AVRInstrInfo.cpp:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a7c2c6879944f5b35f086107eaf6a86a6"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a7c2c6879944f5b35f086107eaf6a86a6">llvm::AVRCC::COND_PL</a></div><div class="ttdeci">@ COND_PL</div><div class="ttdoc">Plus.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00039">AVRInstrInfo.h:39</a></div></div>
<div class="ttc" id="aclassAVRGenInstrInfo_html"><div class="ttname"><a href="classAVRGenInstrInfo.html">AVRGenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_ab5ffcd9dbdb4ad0cf2c74a02e9abb179"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#ab5ffcd9dbdb4ad0cf2c74a02e9abb179">llvm::AVRInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00464">AVRInstrInfo.cpp:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_ac954a4a66ab65751904919a11ec6255b"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#ac954a4a66ab65751904919a11ec6255b">llvm::AVRInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00474">AVRInstrInfo.cpp:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a34a7eca1cad0345d926a1d04817bb795"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a34a7eca1cad0345d926a1d04817bb795">llvm::AVRInstrInfo::getOppositeCondition</a></div><div class="ttdeci">AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00236">AVRInstrInfo.cpp:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a23462b986eabe4f5a991abd8379d9259"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a23462b986eabe4f5a991abd8379d9259">llvm::AVRCC::COND_GE</a></div><div class="ttdeci">@ COND_GE</div><div class="ttdoc">Greater than or equal.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00034">AVRInstrInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a65dd43006ce58e3e599b020487f94df8"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a65dd43006ce58e3e599b020487f94df8">llvm::AVRInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">void insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00557">AVRInstrInfo.cpp:557</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8">llvm::AVRCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdoc">AVR specific condition codes.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00031">AVRInstrInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AVRRegisterInfo.html">llvm::AVRRegisterInfo</a></div><div class="ttdoc">Utilities relating to AVR registers.</div><div class="ttdef"><b>Definition:</b> <a href="AVRRegisterInfo_8h_source.html#l00024">AVRRegisterInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a7ea258bca11915d9b68ea14c726c01cb"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a7ea258bca11915d9b68ea14c726c01cb">llvm::AVRInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00503">AVRInstrInfo.cpp:503</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRII_html_af0b01fa3c73b359837f3a7713274269aac809ac61c57c3ad8d97068ecff06cda2"><div class="ttname"><a href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac809ac61c57c3ad8d97068ecff06cda2">llvm::AVRII::MO_NO_FLAG</a></div><div class="ttdeci">@ MO_NO_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00049">AVRInstrInfo.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a98c5b55c511843fb2e919056b0ce426e"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a98c5b55c511843fb2e919056b0ce426e">llvm::AVRCC::COND_NE</a></div><div class="ttdeci">@ COND_NE</div><div class="ttdoc">Not equal.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00033">AVRInstrInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRII_html_af0b01fa3c73b359837f3a7713274269aab0512370caac05423652bb0aea02a9a6"><div class="ttname"><a href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aab0512370caac05423652bb0aea02a9a6">llvm::AVRII::MO_NEG</a></div><div class="ttdeci">@ MO_NEG</div><div class="ttdoc">On a symbol operand, this represents it has to be negated.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00058">AVRInstrInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a3bfc28d9db54afa54b399bbdaeed00b7"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a3bfc28d9db54afa54b399bbdaeed00b7">llvm::AVRCC::COND_MI</a></div><div class="ttdeci">@ COND_MI</div><div class="ttdoc">Minus.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00038">AVRInstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aAVRRegisterInfo_8h_html"><div class="ttname"><a href="AVRRegisterInfo_8h.html">AVRRegisterInfo.h</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a75bcfbf5fa68f5673c7898237251f065"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a75bcfbf5fa68f5673c7898237251f065">llvm::AVRInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00392">AVRInstrInfo.cpp:392</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a09fa965e4f317bd3fc0a0bfc17b5508b"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a09fa965e4f317bd3fc0a0bfc17b5508b">llvm::AVRInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00108">AVRInstrInfo.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a8980caf2a2e3792e0fcc72b91d449cc0"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a8980caf2a2e3792e0fcc72b91d449cc0">llvm::AVRInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AVRRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00068">AVRInstrInfo.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a467c8ebe653d083a2450752b1fd3776f"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a467c8ebe653d083a2450752b1fd3776f">llvm::AVRCC::COND_LO</a></div><div class="ttdeci">@ COND_LO</div><div class="ttdoc">Unsigned lower.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00037">AVRInstrInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_af181a59312fdf2407621f3b7392c3eed"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#af181a59312fdf2407621f3b7392c3eed">llvm::AVRInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00433">AVRInstrInfo.cpp:433</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRCC_html_a0877118ae0284f2b3a0a1aaa9dfc09a8a82378ecd544f807958e179316710f67d"><div class="ttname"><a href="namespacellvm_1_1AVRCC.html#a0877118ae0284f2b3a0a1aaa9dfc09a8a82378ecd544f807958e179316710f67d">llvm::AVRCC::COND_EQ</a></div><div class="ttdeci">@ COND_EQ</div><div class="ttdoc">Equal.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00032">AVRInstrInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_a844dfba8ffcebffad1f2f43287740c96"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#a844dfba8ffcebffad1f2f43287740c96">llvm::AVRInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00259">AVRInstrInfo.cpp:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html_abfc1377c83f1d34425dd5a01e930674c"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html#abfc1377c83f1d34425dd5a01e930674c">llvm::AVRInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8cpp_source.html#l00089">AVRInstrInfo.cpp:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AVRInstrInfo.html">llvm::AVRInstrInfo</a></div><div class="ttdoc">Utilities related to the AVR instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00064">AVRInstrInfo.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRII_html_af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8"><div class="ttname"><a href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aac78eef6657cad8b6d62131d926614fe8">llvm::AVRII::MO_LO</a></div><div class="ttdeci">@ MO_LO</div><div class="ttdoc">On a symbol operand, this represents the lo part.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00052">AVRInstrInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRII_html_af0b01fa3c73b359837f3a7713274269aa57a5b7b4f208829b5bd00cc3ad16ded5"><div class="ttname"><a href="namespacellvm_1_1AVRII.html#af0b01fa3c73b359837f3a7713274269aa57a5b7b4f208829b5bd00cc3ad16ded5">llvm::AVRII::MO_HI</a></div><div class="ttdeci">@ MO_HI</div><div class="ttdoc">On a symbol operand, this represents the hi part.</div><div class="ttdef"><b>Definition:</b> <a href="AVRInstrInfo_8h_source.html#l00055">AVRInstrInfo.h:55</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:11:32 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
