-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--F1L13 is LSTM_cell2:u0|Add2~0
F1L13 = b_ad[0] $ (VCC);

--F1L14 is LSTM_cell2:u0|Add2~1
F1L14 = CARRY(b_ad[0]);


--F1L1 is LSTM_cell2:u0|Add0~0
F1L1 = b_ad[0] $ (VCC);

--F1L2 is LSTM_cell2:u0|Add0~1
F1L2 = CARRY(b_ad[0]);


--F1L15 is LSTM_cell2:u0|Add2~2
F1L15 = (b_ad[1] & (!F1L14)) # (!b_ad[1] & ((F1L14) # (GND)));

--F1L16 is LSTM_cell2:u0|Add2~3
F1L16 = CARRY((!F1L14) # (!b_ad[1]));


--F1L3 is LSTM_cell2:u0|Add0~2
F1L3 = (b_ad[1] & (F1L2 & VCC)) # (!b_ad[1] & (!F1L2));

--F1L4 is LSTM_cell2:u0|Add0~3
F1L4 = CARRY((!b_ad[1] & !F1L2));


--F1L5 is LSTM_cell2:u0|Add0~4
F1L5 = (b_ad[2] & (F1L4 $ (GND))) # (!b_ad[2] & (!F1L4 & VCC));

--F1L6 is LSTM_cell2:u0|Add0~5
F1L6 = CARRY((b_ad[2] & !F1L4));


--F1L17 is LSTM_cell2:u0|Add2~4
F1L17 = (b_ad[2] & (F1L16 $ (GND))) # (!b_ad[2] & (!F1L16 & VCC));

--F1L18 is LSTM_cell2:u0|Add2~5
F1L18 = CARRY((b_ad[2] & !F1L16));


--F1L7 is LSTM_cell2:u0|Add0~6
F1L7 = (b_ad[3] & (!F1L6)) # (!b_ad[3] & ((F1L6) # (GND)));

--F1L8 is LSTM_cell2:u0|Add0~7
F1L8 = CARRY((!F1L6) # (!b_ad[3]));


--F1L19 is LSTM_cell2:u0|Add2~6
F1L19 = (b_ad[3] & (!F1L18)) # (!b_ad[3] & ((F1L18) # (GND)));

--F1L20 is LSTM_cell2:u0|Add2~7
F1L20 = CARRY((!F1L18) # (!b_ad[3]));


--F1L9 is LSTM_cell2:u0|Add0~8
F1L9 = b_ad[4] $ (!F1L8);


--F1L21 is LSTM_cell2:u0|Add2~8
F1L21 = b_ad[4] $ (!F1L20);


--E18_Q[0] is output_layer:u1|nReg:r5|Q[0]
--register power-up is low

E18_Q[0] = DFFEAS(M11_res[0], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[1] is output_layer:u1|nReg:r5|Q[1]
--register power-up is low

E18_Q[1] = DFFEAS(M11_res[1], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[2] is output_layer:u1|nReg:r5|Q[2]
--register power-up is low

E18_Q[2] = DFFEAS(M11_res[2], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[3] is output_layer:u1|nReg:r5|Q[3]
--register power-up is low

E18_Q[3] = DFFEAS(M11_res[3], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[4] is output_layer:u1|nReg:r5|Q[4]
--register power-up is low

E18_Q[4] = DFFEAS(M11_res[4], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[5] is output_layer:u1|nReg:r5|Q[5]
--register power-up is low

E18_Q[5] = DFFEAS(M11_res[5], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[6] is output_layer:u1|nReg:r5|Q[6]
--register power-up is low

E18_Q[6] = DFFEAS(M11_res[6], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[7] is output_layer:u1|nReg:r5|Q[7]
--register power-up is low

E18_Q[7] = DFFEAS(M11_res[7], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[8] is output_layer:u1|nReg:r5|Q[8]
--register power-up is low

E18_Q[8] = DFFEAS(M11_res[8], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[9] is output_layer:u1|nReg:r5|Q[9]
--register power-up is low

E18_Q[9] = DFFEAS(M11_res[9], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[10] is output_layer:u1|nReg:r5|Q[10]
--register power-up is low

E18_Q[10] = DFFEAS(M11_res[10], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[11] is output_layer:u1|nReg:r5|Q[11]
--register power-up is low

E18_Q[11] = DFFEAS(M11_res[11], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[12] is output_layer:u1|nReg:r5|Q[12]
--register power-up is low

E18_Q[12] = DFFEAS(M11_res[12], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[13] is output_layer:u1|nReg:r5|Q[13]
--register power-up is low

E18_Q[13] = DFFEAS(M11_res[13], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[14] is output_layer:u1|nReg:r5|Q[14]
--register power-up is low

E18_Q[14] = DFFEAS(M11_res[14], clock, !reset,  , E18L3,  ,  , clear,  );


--E18_Q[15] is output_layer:u1|nReg:r5|Q[15]
--register power-up is low

E18_Q[15] = DFFEAS(M11_res[15], clock, !reset,  , E18L3,  ,  , clear,  );


--J1_counter_reg_bit[2] is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[2]
--register power-up is low

J1_counter_reg_bit[2] = DFFEAS(J1_counter_comb_bita2, clock, !reset,  , K20_q, A1L237,  ,  , cycle);


--J1_counter_reg_bit[1] is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[1]
--register power-up is low

J1_counter_reg_bit[1] = DFFEAS(J1_counter_comb_bita1, clock, !reset,  , K20_q, A1L237,  ,  , cycle);


--J1_counter_reg_bit[3] is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[3]
--register power-up is low

J1_counter_reg_bit[3] = DFFEAS(J1_counter_comb_bita3, clock, !reset,  , K20_q, A1L237,  ,  , cycle);


--J1_counter_reg_bit[0] is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_reg_bit[0]
--register power-up is low

J1_counter_reg_bit[0] = DFFEAS(J1_counter_comb_bita0, clock, !reset,  , K20_q, A1L237,  ,  , cycle);


--M11_res[0] is output_layer:u1|mac_pe:u5|res[0]
--register power-up is low

M11_res[0] = DFFEAS(M11L3, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[1] is output_layer:u1|mac_pe:u5|res[1]
--register power-up is low

M11_res[1] = DFFEAS(M11L6, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[2] is output_layer:u1|mac_pe:u5|res[2]
--register power-up is low

M11_res[2] = DFFEAS(M11L9, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[3] is output_layer:u1|mac_pe:u5|res[3]
--register power-up is low

M11_res[3] = DFFEAS(M11L12, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[4] is output_layer:u1|mac_pe:u5|res[4]
--register power-up is low

M11_res[4] = DFFEAS(M11L15, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[5] is output_layer:u1|mac_pe:u5|res[5]
--register power-up is low

M11_res[5] = DFFEAS(M11L18, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[6] is output_layer:u1|mac_pe:u5|res[6]
--register power-up is low

M11_res[6] = DFFEAS(M11L21, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[7] is output_layer:u1|mac_pe:u5|res[7]
--register power-up is low

M11_res[7] = DFFEAS(M11L24, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[8] is output_layer:u1|mac_pe:u5|res[8]
--register power-up is low

M11_res[8] = DFFEAS(M11L27, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[9] is output_layer:u1|mac_pe:u5|res[9]
--register power-up is low

M11_res[9] = DFFEAS(M11L30, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[10] is output_layer:u1|mac_pe:u5|res[10]
--register power-up is low

M11_res[10] = DFFEAS(M11L33, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[11] is output_layer:u1|mac_pe:u5|res[11]
--register power-up is low

M11_res[11] = DFFEAS(M11L36, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[12] is output_layer:u1|mac_pe:u5|res[12]
--register power-up is low

M11_res[12] = DFFEAS(M11L39, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[13] is output_layer:u1|mac_pe:u5|res[13]
--register power-up is low

M11_res[13] = DFFEAS(M11L42, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[14] is output_layer:u1|mac_pe:u5|res[14]
--register power-up is low

M11_res[14] = DFFEAS(M11L45, clock,  ,  ,  ,  ,  ,  ,  );


--M11_res[15] is output_layer:u1|mac_pe:u5|res[15]
--register power-up is low

M11_res[15] = DFFEAS(M11L48, clock,  ,  ,  ,  ,  ,  ,  );


--J1_counter_comb_bita0 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita0
J1_counter_comb_bita0 = J1_counter_reg_bit[0] $ (VCC);

--J1L2 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita0~COUT
J1L2 = CARRY(J1_counter_reg_bit[0]);


--J1_counter_comb_bita1 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita1
J1_counter_comb_bita1 = (J1_counter_reg_bit[1] & (!J1L2)) # (!J1_counter_reg_bit[1] & ((J1L2) # (GND)));

--J1L4 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita1~COUT
J1L4 = CARRY((!J1L2) # (!J1_counter_reg_bit[1]));


--J1_counter_comb_bita2 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita2
J1_counter_comb_bita2 = (J1_counter_reg_bit[2] & (J1L4 $ (GND))) # (!J1_counter_reg_bit[2] & (!J1L4 & VCC));

--J1L6 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita2~COUT
J1L6 = CARRY((J1_counter_reg_bit[2] & !J1L4));


--J1_counter_comb_bita3 is counter:c0|lpm_counter:LPM_COUNTER_component|cntr_gaj:auto_generated|counter_comb_bita3
J1_counter_comb_bita3 = J1_counter_reg_bit[3] $ (J1L6);


--E17_Q[0] is output_layer:u1|nReg:r4|Q[0]
--register power-up is low

E17_Q[0] = DFFEAS(M10_res[0], clock, !reset,  , E17L6,  ,  , clear,  );


--E14_Q[6] is output_layer:u1|nReg:r1d|Q[6]
--register power-up is low

E14_Q[6] = DFFEAS(M7_res[6], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[15] is output_layer:u1|nReg:r1d|Q[15]
--register power-up is low

E14_Q[15] = DFFEAS(M7_res[15], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[4] is output_layer:u1|nReg:r1d|Q[4]
--register power-up is low

E14_Q[4] = DFFEAS(M7_res[4], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[5] is output_layer:u1|nReg:r1d|Q[5]
--register power-up is low

E14_Q[5] = DFFEAS(M7_res[5], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[7] is output_layer:u1|nReg:r1d|Q[7]
--register power-up is low

E14_Q[7] = DFFEAS(M7_res[7], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[1] is output_layer:u1|nReg:r1d|Q[1]
--register power-up is low

E14_Q[1] = DFFEAS(M7_res[1], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[0] is output_layer:u1|nReg:r1d|Q[0]
--register power-up is low

E14_Q[0] = DFFEAS(M7_res[0], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[2] is output_layer:u1|nReg:r1d|Q[2]
--register power-up is low

E14_Q[2] = DFFEAS(M7_res[2], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[3] is output_layer:u1|nReg:r1d|Q[3]
--register power-up is low

E14_Q[3] = DFFEAS(M7_res[3], clock, !reset,  , E14L18,  ,  , clear,  );


--Y1L2 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~1
Y1L2 = CARRY((G1L27 & V1L5));


--Y1L4 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~3
Y1L4 = CARRY((G1L28 & (!V1L6 & !Y1L2)) # (!G1L28 & ((!Y1L2) # (!V1L6))));


--Y1L6 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~5
Y1L6 = CARRY((G1L29 & ((V1L7) # (!Y1L4))) # (!G1L29 & (V1L7 & !Y1L4)));


--Y1L8 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~7
Y1L8 = CARRY((V1L19 & (!V1L8 & !Y1L6)) # (!V1L19 & ((!Y1L6) # (!V1L8))));


--Y1L9 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~8
Y1L9 = ((V1L20 $ (V1L9 $ (!Y1L8)))) # (GND);

--Y1L10 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~9
Y1L10 = CARRY((V1L20 & ((V1L9) # (!Y1L8))) # (!V1L20 & (V1L9 & !Y1L8)));


--Y1L11 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~10
Y1L11 = (V1L21 & ((V1L10 & (Y1L10 & VCC)) # (!V1L10 & (!Y1L10)))) # (!V1L21 & ((V1L10 & (!Y1L10)) # (!V1L10 & ((Y1L10) # (GND)))));

--Y1L12 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~11
Y1L12 = CARRY((V1L21 & (!V1L10 & !Y1L10)) # (!V1L21 & ((!Y1L10) # (!V1L10))));


--Y1L13 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~12
Y1L13 = ((V1L22 $ (V1L11 $ (!Y1L12)))) # (GND);

--Y1L14 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~13
Y1L14 = CARRY((V1L22 & ((V1L11) # (!Y1L12))) # (!V1L22 & (V1L11 & !Y1L12)));


--Y1L15 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~14
Y1L15 = (V1L23 & ((V1L12 & (Y1L14 & VCC)) # (!V1L12 & (!Y1L14)))) # (!V1L23 & ((V1L12 & (!Y1L14)) # (!V1L12 & ((Y1L14) # (GND)))));

--Y1L16 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~15
Y1L16 = CARRY((V1L23 & (!V1L12 & !Y1L14)) # (!V1L23 & ((!Y1L14) # (!V1L12))));


--Y1L17 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~16
Y1L17 = ((V1L24 $ (V1L13 $ (!Y1L16)))) # (GND);

--Y1L18 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~17
Y1L18 = CARRY((V1L24 & ((V1L13) # (!Y1L16))) # (!V1L24 & (V1L13 & !Y1L16)));


--Y1L19 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~18
Y1L19 = (V1L25 & ((V1L14 & (Y1L18 & VCC)) # (!V1L14 & (!Y1L18)))) # (!V1L25 & ((V1L14 & (!Y1L18)) # (!V1L14 & ((Y1L18) # (GND)))));

--Y1L20 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~19
Y1L20 = CARRY((V1L25 & (!V1L14 & !Y1L18)) # (!V1L25 & ((!Y1L18) # (!V1L14))));


--E14_Q[13] is output_layer:u1|nReg:r1d|Q[13]
--register power-up is low

E14_Q[13] = DFFEAS(M7_res[13], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[10] is output_layer:u1|nReg:r1d|Q[10]
--register power-up is low

E14_Q[10] = DFFEAS(M7_res[10], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[8] is output_layer:u1|nReg:r1d|Q[8]
--register power-up is low

E14_Q[8] = DFFEAS(M7_res[8], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[9] is output_layer:u1|nReg:r1d|Q[9]
--register power-up is low

E14_Q[9] = DFFEAS(M7_res[9], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[11] is output_layer:u1|nReg:r1d|Q[11]
--register power-up is low

E14_Q[11] = DFFEAS(M7_res[11], clock, !reset,  , E14L18,  ,  , clear,  );


--E14_Q[12] is output_layer:u1|nReg:r1d|Q[12]
--register power-up is low

E14_Q[12] = DFFEAS(M7_res[12], clock, !reset,  , E14L18,  ,  , clear,  );


--Z1L1 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~0
Z1L1 = (G1L35 & (V1L34 $ (VCC))) # (!G1L35 & (V1L34 & VCC));

--Z1L2 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~1
Z1L2 = CARRY((G1L35 & V1L34));


--Z1L3 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~2
Z1L3 = (G1L36 & ((V1L35 & (Z1L2 & VCC)) # (!V1L35 & (!Z1L2)))) # (!G1L36 & ((V1L35 & (!Z1L2)) # (!V1L35 & ((Z1L2) # (GND)))));

--Z1L4 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~3
Z1L4 = CARRY((G1L36 & (!V1L35 & !Z1L2)) # (!G1L36 & ((!Z1L2) # (!V1L35))));


--AB1L2 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~1
AB1L2 = CARRY((Y1L9 & G1L31));


--AB1L4 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~3
AB1L4 = CARRY((Y1L11 & (!G1L32 & !AB1L2)) # (!Y1L11 & ((!AB1L2) # (!G1L32))));


--AB1L6 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~5
AB1L6 = CARRY((Y1L13 & ((G1L33) # (!AB1L4))) # (!Y1L13 & (G1L33 & !AB1L4)));


--AB1L8 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~7
AB1L8 = CARRY((Y1L15 & (!V1L33 & !AB1L6)) # (!Y1L15 & ((!AB1L6) # (!V1L33))));


--AB1L10 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~9
AB1L10 = CARRY((Y1L17 & ((Z1L1) # (!AB1L8))) # (!Y1L17 & (Z1L1 & !AB1L8)));


--AB1L11 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~10
AB1L11 = (Y1L19 & ((Z1L3 & (AB1L10 & VCC)) # (!Z1L3 & (!AB1L10)))) # (!Y1L19 & ((Z1L3 & (!AB1L10)) # (!Z1L3 & ((AB1L10) # (GND)))));

--AB1L12 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~11
AB1L12 = CARRY((Y1L19 & (!Z1L3 & !AB1L10)) # (!Y1L19 & ((!AB1L10) # (!Z1L3))));


--M11L3 is output_layer:u1|mac_pe:u5|res[0]~16
M11L3 = (E17_Q[0] & (AB1L11 $ (VCC))) # (!E17_Q[0] & (AB1L11 & VCC));

--M11L4 is output_layer:u1|mac_pe:u5|res[0]~17
M11L4 = CARRY((E17_Q[0] & AB1L11));


--E17_Q[1] is output_layer:u1|nReg:r4|Q[1]
--register power-up is low

E17_Q[1] = DFFEAS(M10_res[1], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L21 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~20
Y1L21 = ((V1L26 $ (V1L15 $ (!Y1L20)))) # (GND);

--Y1L22 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~21
Y1L22 = CARRY((V1L26 & ((V1L15) # (!Y1L20))) # (!V1L26 & (V1L15 & !Y1L20)));


--E14_Q[14] is output_layer:u1|nReg:r1d|Q[14]
--register power-up is low

E14_Q[14] = DFFEAS(M7_res[14], clock, !reset,  , E14L18,  ,  , clear,  );


--Z1L5 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~4
Z1L5 = ((G1L37 $ (V1L36 $ (!Z1L4)))) # (GND);

--Z1L6 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~5
Z1L6 = CARRY((G1L37 & ((V1L36) # (!Z1L4))) # (!G1L37 & (V1L36 & !Z1L4)));


--AB1L13 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~12
AB1L13 = ((Y1L21 $ (Z1L5 $ (!AB1L12)))) # (GND);

--AB1L14 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~13
AB1L14 = CARRY((Y1L21 & ((Z1L5) # (!AB1L12))) # (!Y1L21 & (Z1L5 & !AB1L12)));


--M11L6 is output_layer:u1|mac_pe:u5|res[1]~18
M11L6 = (E17_Q[1] & ((AB1L13 & (M11L4 & VCC)) # (!AB1L13 & (!M11L4)))) # (!E17_Q[1] & ((AB1L13 & (!M11L4)) # (!AB1L13 & ((M11L4) # (GND)))));

--M11L7 is output_layer:u1|mac_pe:u5|res[1]~19
M11L7 = CARRY((E17_Q[1] & (!AB1L13 & !M11L4)) # (!E17_Q[1] & ((!M11L4) # (!AB1L13))));


--E17_Q[2] is output_layer:u1|nReg:r4|Q[2]
--register power-up is low

E17_Q[2] = DFFEAS(M10_res[2], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L23 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~22
Y1L23 = (V1_romout[1][11] & ((V1L16 & (Y1L22 & VCC)) # (!V1L16 & (!Y1L22)))) # (!V1_romout[1][11] & ((V1L16 & (!Y1L22)) # (!V1L16 & ((Y1L22) # (GND)))));

--Y1L24 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~23
Y1L24 = CARRY((V1_romout[1][11] & (!V1L16 & !Y1L22)) # (!V1_romout[1][11] & ((!Y1L22) # (!V1L16))));


--Z1L7 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~6
Z1L7 = (G1L35 & ((V1L37 & (Z1L6 & VCC)) # (!V1L37 & (!Z1L6)))) # (!G1L35 & ((V1L37 & (!Z1L6)) # (!V1L37 & ((Z1L6) # (GND)))));

--Z1L8 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~7
Z1L8 = CARRY((G1L35 & (!V1L37 & !Z1L6)) # (!G1L35 & ((!Z1L6) # (!V1L37))));


--AB1L15 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~14
AB1L15 = (Y1L23 & ((Z1L7 & (AB1L14 & VCC)) # (!Z1L7 & (!AB1L14)))) # (!Y1L23 & ((Z1L7 & (!AB1L14)) # (!Z1L7 & ((AB1L14) # (GND)))));

--AB1L16 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~15
AB1L16 = CARRY((Y1L23 & (!Z1L7 & !AB1L14)) # (!Y1L23 & ((!AB1L14) # (!Z1L7))));


--M11L9 is output_layer:u1|mac_pe:u5|res[2]~20
M11L9 = ((E17_Q[2] $ (AB1L15 $ (!M11L7)))) # (GND);

--M11L10 is output_layer:u1|mac_pe:u5|res[2]~21
M11L10 = CARRY((E17_Q[2] & ((AB1L15) # (!M11L7))) # (!E17_Q[2] & (AB1L15 & !M11L7)));


--E17_Q[3] is output_layer:u1|nReg:r4|Q[3]
--register power-up is low

E17_Q[3] = DFFEAS(M10_res[3], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L25 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~24
Y1L25 = ((V1L28 $ (V1L17 $ (!Y1L24)))) # (GND);

--Y1L26 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~25
Y1L26 = CARRY((V1L28 & ((V1L17) # (!Y1L24))) # (!V1L28 & (V1L17 & !Y1L24)));


--Z1L9 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~8
Z1L9 = ((V1L48 $ (V1L38 $ (!Z1L8)))) # (GND);

--Z1L10 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~9
Z1L10 = CARRY((V1L48 & ((V1L38) # (!Z1L8))) # (!V1L48 & (V1L38 & !Z1L8)));


--AB1L17 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~16
AB1L17 = ((Y1L25 $ (Z1L9 $ (!AB1L16)))) # (GND);

--AB1L18 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~17
AB1L18 = CARRY((Y1L25 & ((Z1L9) # (!AB1L16))) # (!Y1L25 & (Z1L9 & !AB1L16)));


--M11L12 is output_layer:u1|mac_pe:u5|res[3]~22
M11L12 = (E17_Q[3] & ((AB1L17 & (M11L10 & VCC)) # (!AB1L17 & (!M11L10)))) # (!E17_Q[3] & ((AB1L17 & (!M11L10)) # (!AB1L17 & ((M11L10) # (GND)))));

--M11L13 is output_layer:u1|mac_pe:u5|res[3]~23
M11L13 = CARRY((E17_Q[3] & (!AB1L17 & !M11L10)) # (!E17_Q[3] & ((!M11L10) # (!AB1L17))));


--E17_Q[4] is output_layer:u1|nReg:r4|Q[4]
--register power-up is low

E17_Q[4] = DFFEAS(M10_res[4], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L27 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~26
Y1L27 = (V1L29 & ((V1L1 & (Y1L26 & VCC)) # (!V1L1 & (!Y1L26)))) # (!V1L29 & ((V1L1 & (!Y1L26)) # (!V1L1 & ((Y1L26) # (GND)))));

--Y1L28 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~27
Y1L28 = CARRY((V1L29 & (!V1L1 & !Y1L26)) # (!V1L29 & ((!Y1L26) # (!V1L1))));


--Z1L11 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~10
Z1L11 = (V1L49 & ((V1L39 & (Z1L10 & VCC)) # (!V1L39 & (!Z1L10)))) # (!V1L49 & ((V1L39 & (!Z1L10)) # (!V1L39 & ((Z1L10) # (GND)))));

--Z1L12 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~11
Z1L12 = CARRY((V1L49 & (!V1L39 & !Z1L10)) # (!V1L49 & ((!Z1L10) # (!V1L39))));


--AB1L19 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~18
AB1L19 = (Y1L27 & ((Z1L11 & (AB1L18 & VCC)) # (!Z1L11 & (!AB1L18)))) # (!Y1L27 & ((Z1L11 & (!AB1L18)) # (!Z1L11 & ((AB1L18) # (GND)))));

--AB1L20 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~19
AB1L20 = CARRY((Y1L27 & (!Z1L11 & !AB1L18)) # (!Y1L27 & ((!AB1L18) # (!Z1L11))));


--M11L15 is output_layer:u1|mac_pe:u5|res[4]~24
M11L15 = ((E17_Q[4] $ (AB1L19 $ (!M11L13)))) # (GND);

--M11L16 is output_layer:u1|mac_pe:u5|res[4]~25
M11L16 = CARRY((E17_Q[4] & ((AB1L19) # (!M11L13))) # (!E17_Q[4] & (AB1L19 & !M11L13)));


--E17_Q[5] is output_layer:u1|nReg:r4|Q[5]
--register power-up is low

E17_Q[5] = DFFEAS(M10_res[5], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L29 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~28
Y1L29 = (V1L30 & (Y1L28 $ (GND))) # (!V1L30 & (!Y1L28 & VCC));

--Y1L30 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~29
Y1L30 = CARRY((V1L30 & !Y1L28));


--Z1L13 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~12
Z1L13 = ((V1_romout[3][6] $ (V1L40 $ (!Z1L12)))) # (GND);

--Z1L14 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~13
Z1L14 = CARRY((V1_romout[3][6] & ((V1L40) # (!Z1L12))) # (!V1_romout[3][6] & (V1L40 & !Z1L12)));


--AB1L21 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~20
AB1L21 = ((Y1L29 $ (Z1L13 $ (!AB1L20)))) # (GND);

--AB1L22 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~21
AB1L22 = CARRY((Y1L29 & ((Z1L13) # (!AB1L20))) # (!Y1L29 & (Z1L13 & !AB1L20)));


--M11L18 is output_layer:u1|mac_pe:u5|res[5]~26
M11L18 = (E17_Q[5] & ((AB1L21 & (M11L16 & VCC)) # (!AB1L21 & (!M11L16)))) # (!E17_Q[5] & ((AB1L21 & (!M11L16)) # (!AB1L21 & ((M11L16) # (GND)))));

--M11L19 is output_layer:u1|mac_pe:u5|res[5]~27
M11L19 = CARRY((E17_Q[5] & (!AB1L21 & !M11L16)) # (!E17_Q[5] & ((!M11L16) # (!AB1L21))));


--E17_Q[6] is output_layer:u1|nReg:r4|Q[6]
--register power-up is low

E17_Q[6] = DFFEAS(M10_res[6], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L31 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~30
Y1L31 = (V1L31 & (!Y1L30)) # (!V1L31 & ((Y1L30) # (GND)));

--Y1L32 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~31
Y1L32 = CARRY((!Y1L30) # (!V1L31));


--Z1L15 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~14
Z1L15 = (V1_romout[3][7] & ((V1L41 & (Z1L14 & VCC)) # (!V1L41 & (!Z1L14)))) # (!V1_romout[3][7] & ((V1L41 & (!Z1L14)) # (!V1L41 & ((Z1L14) # (GND)))));

--Z1L16 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~15
Z1L16 = CARRY((V1_romout[3][7] & (!V1L41 & !Z1L14)) # (!V1_romout[3][7] & ((!Z1L14) # (!V1L41))));


--AB1L23 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~22
AB1L23 = (Y1L31 & ((Z1L15 & (AB1L22 & VCC)) # (!Z1L15 & (!AB1L22)))) # (!Y1L31 & ((Z1L15 & (!AB1L22)) # (!Z1L15 & ((AB1L22) # (GND)))));

--AB1L24 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~23
AB1L24 = CARRY((Y1L31 & (!Z1L15 & !AB1L22)) # (!Y1L31 & ((!AB1L22) # (!Z1L15))));


--M11L21 is output_layer:u1|mac_pe:u5|res[6]~28
M11L21 = ((E17_Q[6] $ (AB1L23 $ (!M11L19)))) # (GND);

--M11L22 is output_layer:u1|mac_pe:u5|res[6]~29
M11L22 = CARRY((E17_Q[6] & ((AB1L23) # (!M11L19))) # (!E17_Q[6] & (AB1L23 & !M11L19)));


--E17_Q[7] is output_layer:u1|nReg:r4|Q[7]
--register power-up is low

E17_Q[7] = DFFEAS(M10_res[7], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L33 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~32
Y1L33 = (V1L32 & (Y1L32 $ (GND))) # (!V1L32 & (!Y1L32 & VCC));

--Y1L34 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~33
Y1L34 = CARRY((V1L32 & !Y1L32));


--Z1L17 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~16
Z1L17 = ((V1L52 $ (V1L42 $ (Z1L16)))) # (GND);

--Z1L18 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~17
Z1L18 = CARRY((V1L52 & (V1L42 & !Z1L16)) # (!V1L52 & ((V1L42) # (!Z1L16))));


--AB1L25 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~24
AB1L25 = ((Y1L33 $ (Z1L17 $ (!AB1L24)))) # (GND);

--AB1L26 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~25
AB1L26 = CARRY((Y1L33 & ((Z1L17) # (!AB1L24))) # (!Y1L33 & (Z1L17 & !AB1L24)));


--M11L24 is output_layer:u1|mac_pe:u5|res[7]~30
M11L24 = (E17_Q[7] & ((AB1L25 & (M11L22 & VCC)) # (!AB1L25 & (!M11L22)))) # (!E17_Q[7] & ((AB1L25 & (!M11L22)) # (!AB1L25 & ((M11L22) # (GND)))));

--M11L25 is output_layer:u1|mac_pe:u5|res[7]~31
M11L25 = CARRY((E17_Q[7] & (!AB1L25 & !M11L22)) # (!E17_Q[7] & ((!M11L22) # (!AB1L25))));


--E17_Q[8] is output_layer:u1|nReg:r4|Q[8]
--register power-up is low

E17_Q[8] = DFFEAS(M10_res[8], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L35 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~34
Y1L35 = (V1L2 & (!Y1L34)) # (!V1L2 & ((Y1L34) # (GND)));

--Y1L36 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~35
Y1L36 = CARRY((!Y1L34) # (!V1L2));


--Z1L19 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~18
Z1L19 = (V1L53 & ((V1L43 & (Z1L18 & VCC)) # (!V1L43 & (!Z1L18)))) # (!V1L53 & ((V1L43 & (!Z1L18)) # (!V1L43 & ((Z1L18) # (GND)))));

--Z1L20 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~19
Z1L20 = CARRY((V1L53 & (!V1L43 & !Z1L18)) # (!V1L53 & ((!Z1L18) # (!V1L43))));


--AB1L27 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~26
AB1L27 = (Y1L35 & ((Z1L19 & (AB1L26 & VCC)) # (!Z1L19 & (!AB1L26)))) # (!Y1L35 & ((Z1L19 & (!AB1L26)) # (!Z1L19 & ((AB1L26) # (GND)))));

--AB1L28 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~27
AB1L28 = CARRY((Y1L35 & (!Z1L19 & !AB1L26)) # (!Y1L35 & ((!AB1L26) # (!Z1L19))));


--M11L27 is output_layer:u1|mac_pe:u5|res[8]~32
M11L27 = ((E17_Q[8] $ (AB1L27 $ (!M11L25)))) # (GND);

--M11L28 is output_layer:u1|mac_pe:u5|res[8]~33
M11L28 = CARRY((E17_Q[8] & ((AB1L27) # (!M11L25))) # (!E17_Q[8] & (AB1L27 & !M11L25)));


--E17_Q[9] is output_layer:u1|nReg:r4|Q[9]
--register power-up is low

E17_Q[9] = DFFEAS(M10_res[9], clock, !reset,  , E17L6,  ,  , clear,  );


--Y1L37 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~36
Y1L37 = !Y1L36;


--Z1L21 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~20
Z1L21 = ((V1_romout[3][10] $ (V1L44 $ (!Z1L20)))) # (GND);

--Z1L22 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~21
Z1L22 = CARRY((V1_romout[3][10] & ((V1L44) # (!Z1L20))) # (!V1_romout[3][10] & (V1L44 & !Z1L20)));


--AB1L29 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~28
AB1L29 = ((Y1L37 $ (Z1L21 $ (!AB1L28)))) # (GND);

--AB1L30 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~29
AB1L30 = CARRY((Y1L37 & ((Z1L21) # (!AB1L28))) # (!Y1L37 & (Z1L21 & !AB1L28)));


--M11L30 is output_layer:u1|mac_pe:u5|res[9]~34
M11L30 = (E17_Q[9] & ((AB1L29 & (M11L28 & VCC)) # (!AB1L29 & (!M11L28)))) # (!E17_Q[9] & ((AB1L29 & (!M11L28)) # (!AB1L29 & ((M11L28) # (GND)))));

--M11L31 is output_layer:u1|mac_pe:u5|res[9]~35
M11L31 = CARRY((E17_Q[9] & (!AB1L29 & !M11L28)) # (!E17_Q[9] & ((!M11L28) # (!AB1L29))));


--E17_Q[10] is output_layer:u1|nReg:r4|Q[10]
--register power-up is low

E17_Q[10] = DFFEAS(M10_res[10], clock, !reset,  , E17L6,  ,  , clear,  );


--Z1L23 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~22
Z1L23 = (V1_romout[3][11] & ((V1L45 & (Z1L22 & VCC)) # (!V1L45 & (!Z1L22)))) # (!V1_romout[3][11] & ((V1L45 & (!Z1L22)) # (!V1L45 & ((Z1L22) # (GND)))));

--Z1L24 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~23
Z1L24 = CARRY((V1_romout[3][11] & (!V1L45 & !Z1L22)) # (!V1_romout[3][11] & ((!Z1L22) # (!V1L45))));


--AB1L31 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~30
AB1L31 = (Y1L37 & ((Z1L23 & (AB1L30 & VCC)) # (!Z1L23 & (!AB1L30)))) # (!Y1L37 & ((Z1L23 & (!AB1L30)) # (!Z1L23 & ((AB1L30) # (GND)))));

--AB1L32 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~31
AB1L32 = CARRY((Y1L37 & (!Z1L23 & !AB1L30)) # (!Y1L37 & ((!AB1L30) # (!Z1L23))));


--M11L33 is output_layer:u1|mac_pe:u5|res[10]~36
M11L33 = ((E17_Q[10] $ (AB1L31 $ (!M11L31)))) # (GND);

--M11L34 is output_layer:u1|mac_pe:u5|res[10]~37
M11L34 = CARRY((E17_Q[10] & ((AB1L31) # (!M11L31))) # (!E17_Q[10] & (AB1L31 & !M11L31)));


--E17_Q[11] is output_layer:u1|nReg:r4|Q[11]
--register power-up is low

E17_Q[11] = DFFEAS(M10_res[11], clock, !reset,  , E17L6,  ,  , clear,  );


--Z1L25 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~24
Z1L25 = ((V1L3 $ (V1L46 $ (!Z1L24)))) # (GND);

--Z1L26 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~25
Z1L26 = CARRY((V1L3 & ((V1L46) # (!Z1L24))) # (!V1L3 & (V1L46 & !Z1L24)));


--AB1L33 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~32
AB1L33 = ((Y1L37 $ (Z1L25 $ (!AB1L32)))) # (GND);

--AB1L34 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~33
AB1L34 = CARRY((Y1L37 & ((Z1L25) # (!AB1L32))) # (!Y1L37 & (Z1L25 & !AB1L32)));


--M11L36 is output_layer:u1|mac_pe:u5|res[11]~38
M11L36 = (E17_Q[11] & ((AB1L33 & (M11L34 & VCC)) # (!AB1L33 & (!M11L34)))) # (!E17_Q[11] & ((AB1L33 & (!M11L34)) # (!AB1L33 & ((M11L34) # (GND)))));

--M11L37 is output_layer:u1|mac_pe:u5|res[11]~39
M11L37 = CARRY((E17_Q[11] & (!AB1L33 & !M11L34)) # (!E17_Q[11] & ((!M11L34) # (!AB1L33))));


--E17_Q[12] is output_layer:u1|nReg:r4|Q[12]
--register power-up is low

E17_Q[12] = DFFEAS(M10_res[12], clock, !reset,  , E17L6,  ,  , clear,  );


--Z1L27 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~26
Z1L27 = (G1L35 & ((V1L4 & (Z1L26 & VCC)) # (!V1L4 & (!Z1L26)))) # (!G1L35 & ((V1L4 & (!Z1L26)) # (!V1L4 & ((Z1L26) # (GND)))));

--Z1L28 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~27
Z1L28 = CARRY((G1L35 & (!V1L4 & !Z1L26)) # (!G1L35 & ((!Z1L26) # (!V1L4))));


--AB1L35 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~34
AB1L35 = (Y1L37 & ((Z1L27 & (AB1L34 & VCC)) # (!Z1L27 & (!AB1L34)))) # (!Y1L37 & ((Z1L27 & (!AB1L34)) # (!Z1L27 & ((AB1L34) # (GND)))));

--AB1L36 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~35
AB1L36 = CARRY((Y1L37 & (!Z1L27 & !AB1L34)) # (!Y1L37 & ((!AB1L34) # (!Z1L27))));


--M11L39 is output_layer:u1|mac_pe:u5|res[12]~40
M11L39 = ((E17_Q[12] $ (AB1L35 $ (!M11L37)))) # (GND);

--M11L40 is output_layer:u1|mac_pe:u5|res[12]~41
M11L40 = CARRY((E17_Q[12] & ((AB1L35) # (!M11L37))) # (!E17_Q[12] & (AB1L35 & !M11L37)));


--E17_Q[13] is output_layer:u1|nReg:r4|Q[13]
--register power-up is low

E17_Q[13] = DFFEAS(M10_res[13], clock, !reset,  , E17L6,  ,  , clear,  );


--Z1L29 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~28
Z1L29 = (G1L36 & (Z1L28 $ (GND))) # (!G1L36 & (!Z1L28 & VCC));

--Z1L30 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~29
Z1L30 = CARRY((G1L36 & !Z1L28));


--AB1L37 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~36
AB1L37 = ((Y1L37 $ (Z1L29 $ (!AB1L36)))) # (GND);

--AB1L38 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~37
AB1L38 = CARRY((Y1L37 & ((Z1L29) # (!AB1L36))) # (!Y1L37 & (Z1L29 & !AB1L36)));


--M11L42 is output_layer:u1|mac_pe:u5|res[13]~42
M11L42 = (E17_Q[13] & ((AB1L37 & (M11L40 & VCC)) # (!AB1L37 & (!M11L40)))) # (!E17_Q[13] & ((AB1L37 & (!M11L40)) # (!AB1L37 & ((M11L40) # (GND)))));

--M11L43 is output_layer:u1|mac_pe:u5|res[13]~43
M11L43 = CARRY((E17_Q[13] & (!AB1L37 & !M11L40)) # (!E17_Q[13] & ((!M11L40) # (!AB1L37))));


--E17_Q[14] is output_layer:u1|nReg:r4|Q[14]
--register power-up is low

E17_Q[14] = DFFEAS(M10_res[14], clock, !reset,  , E17L6,  ,  , clear,  );


--Z1L31 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~30
Z1L31 = (G1L37 & (!Z1L30)) # (!G1L37 & ((Z1L30) # (GND)));

--Z1L32 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~31
Z1L32 = CARRY((!Z1L30) # (!G1L37));


--AB1L39 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~38
AB1L39 = (Y1L37 & ((Z1L31 & (AB1L38 & VCC)) # (!Z1L31 & (!AB1L38)))) # (!Y1L37 & ((Z1L31 & (!AB1L38)) # (!Z1L31 & ((AB1L38) # (GND)))));

--AB1L40 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~39
AB1L40 = CARRY((Y1L37 & (!Z1L31 & !AB1L38)) # (!Y1L37 & ((!AB1L38) # (!Z1L31))));


--M11L45 is output_layer:u1|mac_pe:u5|res[14]~44
M11L45 = ((E17_Q[14] $ (AB1L39 $ (!M11L43)))) # (GND);

--M11L46 is output_layer:u1|mac_pe:u5|res[14]~45
M11L46 = CARRY((E17_Q[14] & ((AB1L39) # (!M11L43))) # (!E17_Q[14] & (AB1L39 & !M11L43)));


--E17_Q[15] is output_layer:u1|nReg:r4|Q[15]
--register power-up is low

E17_Q[15] = DFFEAS(M10_res[15], clock, !reset,  , E17L6,  ,  , clear,  );


--Z1L33 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~32
Z1L33 = !Z1L32;


--AB1L41 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~40
AB1L41 = Y1L37 $ (Z1L33 $ (!AB1L40));


--M11L48 is output_layer:u1|mac_pe:u5|res[15]~46
M11L48 = E17_Q[15] $ (AB1L41 $ (M11L46));


--M10_res[0] is output_layer:u1|mac_pe:u4|res[0]
--register power-up is low

M10_res[0] = DFFEAS(M10L3, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[6] is output_layer:u1|mac_pe:u1d|res[6]
--register power-up is low

M7_res[6] = DFFEAS(M7L19, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[15] is output_layer:u1|mac_pe:u1d|res[15]
--register power-up is low

M7_res[15] = DFFEAS(M7L46, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[4] is output_layer:u1|mac_pe:u1d|res[4]
--register power-up is low

M7_res[4] = DFFEAS(M7L13, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[5] is output_layer:u1|mac_pe:u1d|res[5]
--register power-up is low

M7_res[5] = DFFEAS(M7L16, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[7] is output_layer:u1|mac_pe:u1d|res[7]
--register power-up is low

M7_res[7] = DFFEAS(M7L22, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[1] is output_layer:u1|mac_pe:u1d|res[1]
--register power-up is low

M7_res[1] = DFFEAS(M7L4, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[2] is output_layer:u1|mac_pe:u1d|res[2]
--register power-up is low

M7_res[2] = DFFEAS(M7L7, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[3] is output_layer:u1|mac_pe:u1d|res[3]
--register power-up is low

M7_res[3] = DFFEAS(M7L10, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[13] is output_layer:u1|mac_pe:u1d|res[13]
--register power-up is low

M7_res[13] = DFFEAS(M7L40, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[10] is output_layer:u1|mac_pe:u1d|res[10]
--register power-up is low

M7_res[10] = DFFEAS(M7L31, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[8] is output_layer:u1|mac_pe:u1d|res[8]
--register power-up is low

M7_res[8] = DFFEAS(M7L25, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[9] is output_layer:u1|mac_pe:u1d|res[9]
--register power-up is low

M7_res[9] = DFFEAS(M7L28, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[11] is output_layer:u1|mac_pe:u1d|res[11]
--register power-up is low

M7_res[11] = DFFEAS(M7L34, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[12] is output_layer:u1|mac_pe:u1d|res[12]
--register power-up is low

M7_res[12] = DFFEAS(M7L37, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[1] is output_layer:u1|mac_pe:u4|res[1]
--register power-up is low

M10_res[1] = DFFEAS(M10L6, clock,  ,  ,  ,  ,  ,  ,  );


--M7_res[14] is output_layer:u1|mac_pe:u1d|res[14]
--register power-up is low

M7_res[14] = DFFEAS(M7L43, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[2] is output_layer:u1|mac_pe:u4|res[2]
--register power-up is low

M10_res[2] = DFFEAS(M10L9, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[3] is output_layer:u1|mac_pe:u4|res[3]
--register power-up is low

M10_res[3] = DFFEAS(M10L12, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[4] is output_layer:u1|mac_pe:u4|res[4]
--register power-up is low

M10_res[4] = DFFEAS(M10L15, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[5] is output_layer:u1|mac_pe:u4|res[5]
--register power-up is low

M10_res[5] = DFFEAS(M10L18, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[6] is output_layer:u1|mac_pe:u4|res[6]
--register power-up is low

M10_res[6] = DFFEAS(M10L21, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[7] is output_layer:u1|mac_pe:u4|res[7]
--register power-up is low

M10_res[7] = DFFEAS(M10L24, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[8] is output_layer:u1|mac_pe:u4|res[8]
--register power-up is low

M10_res[8] = DFFEAS(M10L27, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[9] is output_layer:u1|mac_pe:u4|res[9]
--register power-up is low

M10_res[9] = DFFEAS(M10L30, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[10] is output_layer:u1|mac_pe:u4|res[10]
--register power-up is low

M10_res[10] = DFFEAS(M10L33, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[11] is output_layer:u1|mac_pe:u4|res[11]
--register power-up is low

M10_res[11] = DFFEAS(M10L36, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[12] is output_layer:u1|mac_pe:u4|res[12]
--register power-up is low

M10_res[12] = DFFEAS(M10L39, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[13] is output_layer:u1|mac_pe:u4|res[13]
--register power-up is low

M10_res[13] = DFFEAS(M10L42, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[14] is output_layer:u1|mac_pe:u4|res[14]
--register power-up is low

M10_res[14] = DFFEAS(M10L45, clock,  ,  ,  ,  ,  ,  ,  );


--M10_res[15] is output_layer:u1|mac_pe:u4|res[15]
--register power-up is low

M10_res[15] = DFFEAS(M10L48, clock,  ,  ,  ,  ,  ,  ,  );


--E16_Q[0] is output_layer:u1|nReg:r3|Q[0]
--register power-up is low

E16_Q[0] = DFFEAS(M9_res[0], clock, !reset,  , E16L18,  ,  , clear,  );


--E13_Q[4] is output_layer:u1|nReg:r1c|Q[4]
--register power-up is low

E13_Q[4] = DFFEAS(M6_res[4], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[6] is output_layer:u1|nReg:r1c|Q[6]
--register power-up is low

E13_Q[6] = DFFEAS(M6_res[6], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[7] is output_layer:u1|nReg:r1c|Q[7]
--register power-up is low

E13_Q[7] = DFFEAS(M6_res[7], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[5] is output_layer:u1|nReg:r1c|Q[5]
--register power-up is low

E13_Q[5] = DFFEAS(M6_res[5], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[15] is output_layer:u1|nReg:r1c|Q[15]
--register power-up is low

E13_Q[15] = DFFEAS(M6_res[15], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[3] is output_layer:u1|nReg:r1c|Q[3]
--register power-up is low

E13_Q[3] = DFFEAS(M6_res[3], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[1] is output_layer:u1|nReg:r1c|Q[1]
--register power-up is low

E13_Q[1] = DFFEAS(M6_res[1], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[2] is output_layer:u1|nReg:r1c|Q[2]
--register power-up is low

E13_Q[2] = DFFEAS(M6_res[2], clock, !reset,  , E14L18,  ,  , clear,  );


--E13_Q[0] is output_layer:u1|nReg:r1c|Q[0]
--register power-up is low

E13_Q[0] = DFFEAS(M6_res[0], clock, !reset,  , E14L18,  ,  , clear,  );


--HB1L2 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~1
HB1L2 = CARRY((V2L6 & V2L2));


--HB1L4 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~3
HB1L4 = CARRY((V2L7 & (!V2L4 & !HB1L2)) # (!V2L7 & ((!HB1L2) # (!V2L4))));


--HB1L6 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~5
HB1L6 = CARRY((V2L8 & ((V2L5) # (!HB1L4))) # (!V2L8 & (V2L5 & !HB1L4)));


--HB1L8 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~7
HB1L8 = CARRY((!HB1L6) # (!V2L9));


--HB1L9 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~8
HB1L9 = (V2L11 & (HB1L8 $ (GND))) # (!V2L11 & (!HB1L8 & VCC));

--HB1L10 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~9
HB1L10 = CARRY((V2L11 & !HB1L8));


--E13_Q[8] is output_layer:u1|nReg:r1c|Q[8]
--register power-up is low

E13_Q[8] = DFFEAS(M6_res[8], clock, !reset,  , E14L18,  ,  , clear,  );


--CB1L1 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~0
CB1L1 = (HB1L9 & (V2L16 $ (VCC))) # (!HB1L9 & (V2L16 & VCC));

--CB1L2 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~1
CB1L2 = CARRY((HB1L9 & V2L16));


--M10L3 is output_layer:u1|mac_pe:u4|res[0]~16
M10L3 = (E16_Q[0] & (CB1L1 $ (VCC))) # (!E16_Q[0] & (CB1L1 & VCC));

--M10L4 is output_layer:u1|mac_pe:u4|res[0]~17
M10L4 = CARRY((E16_Q[0] & CB1L1));


--Y2L2 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~1
Y2L2 = CARRY((E10_Q[4] & V3_romout[0][5]));


--Y2L4 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~3
Y2L4 = CARRY((V3L16 & (!V3_romout[0][6] & !Y2L2)) # (!V3L16 & ((!Y2L2) # (!V3_romout[0][6]))));


--Y2L6 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~5
Y2L6 = CARRY((V3_romout[1][12] & ((V7L5) # (!Y2L4))) # (!V3_romout[1][12] & (V7L5 & !Y2L4)));


--Y2L8 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~7
Y2L8 = CARRY((V3_romout[1][4] & (!V7L6 & !Y2L6)) # (!V3_romout[1][4] & ((!Y2L6) # (!V7L6))));


--Y2L9 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~8
Y2L9 = ((V3_romout[1][5] $ (V7L7 $ (!Y2L8)))) # (GND);

--Y2L10 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~9
Y2L10 = CARRY((V3_romout[1][5] & ((V7L7) # (!Y2L8))) # (!V3_romout[1][5] & (V7L7 & !Y2L8)));


--Y2L11 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~10
Y2L11 = (V3_romout[1][6] & ((V3L7 & (Y2L10 & VCC)) # (!V3L7 & (!Y2L10)))) # (!V3_romout[1][6] & ((V3L7 & (!Y2L10)) # (!V3L7 & ((Y2L10) # (GND)))));

--Y2L12 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~11
Y2L12 = CARRY((V3_romout[1][6] & (!V3L7 & !Y2L10)) # (!V3_romout[1][6] & ((!Y2L10) # (!V3L7))));


--Y2L13 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~12
Y2L13 = ((V3_romout[1][7] $ (V3_romout[0][11] $ (!Y2L12)))) # (GND);

--Y2L14 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~13
Y2L14 = CARRY((V3_romout[1][7] & ((V3_romout[0][11]) # (!Y2L12))) # (!V3_romout[1][7] & (V3_romout[0][11] & !Y2L12)));


--Y2L15 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~14
Y2L15 = (V3_romout[1][8] & ((V3L9 & (Y2L14 & VCC)) # (!V3L9 & (!Y2L14)))) # (!V3_romout[1][8] & ((V3L9 & (!Y2L14)) # (!V3L9 & ((Y2L14) # (GND)))));

--Y2L16 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~15
Y2L16 = CARRY((V3_romout[1][8] & (!V3L9 & !Y2L14)) # (!V3_romout[1][8] & ((!Y2L14) # (!V3L9))));


--Y2L17 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~16
Y2L17 = ((V3_romout[1][9] $ (V3L10 $ (Y2L16)))) # (GND);

--Y2L18 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~17
Y2L18 = CARRY((V3_romout[1][9] & ((!Y2L16) # (!V3L10))) # (!V3_romout[1][9] & (!V3L10 & !Y2L16)));


--Y2L19 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~18
Y2L19 = (V3_romout[1][10] & ((V3L11 & (Y2L18 & VCC)) # (!V3L11 & (!Y2L18)))) # (!V3_romout[1][10] & ((V3L11 & (!Y2L18)) # (!V3L11 & ((Y2L18) # (GND)))));

--Y2L20 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~19
Y2L20 = CARRY((V3_romout[1][10] & (!V3L11 & !Y2L18)) # (!V3_romout[1][10] & ((!Y2L18) # (!V3L11))));


--Y2L21 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~20
Y2L21 = ((V3_romout[1][11] $ (V3L12 $ (!Y2L20)))) # (GND);

--Y2L22 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~21
Y2L22 = CARRY((V3_romout[1][11] & ((V3L12) # (!Y2L20))) # (!V3_romout[1][11] & (V3L12 & !Y2L20)));


--Y2L23 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~22
Y2L23 = (V3_romout[1][12] & ((V3_romout[0][16] & (Y2L22 & VCC)) # (!V3_romout[0][16] & (!Y2L22)))) # (!V3_romout[1][12] & ((V3_romout[0][16] & (!Y2L22)) # (!V3_romout[0][16] & ((Y2L22) # (GND)))));

--Y2L24 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~23
Y2L24 = CARRY((V3_romout[1][12] & (!V3_romout[0][16] & !Y2L22)) # (!V3_romout[1][12] & ((!Y2L22) # (!V3_romout[0][16]))));


--Y2L25 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~24
Y2L25 = ((V3L28 $ (V3L14 $ (Y2L24)))) # (GND);

--Y2L26 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~25
Y2L26 = CARRY((V3L28 & (V3L14 & !Y2L24)) # (!V3L28 & ((V3L14) # (!Y2L24))));


--Y2L27 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~26
Y2L27 = (V3L29 & (!Y2L26)) # (!V3L29 & ((Y2L26) # (GND)));

--Y2L28 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~27
Y2L28 = CARRY((!Y2L26) # (!V3L29));


--Y2L29 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~28
Y2L29 = (V3_romout[1][15] & (Y2L28 $ (GND))) # (!V3_romout[1][15] & (!Y2L28 & VCC));

--Y2L30 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~29
Y2L30 = CARRY((V3_romout[1][15] & !Y2L28));


--Z2L1 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~0
Z2L1 = (E10_Q[12] & (V3_romout[2][5] $ (VCC))) # (!E10_Q[12] & (V3_romout[2][5] & VCC));

--Z2L2 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~1
Z2L2 = CARRY((E10_Q[12] & V3_romout[2][5]));


--Z2L3 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~2
Z2L3 = (V3L50 & ((V3_romout[2][6] & (Z2L2 & VCC)) # (!V3_romout[2][6] & (!Z2L2)))) # (!V3L50 & ((V3_romout[2][6] & (!Z2L2)) # (!V3_romout[2][6] & ((Z2L2) # (GND)))));

--Z2L4 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~3
Z2L4 = CARRY((V3L50 & (!V3_romout[2][6] & !Z2L2)) # (!V3L50 & ((!Z2L2) # (!V3_romout[2][6]))));


--Z2L5 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~4
Z2L5 = ((V3_romout[3][3] $ (V3_romout[2][7] $ (!Z2L4)))) # (GND);

--Z2L6 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~5
Z2L6 = CARRY((V3_romout[3][3] & ((V3_romout[2][7]) # (!Z2L4))) # (!V3_romout[3][3] & (V3_romout[2][7] & !Z2L4)));


--Z2L7 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~6
Z2L7 = (V3_romout[3][4] & ((V3_romout[2][8] & (Z2L6 & VCC)) # (!V3_romout[2][8] & (!Z2L6)))) # (!V3_romout[3][4] & ((V3_romout[2][8] & (!Z2L6)) # (!V3_romout[2][8] & ((Z2L6) # (GND)))));

--Z2L8 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~7
Z2L8 = CARRY((V3_romout[3][4] & (!V3_romout[2][8] & !Z2L6)) # (!V3_romout[3][4] & ((!Z2L6) # (!V3_romout[2][8]))));


--Z2L9 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~8
Z2L9 = ((V3_romout[3][15] $ (V3_romout[2][9] $ (!Z2L8)))) # (GND);

--Z2L10 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~9
Z2L10 = CARRY((V3_romout[3][15] & ((V3_romout[2][9]) # (!Z2L8))) # (!V3_romout[3][15] & (V3_romout[2][9] & !Z2L8)));


--Z2L11 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~10
Z2L11 = (V3L53 & ((V3_romout[2][10] & (Z2L10 & VCC)) # (!V3_romout[2][10] & (!Z2L10)))) # (!V3L53 & ((V3_romout[2][10] & (!Z2L10)) # (!V3_romout[2][10] & ((Z2L10) # (GND)))));

--Z2L12 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~11
Z2L12 = CARRY((V3L53 & (!V3_romout[2][10] & !Z2L10)) # (!V3L53 & ((!Z2L10) # (!V3_romout[2][10]))));


--Z2L13 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~12
Z2L13 = ((V3_romout[3][7] $ (V3_romout[2][11] $ (!Z2L12)))) # (GND);

--Z2L14 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~13
Z2L14 = CARRY((V3_romout[3][7] & ((V3_romout[2][11]) # (!Z2L12))) # (!V3_romout[3][7] & (V3_romout[2][11] & !Z2L12)));


--AB2L2 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~1
AB2L2 = CARRY((Y2L9 & E10_Q[8]));


--AB2L4 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~3
AB2L4 = CARRY((Y2L11 & (!V3L35 & !AB2L2)) # (!Y2L11 & ((!AB2L2) # (!V3L35))));


--AB2L6 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~5
AB2L6 = CARRY((Y2L13 & ((V3_romout[2][12]) # (!AB2L4))) # (!Y2L13 & (V3_romout[2][12] & !AB2L4)));


--AB2L8 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~7
AB2L8 = CARRY((Y2L15 & (!V3_romout[2][4] & !AB2L6)) # (!Y2L15 & ((!AB2L6) # (!V3_romout[2][4]))));


--AB2L9 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~8
AB2L9 = ((Y2L17 $ (Z2L1 $ (!AB2L8)))) # (GND);

--AB2L10 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~9
AB2L10 = CARRY((Y2L17 & ((Z2L1) # (!AB2L8))) # (!Y2L17 & (Z2L1 & !AB2L8)));


--AB2L11 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~10
AB2L11 = (Y2L19 & ((Z2L3 & (AB2L10 & VCC)) # (!Z2L3 & (!AB2L10)))) # (!Y2L19 & ((Z2L3 & (!AB2L10)) # (!Z2L3 & ((AB2L10) # (GND)))));

--AB2L12 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~11
AB2L12 = CARRY((Y2L19 & (!Z2L3 & !AB2L10)) # (!Y2L19 & ((!AB2L10) # (!Z2L3))));


--AB2L13 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~12
AB2L13 = ((Y2L21 $ (Z2L5 $ (!AB2L12)))) # (GND);

--AB2L14 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~13
AB2L14 = CARRY((Y2L21 & ((Z2L5) # (!AB2L12))) # (!Y2L21 & (Z2L5 & !AB2L12)));


--AB2L15 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~14
AB2L15 = (Y2L23 & ((Z2L7 & (AB2L14 & VCC)) # (!Z2L7 & (!AB2L14)))) # (!Y2L23 & ((Z2L7 & (!AB2L14)) # (!Z2L7 & ((AB2L14) # (GND)))));

--AB2L16 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~15
AB2L16 = CARRY((Y2L23 & (!Z2L7 & !AB2L14)) # (!Y2L23 & ((!AB2L14) # (!Z2L7))));


--AB2L17 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~16
AB2L17 = ((Y2L25 $ (Z2L9 $ (!AB2L16)))) # (GND);

--AB2L18 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~17
AB2L18 = CARRY((Y2L25 & ((Z2L9) # (!AB2L16))) # (!Y2L25 & (Z2L9 & !AB2L16)));


--AB2L19 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~18
AB2L19 = (Y2L27 & ((Z2L11 & (AB2L18 & VCC)) # (!Z2L11 & (!AB2L18)))) # (!Y2L27 & ((Z2L11 & (!AB2L18)) # (!Z2L11 & ((AB2L18) # (GND)))));

--AB2L20 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~19
AB2L20 = CARRY((Y2L27 & (!Z2L11 & !AB2L18)) # (!Y2L27 & ((!AB2L18) # (!Z2L11))));


--AB2L21 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~20
AB2L21 = ((Y2L29 $ (Z2L13 $ (!AB2L20)))) # (GND);

--AB2L22 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~21
AB2L22 = CARRY((Y2L29 & ((Z2L13) # (!AB2L20))) # (!Y2L29 & (Z2L13 & !AB2L20)));


--M7L4 is output_layer:u1|mac_pe:u1d|res[1]~15
M7L4 = AB2L11 $ (VCC);

--M7L5 is output_layer:u1|mac_pe:u1d|res[1]~16
M7L5 = CARRY(AB2L11);


--M7L7 is output_layer:u1|mac_pe:u1d|res[2]~17
M7L7 = (AB2L13 & (M7L5 & VCC)) # (!AB2L13 & (!M7L5));

--M7L8 is output_layer:u1|mac_pe:u1d|res[2]~18
M7L8 = CARRY((!AB2L13 & !M7L5));


--M7L10 is output_layer:u1|mac_pe:u1d|res[3]~19
M7L10 = (AB2L15 & ((GND) # (!M7L8))) # (!AB2L15 & (M7L8 $ (GND)));

--M7L11 is output_layer:u1|mac_pe:u1d|res[3]~20
M7L11 = CARRY((AB2L15) # (!M7L8));


--M7L13 is output_layer:u1|mac_pe:u1d|res[4]~21
M7L13 = (AB2L17 & (!M7L11)) # (!AB2L17 & ((M7L11) # (GND)));

--M7L14 is output_layer:u1|mac_pe:u1d|res[4]~22
M7L14 = CARRY((!M7L11) # (!AB2L17));


--M7L16 is output_layer:u1|mac_pe:u1d|res[5]~23
M7L16 = (AB2L19 & (M7L14 $ (GND))) # (!AB2L19 & (!M7L14 & VCC));

--M7L17 is output_layer:u1|mac_pe:u1d|res[5]~24
M7L17 = CARRY((AB2L19 & !M7L14));


--M7L19 is output_layer:u1|mac_pe:u1d|res[6]~25
M7L19 = (AB2L21 & (M7L17 & VCC)) # (!AB2L21 & (!M7L17));

--M7L20 is output_layer:u1|mac_pe:u1d|res[6]~26
M7L20 = CARRY((!AB2L21 & !M7L17));


--Y2L31 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~30
Y2L31 = (V3_romout[1][16] & (!Y2L30)) # (!V3_romout[1][16] & ((Y2L30) # (GND)));

--Y2L32 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~31
Y2L32 = CARRY((!Y2L30) # (!V3_romout[1][16]));


--Y2L33 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~32
Y2L33 = (V3L33 & (Y2L32 $ (GND))) # (!V3L33 & (!Y2L32 & VCC));

--Y2L34 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~33
Y2L34 = CARRY((V3L33 & !Y2L32));


--Y2L35 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~34
Y2L35 = Y2L34;


--Z2L15 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~14
Z2L15 = (V3_romout[3][8] & ((V3_romout[2][12] & (Z2L14 & VCC)) # (!V3_romout[2][12] & (!Z2L14)))) # (!V3_romout[3][8] & ((V3_romout[2][12] & (!Z2L14)) # (!V3_romout[2][12] & ((Z2L14) # (GND)))));

--Z2L16 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~15
Z2L16 = CARRY((V3_romout[3][8] & (!V3_romout[2][12] & !Z2L14)) # (!V3_romout[3][8] & ((!Z2L14) # (!V3_romout[2][12]))));


--Z2L17 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~16
Z2L17 = ((V3_romout[3][9] $ (V5L32 $ (Z2L16)))) # (GND);

--Z2L18 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~17
Z2L18 = CARRY((V3_romout[3][9] & ((!Z2L16) # (!V5L32))) # (!V3_romout[3][9] & (!V5L32 & !Z2L16)));


--Z2L19 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~18
Z2L19 = (V3L57 & ((V3L45 & (Z2L18 & VCC)) # (!V3L45 & (!Z2L18)))) # (!V3L57 & ((V3L45 & (!Z2L18)) # (!V3L45 & ((Z2L18) # (GND)))));

--Z2L20 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~19
Z2L20 = CARRY((V3L57 & (!V3L45 & !Z2L18)) # (!V3L57 & ((!Z2L18) # (!V3L45))));


--Z2L21 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~20
Z2L21 = ((V3_romout[3][11] $ (V3_romout[2][15] $ (!Z2L20)))) # (GND);

--Z2L22 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~21
Z2L22 = CARRY((V3_romout[3][11] & ((V3_romout[2][15]) # (!Z2L20))) # (!V3_romout[3][11] & (V3_romout[2][15] & !Z2L20)));


--Z2L23 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~22
Z2L23 = (V3_romout[3][12] & ((V3_romout[2][16] & (Z2L22 & VCC)) # (!V3_romout[2][16] & (!Z2L22)))) # (!V3_romout[3][12] & ((V3_romout[2][16] & (!Z2L22)) # (!V3_romout[2][16] & ((Z2L22) # (GND)))));

--Z2L24 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~23
Z2L24 = CARRY((V3_romout[3][12] & (!V3_romout[2][16] & !Z2L22)) # (!V3_romout[3][12] & ((!Z2L22) # (!V3_romout[2][16]))));


--Z2L25 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~24
Z2L25 = ((V3L60 $ (V3L48 $ (!Z2L24)))) # (GND);

--Z2L26 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~25
Z2L26 = CARRY((V3L60 & ((V3L48) # (!Z2L24))) # (!V3L60 & (V3L48 & !Z2L24)));


--Z2L27 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~26
Z2L27 = (V3L61 & ((Z2L26) # (GND))) # (!V3L61 & (!Z2L26));

--Z2L28 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~27
Z2L28 = CARRY((V3L61) # (!Z2L26));


--Z2L29 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~28
Z2L29 = (V3_romout[3][15] & (Z2L28 $ (GND))) # (!V3_romout[3][15] & (!Z2L28 & VCC));

--Z2L30 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~29
Z2L30 = CARRY((V3_romout[3][15] & !Z2L28));


--Z2L31 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~30
Z2L31 = V3L63 $ (Z2L30);


--AB2L23 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~22
AB2L23 = (Y2L31 & ((Z2L15 & (AB2L22 & VCC)) # (!Z2L15 & (!AB2L22)))) # (!Y2L31 & ((Z2L15 & (!AB2L22)) # (!Z2L15 & ((AB2L22) # (GND)))));

--AB2L24 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~23
AB2L24 = CARRY((Y2L31 & (!Z2L15 & !AB2L22)) # (!Y2L31 & ((!AB2L22) # (!Z2L15))));


--AB2L25 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~24
AB2L25 = ((Y2L33 $ (Z2L17 $ (!AB2L24)))) # (GND);

--AB2L26 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~25
AB2L26 = CARRY((Y2L33 & ((Z2L17) # (!AB2L24))) # (!Y2L33 & (Z2L17 & !AB2L24)));


--AB2L27 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~26
AB2L27 = (Y2L35 & ((Z2L19 & (AB2L26 & VCC)) # (!Z2L19 & (!AB2L26)))) # (!Y2L35 & ((Z2L19 & (!AB2L26)) # (!Z2L19 & ((AB2L26) # (GND)))));

--AB2L28 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~27
AB2L28 = CARRY((Y2L35 & (!Z2L19 & !AB2L26)) # (!Y2L35 & ((!AB2L26) # (!Z2L19))));


--AB2L29 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~28
AB2L29 = ((Y2L35 $ (Z2L21 $ (!AB2L28)))) # (GND);

--AB2L30 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~29
AB2L30 = CARRY((Y2L35 & ((Z2L21) # (!AB2L28))) # (!Y2L35 & (Z2L21 & !AB2L28)));


--AB2L31 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~30
AB2L31 = (Y2L35 & ((Z2L23 & (AB2L30 & VCC)) # (!Z2L23 & (!AB2L30)))) # (!Y2L35 & ((Z2L23 & (!AB2L30)) # (!Z2L23 & ((AB2L30) # (GND)))));

--AB2L32 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~31
AB2L32 = CARRY((Y2L35 & (!Z2L23 & !AB2L30)) # (!Y2L35 & ((!AB2L30) # (!Z2L23))));


--AB2L33 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~32
AB2L33 = ((Y2L35 $ (Z2L25 $ (!AB2L32)))) # (GND);

--AB2L34 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~33
AB2L34 = CARRY((Y2L35 & ((Z2L25) # (!AB2L32))) # (!Y2L35 & (Z2L25 & !AB2L32)));


--AB2L35 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~34
AB2L35 = (Y2L35 & ((Z2L27 & (AB2L34 & VCC)) # (!Z2L27 & (!AB2L34)))) # (!Y2L35 & ((Z2L27 & (!AB2L34)) # (!Z2L27 & ((AB2L34) # (GND)))));

--AB2L36 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~35
AB2L36 = CARRY((Y2L35 & (!Z2L27 & !AB2L34)) # (!Y2L35 & ((!AB2L34) # (!Z2L27))));


--AB2L37 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~36
AB2L37 = ((Y2L35 $ (Z2L29 $ (!AB2L36)))) # (GND);

--AB2L38 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~37
AB2L38 = CARRY((Y2L35 & ((Z2L29) # (!AB2L36))) # (!Y2L35 & (Z2L29 & !AB2L36)));


--AB2L39 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~38
AB2L39 = Y2L35 $ (Z2L31 $ (AB2L38));


--M7L22 is output_layer:u1|mac_pe:u1d|res[7]~27
M7L22 = (AB2L23 & (M7L20 $ (GND))) # (!AB2L23 & (!M7L20 & VCC));

--M7L23 is output_layer:u1|mac_pe:u1d|res[7]~28
M7L23 = CARRY((AB2L23 & !M7L20));


--M7L25 is output_layer:u1|mac_pe:u1d|res[8]~29
M7L25 = (AB2L25 & (!M7L23)) # (!AB2L25 & ((M7L23) # (GND)));

--M7L26 is output_layer:u1|mac_pe:u1d|res[8]~30
M7L26 = CARRY((!M7L23) # (!AB2L25));


--M7L28 is output_layer:u1|mac_pe:u1d|res[9]~31
M7L28 = (AB2L27 & ((GND) # (!M7L26))) # (!AB2L27 & (M7L26 $ (GND)));

--M7L29 is output_layer:u1|mac_pe:u1d|res[9]~32
M7L29 = CARRY((AB2L27) # (!M7L26));


--M7L31 is output_layer:u1|mac_pe:u1d|res[10]~33
M7L31 = (AB2L29 & (!M7L29)) # (!AB2L29 & ((M7L29) # (GND)));

--M7L32 is output_layer:u1|mac_pe:u1d|res[10]~34
M7L32 = CARRY((!M7L29) # (!AB2L29));


--M7L34 is output_layer:u1|mac_pe:u1d|res[11]~35
M7L34 = (AB2L31 & (M7L32 $ (GND))) # (!AB2L31 & (!M7L32 & VCC));

--M7L35 is output_layer:u1|mac_pe:u1d|res[11]~36
M7L35 = CARRY((AB2L31 & !M7L32));


--M7L37 is output_layer:u1|mac_pe:u1d|res[12]~37
M7L37 = (AB2L33 & (M7L35 & VCC)) # (!AB2L33 & (!M7L35));

--M7L38 is output_layer:u1|mac_pe:u1d|res[12]~38
M7L38 = CARRY((!AB2L33 & !M7L35));


--M7L40 is output_layer:u1|mac_pe:u1d|res[13]~39
M7L40 = (AB2L35 & (M7L38 $ (GND))) # (!AB2L35 & (!M7L38 & VCC));

--M7L41 is output_layer:u1|mac_pe:u1d|res[13]~40
M7L41 = CARRY((AB2L35 & !M7L38));


--M7L43 is output_layer:u1|mac_pe:u1d|res[14]~41
M7L43 = (AB2L37 & (!M7L41)) # (!AB2L37 & ((M7L41) # (GND)));

--M7L44 is output_layer:u1|mac_pe:u1d|res[14]~42
M7L44 = CARRY((!M7L41) # (!AB2L37));


--M7L46 is output_layer:u1|mac_pe:u1d|res[15]~43
M7L46 = AB2L39 $ (!M7L44);


--E16_Q[1] is output_layer:u1|nReg:r3|Q[1]
--register power-up is low

E16_Q[1] = DFFEAS(M9_res[1], clock, !reset,  , E16L18,  ,  , clear,  );


--HB1L11 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~10
HB1L11 = (V2L14 & (!HB1L10)) # (!V2L14 & ((HB1L10) # (GND)));

--HB1L12 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~11
HB1L12 = CARRY((!HB1L10) # (!V2L14));


--E13_Q[9] is output_layer:u1|nReg:r1c|Q[9]
--register power-up is low

E13_Q[9] = DFFEAS(M6_res[9], clock, !reset,  , E14L18,  ,  , clear,  );


--CB1L3 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~2
CB1L3 = (HB1L11 & ((V2L17 & (CB1L2 & VCC)) # (!V2L17 & (!CB1L2)))) # (!HB1L11 & ((V2L17 & (!CB1L2)) # (!V2L17 & ((CB1L2) # (GND)))));

--CB1L4 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~3
CB1L4 = CARRY((HB1L11 & (!V2L17 & !CB1L2)) # (!HB1L11 & ((!CB1L2) # (!V2L17))));


--M10L6 is output_layer:u1|mac_pe:u4|res[1]~18
M10L6 = (E16_Q[1] & ((CB1L3 & (M10L4 & VCC)) # (!CB1L3 & (!M10L4)))) # (!E16_Q[1] & ((CB1L3 & (!M10L4)) # (!CB1L3 & ((M10L4) # (GND)))));

--M10L7 is output_layer:u1|mac_pe:u4|res[1]~19
M10L7 = CARRY((E16_Q[1] & (!CB1L3 & !M10L4)) # (!E16_Q[1] & ((!M10L4) # (!CB1L3))));


--E16_Q[2] is output_layer:u1|nReg:r3|Q[2]
--register power-up is low

E16_Q[2] = DFFEAS(M9_res[2], clock, !reset,  , E16L18,  ,  , clear,  );


--HB1L13 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~12
HB1L13 = (V2L15 & (HB1L12 $ (GND))) # (!V2L15 & (!HB1L12 & VCC));

--HB1L14 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~13
HB1L14 = CARRY((V2L15 & !HB1L12));


--E13_Q[10] is output_layer:u1|nReg:r1c|Q[10]
--register power-up is low

E13_Q[10] = DFFEAS(M6_res[10], clock, !reset,  , E14L18,  ,  , clear,  );


--CB1L5 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~4
CB1L5 = ((HB1L13 $ (V2L18 $ (!CB1L4)))) # (GND);

--CB1L6 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~5
CB1L6 = CARRY((HB1L13 & ((V2L18) # (!CB1L4))) # (!HB1L13 & (V2L18 & !CB1L4)));


--M10L9 is output_layer:u1|mac_pe:u4|res[2]~20
M10L9 = ((E16_Q[2] $ (CB1L5 $ (!M10L7)))) # (GND);

--M10L10 is output_layer:u1|mac_pe:u4|res[2]~21
M10L10 = CARRY((E16_Q[2] & ((CB1L5) # (!M10L7))) # (!E16_Q[2] & (CB1L5 & !M10L7)));


--E16_Q[3] is output_layer:u1|nReg:r3|Q[3]
--register power-up is low

E16_Q[3] = DFFEAS(M9_res[3], clock, !reset,  , E16L18,  ,  , clear,  );


--HB1L15 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_c9h:auto_generated|op_1~14
HB1L15 = HB1L14;


--E13_Q[11] is output_layer:u1|nReg:r1c|Q[11]
--register power-up is low

E13_Q[11] = DFFEAS(M6_res[11], clock, !reset,  , E14L18,  ,  , clear,  );


--CB1L7 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~6
CB1L7 = (HB1L15 & ((V2L19 & (CB1L6 & VCC)) # (!V2L19 & (!CB1L6)))) # (!HB1L15 & ((V2L19 & (!CB1L6)) # (!V2L19 & ((CB1L6) # (GND)))));

--CB1L8 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~7
CB1L8 = CARRY((HB1L15 & (!V2L19 & !CB1L6)) # (!HB1L15 & ((!CB1L6) # (!V2L19))));


--M10L12 is output_layer:u1|mac_pe:u4|res[3]~22
M10L12 = (E16_Q[3] & ((CB1L7 & (M10L10 & VCC)) # (!CB1L7 & (!M10L10)))) # (!E16_Q[3] & ((CB1L7 & (!M10L10)) # (!CB1L7 & ((M10L10) # (GND)))));

--M10L13 is output_layer:u1|mac_pe:u4|res[3]~23
M10L13 = CARRY((E16_Q[3] & (!CB1L7 & !M10L10)) # (!E16_Q[3] & ((!M10L10) # (!CB1L7))));


--E16_Q[4] is output_layer:u1|nReg:r3|Q[4]
--register power-up is low

E16_Q[4] = DFFEAS(M9_res[4], clock, !reset,  , E16L18,  ,  , clear,  );


--E13_Q[12] is output_layer:u1|nReg:r1c|Q[12]
--register power-up is low

E13_Q[12] = DFFEAS(M6_res[12], clock, !reset,  , E14L18,  ,  , clear,  );


--JB1L1 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~0
JB1L1 = (G1L22 & (V2L21 $ (VCC))) # (!G1L22 & (V2L21 & VCC));

--JB1L2 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~1
JB1L2 = CARRY((G1L22 & V2L21));


--CB1L9 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~8
CB1L9 = ((HB1L15 $ (JB1L1 $ (!CB1L8)))) # (GND);

--CB1L10 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~9
CB1L10 = CARRY((HB1L15 & ((JB1L1) # (!CB1L8))) # (!HB1L15 & (JB1L1 & !CB1L8)));


--M10L15 is output_layer:u1|mac_pe:u4|res[4]~24
M10L15 = ((E16_Q[4] $ (CB1L9 $ (!M10L13)))) # (GND);

--M10L16 is output_layer:u1|mac_pe:u4|res[4]~25
M10L16 = CARRY((E16_Q[4] & ((CB1L9) # (!M10L13))) # (!E16_Q[4] & (CB1L9 & !M10L13)));


--E16_Q[5] is output_layer:u1|nReg:r3|Q[5]
--register power-up is low

E16_Q[5] = DFFEAS(M9_res[5], clock, !reset,  , E16L18,  ,  , clear,  );


--E13_Q[13] is output_layer:u1|nReg:r1c|Q[13]
--register power-up is low

E13_Q[13] = DFFEAS(M6_res[13], clock, !reset,  , E14L18,  ,  , clear,  );


--JB1L3 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~2
JB1L3 = (V2_romout[3][6] & ((V2L24 & (JB1L2 & VCC)) # (!V2L24 & (!JB1L2)))) # (!V2_romout[3][6] & ((V2L24 & (!JB1L2)) # (!V2L24 & ((JB1L2) # (GND)))));

--JB1L4 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~3
JB1L4 = CARRY((V2_romout[3][6] & (!V2L24 & !JB1L2)) # (!V2_romout[3][6] & ((!JB1L2) # (!V2L24))));


--CB1L11 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~10
CB1L11 = (HB1L15 & ((JB1L3 & (CB1L10 & VCC)) # (!JB1L3 & (!CB1L10)))) # (!HB1L15 & ((JB1L3 & (!CB1L10)) # (!JB1L3 & ((CB1L10) # (GND)))));

--CB1L12 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~11
CB1L12 = CARRY((HB1L15 & (!JB1L3 & !CB1L10)) # (!HB1L15 & ((!CB1L10) # (!JB1L3))));


--M10L18 is output_layer:u1|mac_pe:u4|res[5]~26
M10L18 = (E16_Q[5] & ((CB1L11 & (M10L16 & VCC)) # (!CB1L11 & (!M10L16)))) # (!E16_Q[5] & ((CB1L11 & (!M10L16)) # (!CB1L11 & ((M10L16) # (GND)))));

--M10L19 is output_layer:u1|mac_pe:u4|res[5]~27
M10L19 = CARRY((E16_Q[5] & (!CB1L11 & !M10L16)) # (!E16_Q[5] & ((!M10L16) # (!CB1L11))));


--E16_Q[6] is output_layer:u1|nReg:r3|Q[6]
--register power-up is low

E16_Q[6] = DFFEAS(M9_res[6], clock, !reset,  , E16L18,  ,  , clear,  );


--E13_Q[14] is output_layer:u1|nReg:r1c|Q[14]
--register power-up is low

E13_Q[14] = DFFEAS(M6_res[14], clock, !reset,  , E14L18,  ,  , clear,  );


--JB1L5 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~4
JB1L5 = ((V2L28 $ (V2L25 $ (!JB1L4)))) # (GND);

--JB1L6 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~5
JB1L6 = CARRY((V2L28 & ((V2L25) # (!JB1L4))) # (!V2L28 & (V2L25 & !JB1L4)));


--CB1L13 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~12
CB1L13 = ((HB1L15 $ (JB1L5 $ (!CB1L12)))) # (GND);

--CB1L14 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~13
CB1L14 = CARRY((HB1L15 & ((JB1L5) # (!CB1L12))) # (!HB1L15 & (JB1L5 & !CB1L12)));


--M10L21 is output_layer:u1|mac_pe:u4|res[6]~28
M10L21 = ((E16_Q[6] $ (CB1L13 $ (!M10L19)))) # (GND);

--M10L22 is output_layer:u1|mac_pe:u4|res[6]~29
M10L22 = CARRY((E16_Q[6] & ((CB1L13) # (!M10L19))) # (!E16_Q[6] & (CB1L13 & !M10L19)));


--E16_Q[7] is output_layer:u1|nReg:r3|Q[7]
--register power-up is low

E16_Q[7] = DFFEAS(M9_res[7], clock, !reset,  , E16L18,  ,  , clear,  );


--JB1L7 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~6
JB1L7 = (V2L29 & (!JB1L6)) # (!V2L29 & ((JB1L6) # (GND)));

--JB1L8 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~7
JB1L8 = CARRY((!JB1L6) # (!V2L29));


--CB1L15 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~14
CB1L15 = (HB1L15 & ((JB1L7 & (CB1L14 & VCC)) # (!JB1L7 & (!CB1L14)))) # (!HB1L15 & ((JB1L7 & (!CB1L14)) # (!JB1L7 & ((CB1L14) # (GND)))));

--CB1L16 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~15
CB1L16 = CARRY((HB1L15 & (!JB1L7 & !CB1L14)) # (!HB1L15 & ((!CB1L14) # (!JB1L7))));


--M10L24 is output_layer:u1|mac_pe:u4|res[7]~30
M10L24 = (E16_Q[7] & ((CB1L15 & (M10L22 & VCC)) # (!CB1L15 & (!M10L22)))) # (!E16_Q[7] & ((CB1L15 & (!M10L22)) # (!CB1L15 & ((M10L22) # (GND)))));

--M10L25 is output_layer:u1|mac_pe:u4|res[7]~31
M10L25 = CARRY((E16_Q[7] & (!CB1L15 & !M10L22)) # (!E16_Q[7] & ((!M10L22) # (!CB1L15))));


--E16_Q[8] is output_layer:u1|nReg:r3|Q[8]
--register power-up is low

E16_Q[8] = DFFEAS(M9_res[8], clock, !reset,  , E16L18,  ,  , clear,  );


--JB1L9 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~8
JB1L9 = (V2_romout[3][9] & (JB1L8 $ (GND))) # (!V2_romout[3][9] & (!JB1L8 & VCC));

--JB1L10 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~9
JB1L10 = CARRY((V2_romout[3][9] & !JB1L8));


--CB1L17 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~16
CB1L17 = ((HB1L15 $ (JB1L9 $ (!CB1L16)))) # (GND);

--CB1L18 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~17
CB1L18 = CARRY((HB1L15 & ((JB1L9) # (!CB1L16))) # (!HB1L15 & (JB1L9 & !CB1L16)));


--M10L27 is output_layer:u1|mac_pe:u4|res[8]~32
M10L27 = ((E16_Q[8] $ (CB1L17 $ (!M10L25)))) # (GND);

--M10L28 is output_layer:u1|mac_pe:u4|res[8]~33
M10L28 = CARRY((E16_Q[8] & ((CB1L17) # (!M10L25))) # (!E16_Q[8] & (CB1L17 & !M10L25)));


--E16_Q[9] is output_layer:u1|nReg:r3|Q[9]
--register power-up is low

E16_Q[9] = DFFEAS(M9_res[9], clock, !reset,  , E16L18,  ,  , clear,  );


--JB1L11 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~10
JB1L11 = (V2L31 & (!JB1L10)) # (!V2L31 & ((JB1L10) # (GND)));

--JB1L12 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~11
JB1L12 = CARRY((!JB1L10) # (!V2L31));


--CB1L19 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~18
CB1L19 = (HB1L15 & ((JB1L11 & (CB1L18 & VCC)) # (!JB1L11 & (!CB1L18)))) # (!HB1L15 & ((JB1L11 & (!CB1L18)) # (!JB1L11 & ((CB1L18) # (GND)))));

--CB1L20 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~19
CB1L20 = CARRY((HB1L15 & (!JB1L11 & !CB1L18)) # (!HB1L15 & ((!CB1L18) # (!JB1L11))));


--M10L30 is output_layer:u1|mac_pe:u4|res[9]~34
M10L30 = (E16_Q[9] & ((CB1L19 & (M10L28 & VCC)) # (!CB1L19 & (!M10L28)))) # (!E16_Q[9] & ((CB1L19 & (!M10L28)) # (!CB1L19 & ((M10L28) # (GND)))));

--M10L31 is output_layer:u1|mac_pe:u4|res[9]~35
M10L31 = CARRY((E16_Q[9] & (!CB1L19 & !M10L28)) # (!E16_Q[9] & ((!M10L28) # (!CB1L19))));


--E16_Q[10] is output_layer:u1|nReg:r3|Q[10]
--register power-up is low

E16_Q[10] = DFFEAS(M9_res[10], clock, !reset,  , E16L18,  ,  , clear,  );


--JB1L13 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated|op_1~12
JB1L13 = !JB1L12;


--CB1L21 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~20
CB1L21 = ((HB1L15 $ (JB1L13 $ (!CB1L20)))) # (GND);

--CB1L22 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~21
CB1L22 = CARRY((HB1L15 & ((JB1L13) # (!CB1L20))) # (!HB1L15 & (JB1L13 & !CB1L20)));


--M10L33 is output_layer:u1|mac_pe:u4|res[10]~36
M10L33 = ((E16_Q[10] $ (CB1L21 $ (!M10L31)))) # (GND);

--M10L34 is output_layer:u1|mac_pe:u4|res[10]~37
M10L34 = CARRY((E16_Q[10] & ((CB1L21) # (!M10L31))) # (!E16_Q[10] & (CB1L21 & !M10L31)));


--E16_Q[11] is output_layer:u1|nReg:r3|Q[11]
--register power-up is low

E16_Q[11] = DFFEAS(M9_res[11], clock, !reset,  , E16L18,  ,  , clear,  );


--CB1L23 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_akh:auto_generated|op_1~22
CB1L23 = HB1L15 $ (CB1L22);


--M10L36 is output_layer:u1|mac_pe:u4|res[11]~38
M10L36 = (E16_Q[11] & ((CB1L23 & (M10L34 & VCC)) # (!CB1L23 & (!M10L34)))) # (!E16_Q[11] & ((CB1L23 & (!M10L34)) # (!CB1L23 & ((M10L34) # (GND)))));

--M10L37 is output_layer:u1|mac_pe:u4|res[11]~39
M10L37 = CARRY((E16_Q[11] & (!CB1L23 & !M10L34)) # (!E16_Q[11] & ((!M10L34) # (!CB1L23))));


--E16_Q[12] is output_layer:u1|nReg:r3|Q[12]
--register power-up is low

E16_Q[12] = DFFEAS(M9_res[12], clock, !reset,  , E16L18,  ,  , clear,  );


--M10L39 is output_layer:u1|mac_pe:u4|res[12]~40
M10L39 = ((E16_Q[12] $ (CB1L23 $ (!M10L37)))) # (GND);

--M10L40 is output_layer:u1|mac_pe:u4|res[12]~41
M10L40 = CARRY((E16_Q[12] & ((CB1L23) # (!M10L37))) # (!E16_Q[12] & (CB1L23 & !M10L37)));


--E16_Q[13] is output_layer:u1|nReg:r3|Q[13]
--register power-up is low

E16_Q[13] = DFFEAS(M9_res[13], clock, !reset,  , E16L18,  ,  , clear,  );


--M10L42 is output_layer:u1|mac_pe:u4|res[13]~42
M10L42 = (E16_Q[13] & ((CB1L23 & (M10L40 & VCC)) # (!CB1L23 & (!M10L40)))) # (!E16_Q[13] & ((CB1L23 & (!M10L40)) # (!CB1L23 & ((M10L40) # (GND)))));

--M10L43 is output_layer:u1|mac_pe:u4|res[13]~43
M10L43 = CARRY((E16_Q[13] & (!CB1L23 & !M10L40)) # (!E16_Q[13] & ((!M10L40) # (!CB1L23))));


--E16_Q[14] is output_layer:u1|nReg:r3|Q[14]
--register power-up is low

E16_Q[14] = DFFEAS(M9_res[14], clock, !reset,  , E16L18,  ,  , clear,  );


--M10L45 is output_layer:u1|mac_pe:u4|res[14]~44
M10L45 = ((E16_Q[14] $ (CB1L23 $ (!M10L43)))) # (GND);

--M10L46 is output_layer:u1|mac_pe:u4|res[14]~45
M10L46 = CARRY((E16_Q[14] & ((CB1L23) # (!M10L43))) # (!E16_Q[14] & (CB1L23 & !M10L43)));


--E16_Q[15] is output_layer:u1|nReg:r3|Q[15]
--register power-up is low

E16_Q[15] = DFFEAS(M9_res[15], clock, !reset,  , E16L18,  ,  , clear,  );


--M10L48 is output_layer:u1|mac_pe:u4|res[15]~46
M10L48 = E16_Q[15] $ (CB1L23 $ (M10L46));


--M9_res[0] is output_layer:u1|mac_pe:u3|res[0]
--register power-up is low

M9_res[0] = DFFEAS(M9L3, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[4] is output_layer:u1|mac_pe:u1c|res[4]
--register power-up is low

M6_res[4] = DFFEAS(M6L15, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[6] is output_layer:u1|mac_pe:u1c|res[6]
--register power-up is low

M6_res[6] = DFFEAS(M6L21, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[7] is output_layer:u1|mac_pe:u1c|res[7]
--register power-up is low

M6_res[7] = DFFEAS(M6L24, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[5] is output_layer:u1|mac_pe:u1c|res[5]
--register power-up is low

M6_res[5] = DFFEAS(M6L18, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[15] is output_layer:u1|mac_pe:u1c|res[15]
--register power-up is low

M6_res[15] = DFFEAS(M6L48, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[3] is output_layer:u1|mac_pe:u1c|res[3]
--register power-up is low

M6_res[3] = DFFEAS(M6L12, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[1] is output_layer:u1|mac_pe:u1c|res[1]
--register power-up is low

M6_res[1] = DFFEAS(M6L6, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[2] is output_layer:u1|mac_pe:u1c|res[2]
--register power-up is low

M6_res[2] = DFFEAS(M6L9, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[0] is output_layer:u1|mac_pe:u1c|res[0]
--register power-up is low

M6_res[0] = DFFEAS(M6L3, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[8] is output_layer:u1|mac_pe:u1c|res[8]
--register power-up is low

M6_res[8] = DFFEAS(M6L27, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[1] is output_layer:u1|mac_pe:u3|res[1]
--register power-up is low

M9_res[1] = DFFEAS(M9L6, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[9] is output_layer:u1|mac_pe:u1c|res[9]
--register power-up is low

M6_res[9] = DFFEAS(M6L30, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[2] is output_layer:u1|mac_pe:u3|res[2]
--register power-up is low

M9_res[2] = DFFEAS(M9L9, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[10] is output_layer:u1|mac_pe:u1c|res[10]
--register power-up is low

M6_res[10] = DFFEAS(M6L33, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[3] is output_layer:u1|mac_pe:u3|res[3]
--register power-up is low

M9_res[3] = DFFEAS(M9L12, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[11] is output_layer:u1|mac_pe:u1c|res[11]
--register power-up is low

M6_res[11] = DFFEAS(M6L36, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[4] is output_layer:u1|mac_pe:u3|res[4]
--register power-up is low

M9_res[4] = DFFEAS(M9L15, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[12] is output_layer:u1|mac_pe:u1c|res[12]
--register power-up is low

M6_res[12] = DFFEAS(M6L39, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[5] is output_layer:u1|mac_pe:u3|res[5]
--register power-up is low

M9_res[5] = DFFEAS(M9L18, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[13] is output_layer:u1|mac_pe:u1c|res[13]
--register power-up is low

M6_res[13] = DFFEAS(M6L42, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[6] is output_layer:u1|mac_pe:u3|res[6]
--register power-up is low

M9_res[6] = DFFEAS(M9L21, clock,  ,  ,  ,  ,  ,  ,  );


--M6_res[14] is output_layer:u1|mac_pe:u1c|res[14]
--register power-up is low

M6_res[14] = DFFEAS(M6L45, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[7] is output_layer:u1|mac_pe:u3|res[7]
--register power-up is low

M9_res[7] = DFFEAS(M9L24, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[8] is output_layer:u1|mac_pe:u3|res[8]
--register power-up is low

M9_res[8] = DFFEAS(M9L27, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[9] is output_layer:u1|mac_pe:u3|res[9]
--register power-up is low

M9_res[9] = DFFEAS(M9L30, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[10] is output_layer:u1|mac_pe:u3|res[10]
--register power-up is low

M9_res[10] = DFFEAS(M9L33, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[11] is output_layer:u1|mac_pe:u3|res[11]
--register power-up is low

M9_res[11] = DFFEAS(M9L36, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[12] is output_layer:u1|mac_pe:u3|res[12]
--register power-up is low

M9_res[12] = DFFEAS(M9L39, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[13] is output_layer:u1|mac_pe:u3|res[13]
--register power-up is low

M9_res[13] = DFFEAS(M9L42, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[14] is output_layer:u1|mac_pe:u3|res[14]
--register power-up is low

M9_res[14] = DFFEAS(M9L45, clock,  ,  ,  ,  ,  ,  ,  );


--M9_res[15] is output_layer:u1|mac_pe:u3|res[15]
--register power-up is low

M9_res[15] = DFFEAS(M9L48, clock,  ,  ,  ,  ,  ,  ,  );


--E15_Q[0] is output_layer:u1|nReg:r2|Q[0]
--register power-up is low

E15_Q[0] = DFFEAS(M8_res[0], clock, !reset,  , E15L16,  ,  , clear,  );


--E12_Q[4] is output_layer:u1|nReg:r1b|Q[4]
--register power-up is low

E12_Q[4] = DFFEAS(M5_res[4], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[15] is output_layer:u1|nReg:r1b|Q[15]
--register power-up is low

E12_Q[15] = DFFEAS(M5_res[15], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[7] is output_layer:u1|nReg:r1b|Q[7]
--register power-up is low

E12_Q[7] = DFFEAS(M5_res[7], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[5] is output_layer:u1|nReg:r1b|Q[5]
--register power-up is low

E12_Q[5] = DFFEAS(M5_res[5], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[6] is output_layer:u1|nReg:r1b|Q[6]
--register power-up is low

E12_Q[6] = DFFEAS(M5_res[6], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[1] is output_layer:u1|nReg:r1b|Q[1]
--register power-up is low

E12_Q[1] = DFFEAS(M5_res[1], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[0] is output_layer:u1|nReg:r1b|Q[0]
--register power-up is low

E12_Q[0] = DFFEAS(M5_res[0], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[2] is output_layer:u1|nReg:r1b|Q[2]
--register power-up is low

E12_Q[2] = DFFEAS(M5_res[2], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[3] is output_layer:u1|nReg:r1b|Q[3]
--register power-up is low

E12_Q[3] = DFFEAS(M5_res[3], clock, !reset,  , E14L18,  ,  , clear,  );


--BB1L2 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~1
BB1L2 = CARRY((G1L11 & V4_romout[0][6]));


--BB1L4 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~3
BB1L4 = CARRY((G1L12 & (V4L18 & !BB1L2)) # (!G1L12 & ((V4L18) # (!BB1L2))));


--BB1L6 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~5
BB1L6 = CARRY((G1L13 & ((V4L4) # (!BB1L4))) # (!G1L13 & (V4L4 & !BB1L4)));


--BB1L8 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~7
BB1L8 = CARRY((V4L24 & (!V4L6 & !BB1L6)) # (!V4L24 & ((!BB1L6) # (!V4L6))));


--BB1L9 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~8
BB1L9 = ((V4_romout[1][6] $ (V4L8 $ (!BB1L8)))) # (GND);

--BB1L10 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~9
BB1L10 = CARRY((V4_romout[1][6] & ((V4L8) # (!BB1L8))) # (!V4_romout[1][6] & (V4L8 & !BB1L8)));


--BB1L11 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~10
BB1L11 = (V4L33 & ((V4L10 & (!BB1L10)) # (!V4L10 & ((BB1L10) # (GND))))) # (!V4L33 & ((V4L10 & (BB1L10 & VCC)) # (!V4L10 & (!BB1L10))));

--BB1L12 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~11
BB1L12 = CARRY((V4L33 & ((!BB1L10) # (!V4L10))) # (!V4L33 & (!V4L10 & !BB1L10)));


--BB1L13 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~12
BB1L13 = ((V4L26 $ (V4L12 $ (!BB1L12)))) # (GND);

--BB1L14 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~13
BB1L14 = CARRY((V4L26 & ((V4L12) # (!BB1L12))) # (!V4L26 & (V4L12 & !BB1L12)));


--BB1L15 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~14
BB1L15 = (V4L27 & ((V4L14 & (BB1L14 & VCC)) # (!V4L14 & (!BB1L14)))) # (!V4L27 & ((V4L14 & (!BB1L14)) # (!V4L14 & ((BB1L14) # (GND)))));

--BB1L16 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~15
BB1L16 = CARRY((V4L27 & (!V4L14 & !BB1L14)) # (!V4L27 & ((!BB1L14) # (!V4L14))));


--E12_Q[11] is output_layer:u1|nReg:r1b|Q[11]
--register power-up is low

E12_Q[11] = DFFEAS(M5_res[11], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[8] is output_layer:u1|nReg:r1b|Q[8]
--register power-up is low

E12_Q[8] = DFFEAS(M5_res[8], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[10] is output_layer:u1|nReg:r1b|Q[10]
--register power-up is low

E12_Q[10] = DFFEAS(M5_res[10], clock, !reset,  , E14L18,  ,  , clear,  );


--E12_Q[9] is output_layer:u1|nReg:r1b|Q[9]
--register power-up is low

E12_Q[9] = DFFEAS(M5_res[9], clock, !reset,  , E14L18,  ,  , clear,  );


--DB1L2 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~1
DB1L2 = CARRY((BB1L9 & G1L15));


--DB1L4 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~3
DB1L4 = CARRY((BB1L11 & (!G1L16 & !DB1L2)) # (!BB1L11 & ((!DB1L2) # (!G1L16))));


--DB1L6 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~5
DB1L6 = CARRY((BB1L13 & ((G1L17) # (!DB1L4))) # (!BB1L13 & (G1L17 & !DB1L4)));


--DB1L7 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~6
DB1L7 = (BB1L15 & ((V4L38 & (DB1L6 & VCC)) # (!V4L38 & (!DB1L6)))) # (!BB1L15 & ((V4L38 & (!DB1L6)) # (!V4L38 & ((DB1L6) # (GND)))));

--DB1L8 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~7
DB1L8 = CARRY((BB1L15 & (!V4L38 & !DB1L6)) # (!BB1L15 & ((!DB1L6) # (!V4L38))));


--M9L3 is output_layer:u1|mac_pe:u3|res[0]~16
M9L3 = (E15_Q[0] & (DB1L7 $ (VCC))) # (!E15_Q[0] & (DB1L7 & VCC));

--M9L4 is output_layer:u1|mac_pe:u3|res[0]~17
M9L4 = CARRY((E15_Q[0] & DB1L7));


--EB1L2 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~1
EB1L2 = CARRY((E10_Q[4] & V5L2));


--EB1L4 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~3
EB1L4 = CARRY((E10_Q[5] & (!V5L3 & !EB1L2)) # (!E10_Q[5] & ((!EB1L2) # (!V5L3))));


--EB1L6 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~5
EB1L6 = CARRY((V5L12 & ((V5L4) # (!EB1L4))) # (!V5L12 & (V5L4 & !EB1L4)));


--EB1L8 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~7
EB1L8 = CARRY((V5_romout[1][8] & (!V5_romout[0][12] & !EB1L6)) # (!V5_romout[1][8] & ((!EB1L6) # (!V5_romout[0][12]))));


--EB1L9 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~8
EB1L9 = ((V5_romout[1][9] $ (V5L6 $ (!EB1L8)))) # (GND);

--EB1L10 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~9
EB1L10 = CARRY((V5_romout[1][9] & ((V5L6) # (!EB1L8))) # (!V5_romout[1][9] & (V5L6 & !EB1L8)));


--EB1L11 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~10
EB1L11 = (V5_romout[1][10] & ((V5L7 & (EB1L10 & VCC)) # (!V5L7 & (!EB1L10)))) # (!V5_romout[1][10] & ((V5L7 & (!EB1L10)) # (!V5L7 & ((EB1L10) # (GND)))));

--EB1L12 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~11
EB1L12 = CARRY((V5_romout[1][10] & (!V5L7 & !EB1L10)) # (!V5_romout[1][10] & ((!EB1L10) # (!V5L7))));


--EB1L13 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~12
EB1L13 = ((V3L19 $ (V5_romout[0][15] $ (EB1L12)))) # (GND);

--EB1L14 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~13
EB1L14 = CARRY((V3L19 & (V5_romout[0][15] & !EB1L12)) # (!V3L19 & ((V5_romout[0][15]) # (!EB1L12))));


--EB1L15 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~14
EB1L15 = (V3L32 & ((V5_romout[0][16] & (!EB1L14)) # (!V5_romout[0][16] & ((EB1L14) # (GND))))) # (!V3L32 & ((V5_romout[0][16] & (EB1L14 & VCC)) # (!V5_romout[0][16] & (!EB1L14))));

--EB1L16 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~15
EB1L16 = CARRY((V3L32 & ((!EB1L14) # (!V5_romout[0][16]))) # (!V3L32 & (!V5_romout[0][16] & !EB1L14)));


--EB1L17 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~16
EB1L17 = ((V5_romout[1][13] $ (V5L10 $ (!EB1L16)))) # (GND);

--EB1L18 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~17
EB1L18 = CARRY((V5_romout[1][13] & ((V5L10) # (!EB1L16))) # (!V5_romout[1][13] & (V5L10 & !EB1L16)));


--FB1L1 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~0
FB1L1 = (E10_Q[12] & (V5_romout[2][9] $ (VCC))) # (!E10_Q[12] & (V5_romout[2][9] & VCC));

--FB1L2 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~1
FB1L2 = CARRY((E10_Q[12] & V5_romout[2][9]));


--GB1L1 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~0
GB1L1 = (EB1L9 & (E10_Q[8] $ (VCC))) # (!EB1L9 & (E10_Q[8] & VCC));

--GB1L2 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~1
GB1L2 = CARRY((EB1L9 & E10_Q[8]));


--GB1L3 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~2
GB1L3 = (EB1L11 & ((E10_Q[9] & (GB1L2 & VCC)) # (!E10_Q[9] & (!GB1L2)))) # (!EB1L11 & ((E10_Q[9] & (!GB1L2)) # (!E10_Q[9] & ((GB1L2) # (GND)))));

--GB1L4 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~3
GB1L4 = CARRY((EB1L11 & (!E10_Q[9] & !GB1L2)) # (!EB1L11 & ((!GB1L2) # (!E10_Q[9]))));


--GB1L5 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~4
GB1L5 = ((EB1L13 $ (V5L22 $ (!GB1L4)))) # (GND);

--GB1L6 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~5
GB1L6 = CARRY((EB1L13 & ((V5L22) # (!GB1L4))) # (!EB1L13 & (V5L22 & !GB1L4)));


--GB1L7 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~6
GB1L7 = (EB1L15 & ((V5_romout[2][8] & (GB1L6 & VCC)) # (!V5_romout[2][8] & (!GB1L6)))) # (!EB1L15 & ((V5_romout[2][8] & (!GB1L6)) # (!V5_romout[2][8] & ((GB1L6) # (GND)))));

--GB1L8 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~7
GB1L8 = CARRY((EB1L15 & (!V5_romout[2][8] & !GB1L6)) # (!EB1L15 & ((!GB1L6) # (!V5_romout[2][8]))));


--GB1L9 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~8
GB1L9 = ((EB1L17 $ (FB1L1 $ (!GB1L8)))) # (GND);

--GB1L10 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~9
GB1L10 = CARRY((EB1L17 & ((FB1L1) # (!GB1L8))) # (!EB1L17 & (FB1L1 & !GB1L8)));


--M6L3 is output_layer:u1|mac_pe:u1c|res[0]~16
M6L3 = GB1L1 $ (VCC);

--M6L4 is output_layer:u1|mac_pe:u1c|res[0]~17
M6L4 = CARRY(GB1L1);


--M6L6 is output_layer:u1|mac_pe:u1c|res[1]~18
M6L6 = (GB1L3 & (M6L4 & VCC)) # (!GB1L3 & (!M6L4));

--M6L7 is output_layer:u1|mac_pe:u1c|res[1]~19
M6L7 = CARRY((!GB1L3 & !M6L4));


--M6L9 is output_layer:u1|mac_pe:u1c|res[2]~20
M6L9 = (GB1L5 & (M6L7 $ (GND))) # (!GB1L5 & (!M6L7 & VCC));

--M6L10 is output_layer:u1|mac_pe:u1c|res[2]~21
M6L10 = CARRY((GB1L5 & !M6L7));


--M6L12 is output_layer:u1|mac_pe:u1c|res[3]~22
M6L12 = (GB1L7 & (M6L10 & VCC)) # (!GB1L7 & (!M6L10));

--M6L13 is output_layer:u1|mac_pe:u1c|res[3]~23
M6L13 = CARRY((!GB1L7 & !M6L10));


--M6L15 is output_layer:u1|mac_pe:u1c|res[4]~24
M6L15 = (GB1L9 & ((GND) # (!M6L13))) # (!GB1L9 & (M6L13 $ (GND)));

--M6L16 is output_layer:u1|mac_pe:u1c|res[4]~25
M6L16 = CARRY((GB1L9) # (!M6L13));


--EB1L19 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~18
EB1L19 = (V5_romout[1][14] & ((V5L10 & (EB1L18 & VCC)) # (!V5L10 & (!EB1L18)))) # (!V5_romout[1][14] & ((V5L10 & (!EB1L18)) # (!V5L10 & ((EB1L18) # (GND)))));

--EB1L20 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~19
EB1L20 = CARRY((V5_romout[1][14] & (!V5L10 & !EB1L18)) # (!V5_romout[1][14] & ((!EB1L18) # (!V5L10))));


--EB1L21 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~20
EB1L21 = ((V5_romout[1][15] $ (V5L10 $ (!EB1L20)))) # (GND);

--EB1L22 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~21
EB1L22 = CARRY((V5_romout[1][15] & ((V5L10) # (!EB1L20))) # (!V5_romout[1][15] & (V5L10 & !EB1L20)));


--FB1L3 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~2
FB1L3 = (E10_Q[13] & ((V5_romout[2][10] & (FB1L2 & VCC)) # (!V5_romout[2][10] & (!FB1L2)))) # (!E10_Q[13] & ((V5_romout[2][10] & (!FB1L2)) # (!V5_romout[2][10] & ((FB1L2) # (GND)))));

--FB1L4 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~3
FB1L4 = CARRY((E10_Q[13] & (!V5_romout[2][10] & !FB1L2)) # (!E10_Q[13] & ((!FB1L2) # (!V5_romout[2][10]))));


--FB1L5 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~4
FB1L5 = ((V5L35 $ (V5_romout[2][11] $ (!FB1L4)))) # (GND);

--FB1L6 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~5
FB1L6 = CARRY((V5L35 & ((V5_romout[2][11]) # (!FB1L4))) # (!V5L35 & (V5_romout[2][11] & !FB1L4)));


--GB1L11 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~10
GB1L11 = (EB1L19 & ((FB1L3 & (GB1L10 & VCC)) # (!FB1L3 & (!GB1L10)))) # (!EB1L19 & ((FB1L3 & (!GB1L10)) # (!FB1L3 & ((GB1L10) # (GND)))));

--GB1L12 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~11
GB1L12 = CARRY((EB1L19 & (!FB1L3 & !GB1L10)) # (!EB1L19 & ((!GB1L10) # (!FB1L3))));


--GB1L13 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~12
GB1L13 = ((EB1L21 $ (FB1L5 $ (!GB1L12)))) # (GND);

--GB1L14 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~13
GB1L14 = CARRY((EB1L21 & ((FB1L5) # (!GB1L12))) # (!EB1L21 & (FB1L5 & !GB1L12)));


--M6L18 is output_layer:u1|mac_pe:u1c|res[5]~26
M6L18 = (GB1L11 & (!M6L16)) # (!GB1L11 & ((M6L16) # (GND)));

--M6L19 is output_layer:u1|mac_pe:u1c|res[5]~27
M6L19 = CARRY((!M6L16) # (!GB1L11));


--M6L21 is output_layer:u1|mac_pe:u1c|res[6]~28
M6L21 = (GB1L13 & (M6L19 $ (GND))) # (!GB1L13 & (!M6L19 & VCC));

--M6L22 is output_layer:u1|mac_pe:u1c|res[6]~29
M6L22 = CARRY((GB1L13 & !M6L19));


--EB1L23 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~22
EB1L23 = (V5_romout[1][16] & ((V5L10 & (EB1L22 & VCC)) # (!V5L10 & (!EB1L22)))) # (!V5_romout[1][16] & ((V5L10 & (!EB1L22)) # (!V5L10 & ((EB1L22) # (GND)))));

--EB1L24 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~23
EB1L24 = CARRY((V5_romout[1][16] & (!V5L10 & !EB1L22)) # (!V5_romout[1][16] & ((!EB1L22) # (!V5L10))));


--FB1L7 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~6
FB1L7 = (V5_romout[3][8] & ((V5_romout[2][12] & (FB1L6 & VCC)) # (!V5_romout[2][12] & (!FB1L6)))) # (!V5_romout[3][8] & ((V5_romout[2][12] & (!FB1L6)) # (!V5_romout[2][12] & ((FB1L6) # (GND)))));

--FB1L8 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~7
FB1L8 = CARRY((V5_romout[3][8] & (!V5_romout[2][12] & !FB1L6)) # (!V5_romout[3][8] & ((!FB1L6) # (!V5_romout[2][12]))));


--GB1L15 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~14
GB1L15 = (EB1L23 & ((FB1L7 & (GB1L14 & VCC)) # (!FB1L7 & (!GB1L14)))) # (!EB1L23 & ((FB1L7 & (!GB1L14)) # (!FB1L7 & ((GB1L14) # (GND)))));

--GB1L16 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~15
GB1L16 = CARRY((EB1L23 & (!FB1L7 & !GB1L14)) # (!EB1L23 & ((!GB1L14) # (!FB1L7))));


--M6L24 is output_layer:u1|mac_pe:u1c|res[7]~30
M6L24 = (GB1L15 & (M6L22 & VCC)) # (!GB1L15 & (!M6L22));

--M6L25 is output_layer:u1|mac_pe:u1c|res[7]~31
M6L25 = CARRY((!GB1L15 & !M6L22));


--EB1L25 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated|op_1~24
EB1L25 = V5L20 $ (V5L10 $ (!EB1L24));


--FB1L9 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~8
FB1L9 = ((V5_romout[3][9] $ (V5_romout[2][13] $ (!FB1L8)))) # (GND);

--FB1L10 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~9
FB1L10 = CARRY((V5_romout[3][9] & ((V5_romout[2][13]) # (!FB1L8))) # (!V5_romout[3][9] & (V5_romout[2][13] & !FB1L8)));


--FB1L11 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~10
FB1L11 = (V3L61 & ((V5L29 & ((FB1L10) # (GND))) # (!V5L29 & (!FB1L10)))) # (!V3L61 & ((V5L29 & (!FB1L10)) # (!V5L29 & (FB1L10 & VCC))));

--FB1L12 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~11
FB1L12 = CARRY((V3L61 & ((V5L29) # (!FB1L10))) # (!V3L61 & (V5L29 & !FB1L10)));


--FB1L13 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~12
FB1L13 = ((V3_romout[3][15] $ (V5_romout[2][15] $ (!FB1L12)))) # (GND);

--FB1L14 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~13
FB1L14 = CARRY((V3_romout[3][15] & ((V5_romout[2][15]) # (!FB1L12))) # (!V3_romout[3][15] & (V5_romout[2][15] & !FB1L12)));


--FB1L15 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~14
FB1L15 = (V3L63 & ((V5_romout[2][16] & (FB1L14 & VCC)) # (!V5_romout[2][16] & (!FB1L14)))) # (!V3L63 & ((V5_romout[2][16] & (!FB1L14)) # (!V5_romout[2][16] & ((FB1L14) # (GND)))));

--FB1L16 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~15
FB1L16 = CARRY((V3L63 & (!V5_romout[2][16] & !FB1L14)) # (!V3L63 & ((!FB1L14) # (!V5_romout[2][16]))));


--FB1L17 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~16
FB1L17 = ((V3L57 $ (V5L33 $ (!FB1L16)))) # (GND);

--FB1L18 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~17
FB1L18 = CARRY((V3L57 & ((V5L33) # (!FB1L16))) # (!V3L57 & (V5L33 & !FB1L16)));


--FB1L19 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~18
FB1L19 = (V3_romout[3][11] & ((V5L33 & (FB1L18 & VCC)) # (!V5L33 & (!FB1L18)))) # (!V3_romout[3][11] & ((V5L33 & (!FB1L18)) # (!V5L33 & ((FB1L18) # (GND)))));

--FB1L20 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~19
FB1L20 = CARRY((V3_romout[3][11] & (!V5L33 & !FB1L18)) # (!V3_romout[3][11] & ((!FB1L18) # (!V5L33))));


--FB1L21 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~20
FB1L21 = ((V3_romout[3][12] $ (V5L33 $ (!FB1L20)))) # (GND);

--FB1L22 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~21
FB1L22 = CARRY((V3_romout[3][12] & ((V5L33) # (!FB1L20))) # (!V3_romout[3][12] & (V5L33 & !FB1L20)));


--FB1L23 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated|op_1~22
FB1L23 = V3L60 $ (V5L33 $ (FB1L22));


--GB1L17 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~16
GB1L17 = ((EB1L25 $ (FB1L9 $ (!GB1L16)))) # (GND);

--GB1L18 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~17
GB1L18 = CARRY((EB1L25 & ((FB1L9) # (!GB1L16))) # (!EB1L25 & (FB1L9 & !GB1L16)));


--GB1L19 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~18
GB1L19 = (EB1L25 & ((FB1L11 & (GB1L18 & VCC)) # (!FB1L11 & (!GB1L18)))) # (!EB1L25 & ((FB1L11 & (!GB1L18)) # (!FB1L11 & ((GB1L18) # (GND)))));

--GB1L20 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~19
GB1L20 = CARRY((EB1L25 & (!FB1L11 & !GB1L18)) # (!EB1L25 & ((!GB1L18) # (!FB1L11))));


--GB1L21 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~20
GB1L21 = ((EB1L25 $ (FB1L13 $ (!GB1L20)))) # (GND);

--GB1L22 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~21
GB1L22 = CARRY((EB1L25 & ((FB1L13) # (!GB1L20))) # (!EB1L25 & (FB1L13 & !GB1L20)));


--GB1L23 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~22
GB1L23 = (EB1L25 & ((FB1L15 & (GB1L22 & VCC)) # (!FB1L15 & (!GB1L22)))) # (!EB1L25 & ((FB1L15 & (!GB1L22)) # (!FB1L15 & ((GB1L22) # (GND)))));

--GB1L24 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~23
GB1L24 = CARRY((EB1L25 & (!FB1L15 & !GB1L22)) # (!EB1L25 & ((!GB1L22) # (!FB1L15))));


--GB1L25 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~24
GB1L25 = ((EB1L25 $ (FB1L17 $ (!GB1L24)))) # (GND);

--GB1L26 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~25
GB1L26 = CARRY((EB1L25 & ((FB1L17) # (!GB1L24))) # (!EB1L25 & (FB1L17 & !GB1L24)));


--GB1L27 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~26
GB1L27 = (EB1L25 & ((FB1L19 & (GB1L26 & VCC)) # (!FB1L19 & (!GB1L26)))) # (!EB1L25 & ((FB1L19 & (!GB1L26)) # (!FB1L19 & ((GB1L26) # (GND)))));

--GB1L28 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~27
GB1L28 = CARRY((EB1L25 & (!FB1L19 & !GB1L26)) # (!EB1L25 & ((!GB1L26) # (!FB1L19))));


--GB1L29 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~28
GB1L29 = ((EB1L25 $ (FB1L21 $ (!GB1L28)))) # (GND);

--GB1L30 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~29
GB1L30 = CARRY((EB1L25 & ((FB1L21) # (!GB1L28))) # (!EB1L25 & (FB1L21 & !GB1L28)));


--GB1L31 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6kh:auto_generated|op_1~30
GB1L31 = EB1L25 $ (FB1L23 $ (GB1L30));


--M6L27 is output_layer:u1|mac_pe:u1c|res[8]~32
M6L27 = (GB1L17 & (M6L25 $ (GND))) # (!GB1L17 & (!M6L25 & VCC));

--M6L28 is output_layer:u1|mac_pe:u1c|res[8]~33
M6L28 = CARRY((GB1L17 & !M6L25));


--M6L30 is output_layer:u1|mac_pe:u1c|res[9]~34
M6L30 = (GB1L19 & (M6L28 & VCC)) # (!GB1L19 & (!M6L28));

--M6L31 is output_layer:u1|mac_pe:u1c|res[9]~35
M6L31 = CARRY((!GB1L19 & !M6L28));


--M6L33 is output_layer:u1|mac_pe:u1c|res[10]~36
M6L33 = (GB1L21 & (M6L31 $ (GND))) # (!GB1L21 & (!M6L31 & VCC));

--M6L34 is output_layer:u1|mac_pe:u1c|res[10]~37
M6L34 = CARRY((GB1L21 & !M6L31));


--M6L36 is output_layer:u1|mac_pe:u1c|res[11]~38
M6L36 = (GB1L23 & (!M6L34)) # (!GB1L23 & ((M6L34) # (GND)));

--M6L37 is output_layer:u1|mac_pe:u1c|res[11]~39
M6L37 = CARRY((!M6L34) # (!GB1L23));


--M6L39 is output_layer:u1|mac_pe:u1c|res[12]~40
M6L39 = (GB1L25 & (M6L37 $ (GND))) # (!GB1L25 & (!M6L37 & VCC));

--M6L40 is output_layer:u1|mac_pe:u1c|res[12]~41
M6L40 = CARRY((GB1L25 & !M6L37));


--M6L42 is output_layer:u1|mac_pe:u1c|res[13]~42
M6L42 = (GB1L27 & (M6L40 & VCC)) # (!GB1L27 & (!M6L40));

--M6L43 is output_layer:u1|mac_pe:u1c|res[13]~43
M6L43 = CARRY((!GB1L27 & !M6L40));


--M6L45 is output_layer:u1|mac_pe:u1c|res[14]~44
M6L45 = (GB1L29 & ((GND) # (!M6L43))) # (!GB1L29 & (M6L43 $ (GND)));

--M6L46 is output_layer:u1|mac_pe:u1c|res[14]~45
M6L46 = CARRY((GB1L29) # (!M6L43));


--M6L48 is output_layer:u1|mac_pe:u1c|res[15]~46
M6L48 = GB1L31 $ (!M6L46);


--E15_Q[1] is output_layer:u1|nReg:r2|Q[1]
--register power-up is low

E15_Q[1] = DFFEAS(M8_res[1], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L17 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~16
BB1L17 = ((V4L28 $ (V4_romout[0][14] $ (!BB1L16)))) # (GND);

--BB1L18 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~17
BB1L18 = CARRY((V4L28 & ((V4_romout[0][14]) # (!BB1L16))) # (!V4L28 & (V4_romout[0][14] & !BB1L16)));


--E12_Q[12] is output_layer:u1|nReg:r1b|Q[12]
--register power-up is low

E12_Q[12] = DFFEAS(M5_res[12], clock, !reset,  , E14L18,  ,  , clear,  );


--CB2L1 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~0
CB2L1 = (G1L19 & (V4_romout[2][6] $ (VCC))) # (!G1L19 & (V4_romout[2][6] & VCC));

--CB2L2 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~1
CB2L2 = CARRY((G1L19 & V4_romout[2][6]));


--DB1L9 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~8
DB1L9 = ((BB1L17 $ (CB2L1 $ (!DB1L8)))) # (GND);

--DB1L10 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~9
DB1L10 = CARRY((BB1L17 & ((CB2L1) # (!DB1L8))) # (!BB1L17 & (CB2L1 & !DB1L8)));


--M9L6 is output_layer:u1|mac_pe:u3|res[1]~18
M9L6 = (E15_Q[1] & ((DB1L9 & (M9L4 & VCC)) # (!DB1L9 & (!M9L4)))) # (!E15_Q[1] & ((DB1L9 & (!M9L4)) # (!DB1L9 & ((M9L4) # (GND)))));

--M9L7 is output_layer:u1|mac_pe:u3|res[1]~19
M9L7 = CARRY((E15_Q[1] & (!DB1L9 & !M9L4)) # (!E15_Q[1] & ((!M9L4) # (!DB1L9))));


--E15_Q[2] is output_layer:u1|nReg:r2|Q[2]
--register power-up is low

E15_Q[2] = DFFEAS(M8_res[2], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L19 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~18
BB1L19 = (V4L29 & ((V4L20 & (BB1L18 & VCC)) # (!V4L20 & (!BB1L18)))) # (!V4L29 & ((V4L20 & (!BB1L18)) # (!V4L20 & ((BB1L18) # (GND)))));

--BB1L20 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~19
BB1L20 = CARRY((V4L29 & (!V4L20 & !BB1L18)) # (!V4L29 & ((!BB1L18) # (!V4L20))));


--E12_Q[13] is output_layer:u1|nReg:r1b|Q[13]
--register power-up is low

E12_Q[13] = DFFEAS(M5_res[13], clock, !reset,  , E14L18,  ,  , clear,  );


--CB2L3 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~2
CB2L3 = (G1L20 & ((V4L47 & (!CB2L2)) # (!V4L47 & (CB2L2 & VCC)))) # (!G1L20 & ((V4L47 & ((CB2L2) # (GND))) # (!V4L47 & (!CB2L2))));

--CB2L4 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~3
CB2L4 = CARRY((G1L20 & (V4L47 & !CB2L2)) # (!G1L20 & ((V4L47) # (!CB2L2))));


--DB1L11 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~10
DB1L11 = (BB1L19 & ((CB2L3 & (DB1L10 & VCC)) # (!CB2L3 & (!DB1L10)))) # (!BB1L19 & ((CB2L3 & (!DB1L10)) # (!CB2L3 & ((DB1L10) # (GND)))));

--DB1L12 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~11
DB1L12 = CARRY((BB1L19 & (!CB2L3 & !DB1L10)) # (!BB1L19 & ((!DB1L10) # (!CB2L3))));


--M9L9 is output_layer:u1|mac_pe:u3|res[2]~20
M9L9 = ((E15_Q[2] $ (DB1L11 $ (!M9L7)))) # (GND);

--M9L10 is output_layer:u1|mac_pe:u3|res[2]~21
M9L10 = CARRY((E15_Q[2] & ((DB1L11) # (!M9L7))) # (!E15_Q[2] & (DB1L11 & !M9L7)));


--E15_Q[3] is output_layer:u1|nReg:r2|Q[3]
--register power-up is low

E15_Q[3] = DFFEAS(M8_res[3], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L21 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~20
BB1L21 = ((V4L30 $ (V4L22 $ (!BB1L20)))) # (GND);

--BB1L22 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~21
BB1L22 = CARRY((V4L30 & ((V4L22) # (!BB1L20))) # (!V4L30 & (V4L22 & !BB1L20)));


--E12_Q[14] is output_layer:u1|nReg:r1b|Q[14]
--register power-up is low

E12_Q[14] = DFFEAS(M5_res[14], clock, !reset,  , E14L18,  ,  , clear,  );


--CB2L5 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~4
CB2L5 = ((G1L21 $ (V4L40 $ (!CB2L4)))) # (GND);

--CB2L6 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~5
CB2L6 = CARRY((G1L21 & ((V4L40) # (!CB2L4))) # (!G1L21 & (V4L40 & !CB2L4)));


--DB1L13 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~12
DB1L13 = ((BB1L21 $ (CB2L5 $ (!DB1L12)))) # (GND);

--DB1L14 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~13
DB1L14 = CARRY((BB1L21 & ((CB2L5) # (!DB1L12))) # (!BB1L21 & (CB2L5 & !DB1L12)));


--M9L12 is output_layer:u1|mac_pe:u3|res[3]~22
M9L12 = (E15_Q[3] & ((DB1L13 & (M9L10 & VCC)) # (!DB1L13 & (!M9L10)))) # (!E15_Q[3] & ((DB1L13 & (!M9L10)) # (!DB1L13 & ((M9L10) # (GND)))));

--M9L13 is output_layer:u1|mac_pe:u3|res[3]~23
M9L13 = CARRY((E15_Q[3] & (!DB1L13 & !M9L10)) # (!E15_Q[3] & ((!M9L10) # (!DB1L13))));


--E15_Q[4] is output_layer:u1|nReg:r2|Q[4]
--register power-up is low

E15_Q[4] = DFFEAS(M8_res[4], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L23 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~22
BB1L23 = (V4L31 & ((V4L22 & (BB1L22 & VCC)) # (!V4L22 & (!BB1L22)))) # (!V4L31 & ((V4L22 & (!BB1L22)) # (!V4L22 & ((BB1L22) # (GND)))));

--BB1L24 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~23
BB1L24 = CARRY((V4L31 & (!V4L22 & !BB1L22)) # (!V4L31 & ((!BB1L22) # (!V4L22))));


--CB2L7 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~6
CB2L7 = (G1L19 & ((V4L41 & (CB2L6 & VCC)) # (!V4L41 & (!CB2L6)))) # (!G1L19 & ((V4L41 & (!CB2L6)) # (!V4L41 & ((CB2L6) # (GND)))));

--CB2L8 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~7
CB2L8 = CARRY((G1L19 & (!V4L41 & !CB2L6)) # (!G1L19 & ((!CB2L6) # (!V4L41))));


--DB1L15 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~14
DB1L15 = (BB1L23 & ((CB2L7 & (DB1L14 & VCC)) # (!CB2L7 & (!DB1L14)))) # (!BB1L23 & ((CB2L7 & (!DB1L14)) # (!CB2L7 & ((DB1L14) # (GND)))));

--DB1L16 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~15
DB1L16 = CARRY((BB1L23 & (!CB2L7 & !DB1L14)) # (!BB1L23 & ((!DB1L14) # (!CB2L7))));


--M9L15 is output_layer:u1|mac_pe:u3|res[4]~24
M9L15 = ((E15_Q[4] $ (DB1L15 $ (!M9L13)))) # (GND);

--M9L16 is output_layer:u1|mac_pe:u3|res[4]~25
M9L16 = CARRY((E15_Q[4] & ((DB1L15) # (!M9L13))) # (!E15_Q[4] & (DB1L15 & !M9L13)));


--E15_Q[5] is output_layer:u1|nReg:r2|Q[5]
--register power-up is low

E15_Q[5] = DFFEAS(M8_res[5], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L25 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~24
BB1L25 = ((V4_romout[1][14] $ (V4L22 $ (!BB1L24)))) # (GND);

--BB1L26 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~25
BB1L26 = CARRY((V4_romout[1][14] & ((V4L22) # (!BB1L24))) # (!V4_romout[1][14] & (V4L22 & !BB1L24)));


--CB2L9 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~8
CB2L9 = ((V4_romout[3][6] $ (V4L42 $ (!CB2L8)))) # (GND);

--CB2L10 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~9
CB2L10 = CARRY((V4_romout[3][6] & ((V4L42) # (!CB2L8))) # (!V4_romout[3][6] & (V4L42 & !CB2L8)));


--DB1L17 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~16
DB1L17 = ((BB1L25 $ (CB2L9 $ (!DB1L16)))) # (GND);

--DB1L18 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~17
DB1L18 = CARRY((BB1L25 & ((CB2L9) # (!DB1L16))) # (!BB1L25 & (CB2L9 & !DB1L16)));


--M9L18 is output_layer:u1|mac_pe:u3|res[5]~26
M9L18 = (E15_Q[5] & ((DB1L17 & (M9L16 & VCC)) # (!DB1L17 & (!M9L16)))) # (!E15_Q[5] & ((DB1L17 & (!M9L16)) # (!DB1L17 & ((M9L16) # (GND)))));

--M9L19 is output_layer:u1|mac_pe:u3|res[5]~27
M9L19 = CARRY((E15_Q[5] & (!DB1L17 & !M9L16)) # (!E15_Q[5] & ((!M9L16) # (!DB1L17))));


--E15_Q[6] is output_layer:u1|nReg:r2|Q[6]
--register power-up is low

E15_Q[6] = DFFEAS(M8_res[6], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L27 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~26
BB1L27 = (V4L34 & ((V4L22 & (BB1L26 & VCC)) # (!V4L22 & (!BB1L26)))) # (!V4L34 & ((V4L22 & (!BB1L26)) # (!V4L22 & ((BB1L26) # (GND)))));

--BB1L28 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~27
BB1L28 = CARRY((V4L34 & (!V4L22 & !BB1L26)) # (!V4L34 & ((!BB1L26) # (!V4L22))));


--CB2L11 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~10
CB2L11 = (V4L53 & ((V4L43 & (CB2L10 & VCC)) # (!V4L43 & (!CB2L10)))) # (!V4L53 & ((V4L43 & (!CB2L10)) # (!V4L43 & ((CB2L10) # (GND)))));

--CB2L12 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~11
CB2L12 = CARRY((V4L53 & (!V4L43 & !CB2L10)) # (!V4L53 & ((!CB2L10) # (!V4L43))));


--DB1L19 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~18
DB1L19 = (BB1L27 & ((CB2L11 & (DB1L18 & VCC)) # (!CB2L11 & (!DB1L18)))) # (!BB1L27 & ((CB2L11 & (!DB1L18)) # (!CB2L11 & ((DB1L18) # (GND)))));

--DB1L20 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~19
DB1L20 = CARRY((BB1L27 & (!CB2L11 & !DB1L18)) # (!BB1L27 & ((!DB1L18) # (!CB2L11))));


--M9L21 is output_layer:u1|mac_pe:u3|res[6]~28
M9L21 = ((E15_Q[6] $ (DB1L19 $ (!M9L19)))) # (GND);

--M9L22 is output_layer:u1|mac_pe:u3|res[6]~29
M9L22 = CARRY((E15_Q[6] & ((DB1L19) # (!M9L19))) # (!E15_Q[6] & (DB1L19 & !M9L19)));


--E15_Q[7] is output_layer:u1|nReg:r2|Q[7]
--register power-up is low

E15_Q[7] = DFFEAS(M8_res[7], clock, !reset,  , E15L16,  ,  , clear,  );


--BB1L29 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~28
BB1L29 = V4L36 $ (V4L22 $ (!BB1L28));


--CB2L13 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~12
CB2L13 = ((V4L54 $ (V4L44 $ (!CB2L12)))) # (GND);

--CB2L14 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~13
CB2L14 = CARRY((V4L54 & ((V4L44) # (!CB2L12))) # (!V4L54 & (V4L44 & !CB2L12)));


--DB1L21 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~20
DB1L21 = ((BB1L29 $ (CB2L13 $ (!DB1L20)))) # (GND);

--DB1L22 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~21
DB1L22 = CARRY((BB1L29 & ((CB2L13) # (!DB1L20))) # (!BB1L29 & (CB2L13 & !DB1L20)));


--M9L24 is output_layer:u1|mac_pe:u3|res[7]~30
M9L24 = (E15_Q[7] & ((DB1L21 & (M9L22 & VCC)) # (!DB1L21 & (!M9L22)))) # (!E15_Q[7] & ((DB1L21 & (!M9L22)) # (!DB1L21 & ((M9L22) # (GND)))));

--M9L25 is output_layer:u1|mac_pe:u3|res[7]~31
M9L25 = CARRY((E15_Q[7] & (!DB1L21 & !M9L22)) # (!E15_Q[7] & ((!M9L22) # (!DB1L21))));


--E15_Q[8] is output_layer:u1|nReg:r2|Q[8]
--register power-up is low

E15_Q[8] = DFFEAS(M8_res[8], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L15 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~14
CB2L15 = (V4_romout[3][9] & ((V4L45 & (CB2L14 & VCC)) # (!V4L45 & (!CB2L14)))) # (!V4_romout[3][9] & ((V4L45 & (!CB2L14)) # (!V4L45 & ((CB2L14) # (GND)))));

--CB2L16 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~15
CB2L16 = CARRY((V4_romout[3][9] & (!V4L45 & !CB2L14)) # (!V4_romout[3][9] & ((!CB2L14) # (!V4L45))));


--DB1L23 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~22
DB1L23 = (BB1L29 & ((CB2L15 & (DB1L22 & VCC)) # (!CB2L15 & (!DB1L22)))) # (!BB1L29 & ((CB2L15 & (!DB1L22)) # (!CB2L15 & ((DB1L22) # (GND)))));

--DB1L24 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~23
DB1L24 = CARRY((BB1L29 & (!CB2L15 & !DB1L22)) # (!BB1L29 & ((!DB1L22) # (!CB2L15))));


--M9L27 is output_layer:u1|mac_pe:u3|res[8]~32
M9L27 = ((E15_Q[8] $ (DB1L23 $ (!M9L25)))) # (GND);

--M9L28 is output_layer:u1|mac_pe:u3|res[8]~33
M9L28 = CARRY((E15_Q[8] & ((DB1L23) # (!M9L25))) # (!E15_Q[8] & (DB1L23 & !M9L25)));


--E15_Q[9] is output_layer:u1|nReg:r2|Q[9]
--register power-up is low

E15_Q[9] = DFFEAS(M8_res[9], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L17 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~16
CB2L17 = ((V4L56 $ (V4_romout[2][14] $ (CB2L16)))) # (GND);

--CB2L18 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~17
CB2L18 = CARRY((V4L56 & (V4_romout[2][14] & !CB2L16)) # (!V4L56 & ((V4_romout[2][14]) # (!CB2L16))));


--DB1L25 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~24
DB1L25 = ((BB1L29 $ (CB2L17 $ (!DB1L24)))) # (GND);

--DB1L26 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~25
DB1L26 = CARRY((BB1L29 & ((CB2L17) # (!DB1L24))) # (!BB1L29 & (CB2L17 & !DB1L24)));


--M9L30 is output_layer:u1|mac_pe:u3|res[9]~34
M9L30 = (E15_Q[9] & ((DB1L25 & (M9L28 & VCC)) # (!DB1L25 & (!M9L28)))) # (!E15_Q[9] & ((DB1L25 & (!M9L28)) # (!DB1L25 & ((M9L28) # (GND)))));

--M9L31 is output_layer:u1|mac_pe:u3|res[9]~35
M9L31 = CARRY((E15_Q[9] & (!DB1L25 & !M9L28)) # (!E15_Q[9] & ((!M9L28) # (!DB1L25))));


--E15_Q[10] is output_layer:u1|nReg:r2|Q[10]
--register power-up is low

E15_Q[10] = DFFEAS(M8_res[10], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L19 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~18
CB2L19 = (V4L57 & ((V4L48 & (CB2L18 & VCC)) # (!V4L48 & (!CB2L18)))) # (!V4L57 & ((V4L48 & (!CB2L18)) # (!V4L48 & ((CB2L18) # (GND)))));

--CB2L20 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~19
CB2L20 = CARRY((V4L57 & (!V4L48 & !CB2L18)) # (!V4L57 & ((!CB2L18) # (!V4L48))));


--DB1L27 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~26
DB1L27 = (BB1L29 & ((CB2L19 & (DB1L26 & VCC)) # (!CB2L19 & (!DB1L26)))) # (!BB1L29 & ((CB2L19 & (!DB1L26)) # (!CB2L19 & ((DB1L26) # (GND)))));

--DB1L28 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~27
DB1L28 = CARRY((BB1L29 & (!CB2L19 & !DB1L26)) # (!BB1L29 & ((!DB1L26) # (!CB2L19))));


--M9L33 is output_layer:u1|mac_pe:u3|res[10]~36
M9L33 = ((E15_Q[10] $ (DB1L27 $ (!M9L31)))) # (GND);

--M9L34 is output_layer:u1|mac_pe:u3|res[10]~37
M9L34 = CARRY((E15_Q[10] & ((DB1L27) # (!M9L31))) # (!E15_Q[10] & (DB1L27 & !M9L31)));


--E15_Q[11] is output_layer:u1|nReg:r2|Q[11]
--register power-up is low

E15_Q[11] = DFFEAS(M8_res[11], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L21 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~20
CB2L21 = ((V4_romout[3][12] $ (V4L50 $ (!CB2L20)))) # (GND);

--CB2L22 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~21
CB2L22 = CARRY((V4_romout[3][12] & ((V4L50) # (!CB2L20))) # (!V4_romout[3][12] & (V4L50 & !CB2L20)));


--DB1L29 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~28
DB1L29 = ((BB1L29 $ (CB2L21 $ (!DB1L28)))) # (GND);

--DB1L30 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~29
DB1L30 = CARRY((BB1L29 & ((CB2L21) # (!DB1L28))) # (!BB1L29 & (CB2L21 & !DB1L28)));


--M9L36 is output_layer:u1|mac_pe:u3|res[11]~38
M9L36 = (E15_Q[11] & ((DB1L29 & (M9L34 & VCC)) # (!DB1L29 & (!M9L34)))) # (!E15_Q[11] & ((DB1L29 & (!M9L34)) # (!DB1L29 & ((M9L34) # (GND)))));

--M9L37 is output_layer:u1|mac_pe:u3|res[11]~39
M9L37 = CARRY((E15_Q[11] & (!DB1L29 & !M9L34)) # (!E15_Q[11] & ((!M9L34) # (!DB1L29))));


--E15_Q[12] is output_layer:u1|nReg:r2|Q[12]
--register power-up is low

E15_Q[12] = DFFEAS(M8_res[12], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L23 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~22
CB2L23 = (V4_romout[3][13] & ((V4L50 & (CB2L22 & VCC)) # (!V4L50 & (!CB2L22)))) # (!V4_romout[3][13] & ((V4L50 & (!CB2L22)) # (!V4L50 & ((CB2L22) # (GND)))));

--CB2L24 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~23
CB2L24 = CARRY((V4_romout[3][13] & (!V4L50 & !CB2L22)) # (!V4_romout[3][13] & ((!CB2L22) # (!V4L50))));


--DB1L31 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~30
DB1L31 = (BB1L29 & ((CB2L23 & (DB1L30 & VCC)) # (!CB2L23 & (!DB1L30)))) # (!BB1L29 & ((CB2L23 & (!DB1L30)) # (!CB2L23 & ((DB1L30) # (GND)))));

--DB1L32 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~31
DB1L32 = CARRY((BB1L29 & (!CB2L23 & !DB1L30)) # (!BB1L29 & ((!DB1L30) # (!CB2L23))));


--M9L39 is output_layer:u1|mac_pe:u3|res[12]~40
M9L39 = ((E15_Q[12] $ (DB1L31 $ (!M9L37)))) # (GND);

--M9L40 is output_layer:u1|mac_pe:u3|res[12]~41
M9L40 = CARRY((E15_Q[12] & ((DB1L31) # (!M9L37))) # (!E15_Q[12] & (DB1L31 & !M9L37)));


--E15_Q[13] is output_layer:u1|nReg:r2|Q[13]
--register power-up is low

E15_Q[13] = DFFEAS(M8_res[13], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L25 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~24
CB2L25 = ((V4L53 $ (V4L50 $ (!CB2L24)))) # (GND);

--CB2L26 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~25
CB2L26 = CARRY((V4L53 & ((V4L50) # (!CB2L24))) # (!V4L53 & (V4L50 & !CB2L24)));


--DB1L33 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~32
DB1L33 = ((BB1L29 $ (CB2L25 $ (!DB1L32)))) # (GND);

--DB1L34 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~33
DB1L34 = CARRY((BB1L29 & ((CB2L25) # (!DB1L32))) # (!BB1L29 & (CB2L25 & !DB1L32)));


--M9L42 is output_layer:u1|mac_pe:u3|res[13]~42
M9L42 = (E15_Q[13] & ((DB1L33 & (M9L40 & VCC)) # (!DB1L33 & (!M9L40)))) # (!E15_Q[13] & ((DB1L33 & (!M9L40)) # (!DB1L33 & ((M9L40) # (GND)))));

--M9L43 is output_layer:u1|mac_pe:u3|res[13]~43
M9L43 = CARRY((E15_Q[13] & (!DB1L33 & !M9L40)) # (!E15_Q[13] & ((!M9L40) # (!DB1L33))));


--E15_Q[14] is output_layer:u1|nReg:r2|Q[14]
--register power-up is low

E15_Q[14] = DFFEAS(M8_res[14], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L27 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~26
CB2L27 = (V4L60 & ((V4L50 & (CB2L26 & VCC)) # (!V4L50 & (!CB2L26)))) # (!V4L60 & ((V4L50 & (!CB2L26)) # (!V4L50 & ((CB2L26) # (GND)))));

--CB2L28 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~27
CB2L28 = CARRY((V4L60 & (!V4L50 & !CB2L26)) # (!V4L60 & ((!CB2L26) # (!V4L50))));


--DB1L35 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~34
DB1L35 = (BB1L29 & ((CB2L27 & (DB1L34 & VCC)) # (!CB2L27 & (!DB1L34)))) # (!BB1L29 & ((CB2L27 & (!DB1L34)) # (!CB2L27 & ((DB1L34) # (GND)))));

--DB1L36 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~35
DB1L36 = CARRY((BB1L29 & (!CB2L27 & !DB1L34)) # (!BB1L29 & ((!DB1L34) # (!CB2L27))));


--M9L45 is output_layer:u1|mac_pe:u3|res[14]~44
M9L45 = ((E15_Q[14] $ (DB1L35 $ (!M9L43)))) # (GND);

--M9L46 is output_layer:u1|mac_pe:u3|res[14]~45
M9L46 = CARRY((E15_Q[14] & ((DB1L35) # (!M9L43))) # (!E15_Q[14] & (DB1L35 & !M9L43)));


--E15_Q[15] is output_layer:u1|nReg:r2|Q[15]
--register power-up is low

E15_Q[15] = DFFEAS(M8_res[15], clock, !reset,  , E15L16,  ,  , clear,  );


--CB2L29 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~28
CB2L29 = V4L60 $ (V4L50 $ (!CB2L28));


--DB1L37 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~36
DB1L37 = BB1L29 $ (CB2L29 $ (!DB1L36));


--M9L48 is output_layer:u1|mac_pe:u3|res[15]~46
M9L48 = E15_Q[15] $ (DB1L37 $ (M9L46));


--M5_res[4] is output_layer:u1|mac_pe:u1b|res[4]
--register power-up is low

M5_res[4] = DFFEAS(M5L11, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[15] is output_layer:u1|mac_pe:u1b|res[15]
--register power-up is low

M5_res[15] = DFFEAS(M5L44, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[7] is output_layer:u1|mac_pe:u1b|res[7]
--register power-up is low

M5_res[7] = DFFEAS(M5L20, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[5] is output_layer:u1|mac_pe:u1b|res[5]
--register power-up is low

M5_res[5] = DFFEAS(M5L14, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[6] is output_layer:u1|mac_pe:u1b|res[6]
--register power-up is low

M5_res[6] = DFFEAS(M5L17, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[2] is output_layer:u1|mac_pe:u1b|res[2]
--register power-up is low

M5_res[2] = DFFEAS(M5L5, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[3] is output_layer:u1|mac_pe:u1b|res[3]
--register power-up is low

M5_res[3] = DFFEAS(M5L8, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[11] is output_layer:u1|mac_pe:u1b|res[11]
--register power-up is low

M5_res[11] = DFFEAS(M5L32, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[8] is output_layer:u1|mac_pe:u1b|res[8]
--register power-up is low

M5_res[8] = DFFEAS(M5L23, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[10] is output_layer:u1|mac_pe:u1b|res[10]
--register power-up is low

M5_res[10] = DFFEAS(M5L29, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[9] is output_layer:u1|mac_pe:u1b|res[9]
--register power-up is low

M5_res[9] = DFFEAS(M5L26, clock,  ,  ,  ,  ,  ,  ,  );


--T1L46 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT13
--DSP Block Operation Mode: Simple Multiplier (18-bit)
T1L46 = T1L14;

--T1L47 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT14
T1L47 = T1L15;

--T1L48 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT15
T1L48 = T1L16;

--T1L49 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT16
T1L49 = T1L17;

--T1L50 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT17
T1L50 = T1L18;

--T1L51 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT18
T1L51 = T1L19;

--T1L52 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT19
T1L52 = T1L20;

--T1L53 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT20
T1L53 = T1L21;

--T1L54 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT21
T1L54 = T1L22;

--T1L55 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT22
T1L55 = T1L23;

--T1L56 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT23
T1L56 = T1L24;

--T1L57 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT24
T1L57 = T1L25;

--T1L58 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT25
T1L58 = T1L26;

--T1L59 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT26
T1L59 = T1L27;

--T1L60 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT27
T1L60 = T1L28;

--T1L61 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT28
T1L61 = T1L29;


--M8_res[1] is output_layer:u1|mac_pe:u2|res[1]
--register power-up is low

M8_res[1] = DFFEAS(M8L4, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[12] is output_layer:u1|mac_pe:u1b|res[12]
--register power-up is low

M5_res[12] = DFFEAS(M5L35, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[2] is output_layer:u1|mac_pe:u2|res[2]
--register power-up is low

M8_res[2] = DFFEAS(M8L7, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[13] is output_layer:u1|mac_pe:u1b|res[13]
--register power-up is low

M5_res[13] = DFFEAS(M5L38, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[3] is output_layer:u1|mac_pe:u2|res[3]
--register power-up is low

M8_res[3] = DFFEAS(M8L10, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[14] is output_layer:u1|mac_pe:u1b|res[14]
--register power-up is low

M5_res[14] = DFFEAS(M5L41, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[4] is output_layer:u1|mac_pe:u2|res[4]
--register power-up is low

M8_res[4] = DFFEAS(M8L13, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[5] is output_layer:u1|mac_pe:u2|res[5]
--register power-up is low

M8_res[5] = DFFEAS(M8L16, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[6] is output_layer:u1|mac_pe:u2|res[6]
--register power-up is low

M8_res[6] = DFFEAS(M8L19, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[7] is output_layer:u1|mac_pe:u2|res[7]
--register power-up is low

M8_res[7] = DFFEAS(M8L22, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[8] is output_layer:u1|mac_pe:u2|res[8]
--register power-up is low

M8_res[8] = DFFEAS(M8L25, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[9] is output_layer:u1|mac_pe:u2|res[9]
--register power-up is low

M8_res[9] = DFFEAS(M8L28, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[10] is output_layer:u1|mac_pe:u2|res[10]
--register power-up is low

M8_res[10] = DFFEAS(M8L31, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[11] is output_layer:u1|mac_pe:u2|res[11]
--register power-up is low

M8_res[11] = DFFEAS(M8L34, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[12] is output_layer:u1|mac_pe:u2|res[12]
--register power-up is low

M8_res[12] = DFFEAS(M8L37, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[13] is output_layer:u1|mac_pe:u2|res[13]
--register power-up is low

M8_res[13] = DFFEAS(M8L40, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[14] is output_layer:u1|mac_pe:u2|res[14]
--register power-up is low

M8_res[14] = DFFEAS(M8L43, clock,  ,  ,  ,  ,  ,  ,  );


--M8_res[15] is output_layer:u1|mac_pe:u2|res[15]
--register power-up is low

M8_res[15] = DFFEAS(M8L46, clock,  ,  ,  ,  ,  ,  ,  );


--E11_Q[5] is output_layer:u1|nReg:r1a|Q[5]
--register power-up is low

E11_Q[5] = DFFEAS(M4_res[5], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[15] is output_layer:u1|nReg:r1a|Q[15]
--register power-up is low

E11_Q[15] = DFFEAS(M4_res[15], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[7] is output_layer:u1|nReg:r1a|Q[7]
--register power-up is low

E11_Q[7] = DFFEAS(M4_res[7], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[4] is output_layer:u1|nReg:r1a|Q[4]
--register power-up is low

E11_Q[4] = DFFEAS(M4_res[4], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[6] is output_layer:u1|nReg:r1a|Q[6]
--register power-up is low

E11_Q[6] = DFFEAS(M4_res[6], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[1] is output_layer:u1|nReg:r1a|Q[1]
--register power-up is low

E11_Q[1] = DFFEAS(M4_res[1], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[0] is output_layer:u1|nReg:r1a|Q[0]
--register power-up is low

E11_Q[0] = DFFEAS(M4_res[0], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[2] is output_layer:u1|nReg:r1a|Q[2]
--register power-up is low

E11_Q[2] = DFFEAS(M4_res[2], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[3] is output_layer:u1|nReg:r1a|Q[3]
--register power-up is low

E11_Q[3] = DFFEAS(M4_res[3], clock, !reset,  , E14L18,  ,  , clear,  );


--Y3L2 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~1
Y3L2 = CARRY((G1L1 & V6L7));


--Y3L4 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~3
Y3L4 = CARRY((G1L2 & (!V6L9 & !Y3L2)) # (!G1L2 & ((!Y3L2) # (!V6L9))));


--Y3L6 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~5
Y3L6 = CARRY((V6L31 & ((V6_romout[0][7]) # (!Y3L4))) # (!V6L31 & (V6_romout[0][7] & !Y3L4)));


--Y3L8 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~7
Y3L8 = CARRY((V6L32 & (V6L17 & !Y3L6)) # (!V6L32 & ((V6L17) # (!Y3L6))));


--Y3L9 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~8
Y3L9 = ((V6L33 $ (V6L13 $ (!Y3L8)))) # (GND);

--Y3L10 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~9
Y3L10 = CARRY((V6L33 & ((V6L13) # (!Y3L8))) # (!V6L33 & (V6L13 & !Y3L8)));


--Y3L11 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~10
Y3L11 = (V6L34 & ((V6_romout[0][10] & (Y3L10 & VCC)) # (!V6_romout[0][10] & (!Y3L10)))) # (!V6L34 & ((V6_romout[0][10] & (!Y3L10)) # (!V6_romout[0][10] & ((Y3L10) # (GND)))));

--Y3L12 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~11
Y3L12 = CARRY((V6L34 & (!V6_romout[0][10] & !Y3L10)) # (!V6L34 & ((!Y3L10) # (!V6_romout[0][10]))));


--Y3L13 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~12
Y3L13 = ((V6L35 $ (V6L19 $ (!Y3L12)))) # (GND);

--Y3L14 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~13
Y3L14 = CARRY((V6L35 & ((V6L19) # (!Y3L12))) # (!V6L35 & (V6L19 & !Y3L12)));


--Y3L15 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~14
Y3L15 = (V6L37 & ((V6_romout[0][12] & (!Y3L14)) # (!V6_romout[0][12] & ((Y3L14) # (GND))))) # (!V6L37 & ((V6_romout[0][12] & (Y3L14 & VCC)) # (!V6_romout[0][12] & (!Y3L14))));

--Y3L16 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~15
Y3L16 = CARRY((V6L37 & ((!Y3L14) # (!V6_romout[0][12]))) # (!V6L37 & (!V6_romout[0][12] & !Y3L14)));


--Y3L17 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~16
Y3L17 = ((V6_romout[1][9] $ (V6L23 $ (!Y3L16)))) # (GND);

--Y3L18 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~17
Y3L18 = CARRY((V6_romout[1][9] & ((V6L23) # (!Y3L16))) # (!V6_romout[1][9] & (V6L23 & !Y3L16)));


--E11_Q[12] is output_layer:u1|nReg:r1a|Q[12]
--register power-up is low

E11_Q[12] = DFFEAS(M4_res[12], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[11] is output_layer:u1|nReg:r1a|Q[11]
--register power-up is low

E11_Q[11] = DFFEAS(M4_res[11], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[9] is output_layer:u1|nReg:r1a|Q[9]
--register power-up is low

E11_Q[9] = DFFEAS(M4_res[9], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[8] is output_layer:u1|nReg:r1a|Q[8]
--register power-up is low

E11_Q[8] = DFFEAS(M4_res[8], clock, !reset,  , E14L18,  ,  , clear,  );


--E11_Q[10] is output_layer:u1|nReg:r1a|Q[10]
--register power-up is low

E11_Q[10] = DFFEAS(M4_res[10], clock, !reset,  , E14L18,  ,  , clear,  );


--Z3L1 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~0
Z3L1 = (G1L9 & (V6L49 $ (VCC))) # (!G1L9 & (V6L49 & VCC));

--Z3L2 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~1
Z3L2 = CARRY((G1L9 & V6L49));


--AB3L2 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~1
AB3L2 = CARRY((Y3L9 & G1L5));


--AB3L4 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~3
AB3L4 = CARRY((Y3L11 & (!G1L6 & !AB3L2)) # (!Y3L11 & ((!AB3L2) # (!G1L6))));


--AB3L6 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~5
AB3L6 = CARRY((Y3L13 & ((V6L47) # (!AB3L4))) # (!Y3L13 & (V6L47 & !AB3L4)));


--AB3L8 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~7
AB3L8 = CARRY((Y3L15 & (!V6L48 & !AB3L6)) # (!Y3L15 & ((!AB3L6) # (!V6L48))));


--AB3L9 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~8
AB3L9 = ((Y3L17 $ (Z3L1 $ (!AB3L8)))) # (GND);

--AB3L10 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~9
AB3L10 = CARRY((Y3L17 & ((Z3L1) # (!AB3L8))) # (!Y3L17 & (Z3L1 & !AB3L8)));


--BB2L2 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~1
BB2L2 = CARRY((E10_Q[4] & V3_romout[0][5]));


--BB2L4 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~3
BB2L4 = CARRY((V3L16 & (!V3_romout[0][6] & !BB2L2)) # (!V3L16 & ((!BB2L2) # (!V3_romout[0][6]))));


--BB2L6 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~5
BB2L6 = CARRY((V3_romout[1][12] & ((V7L2) # (!BB2L4))) # (!V3_romout[1][12] & (V7L2 & !BB2L4)));


--BB2L8 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~7
BB2L8 = CARRY((V3_romout[1][4] & (!V7_romout[0][9] & !BB2L6)) # (!V3_romout[1][4] & ((!BB2L6) # (!V7_romout[0][9]))));


--BB2L9 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~8
BB2L9 = ((V3_romout[1][5] $ (V7L4 $ (!BB2L8)))) # (GND);

--BB2L10 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~9
BB2L10 = CARRY((V3_romout[1][5] & ((V7L4) # (!BB2L8))) # (!V3_romout[1][5] & (V7L4 & !BB2L8)));


--BB2L11 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~10
BB2L11 = (V3_romout[1][6] & ((V3L6 & (!BB2L10)) # (!V3L6 & (BB2L10 & VCC)))) # (!V3_romout[1][6] & ((V3L6 & ((BB2L10) # (GND))) # (!V3L6 & (!BB2L10))));

--BB2L12 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~11
BB2L12 = CARRY((V3_romout[1][6] & (V3L6 & !BB2L10)) # (!V3_romout[1][6] & ((V3L6) # (!BB2L10))));


--BB2L13 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~12
BB2L13 = ((V7_romout[1][8] $ (V7L5 $ (!BB2L12)))) # (GND);

--BB2L14 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~13
BB2L14 = CARRY((V7_romout[1][8] & ((V7L5) # (!BB2L12))) # (!V7_romout[1][8] & (V7L5 & !BB2L12)));


--BB2L15 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~14
BB2L15 = (V7_romout[1][9] & ((V7L6 & (BB2L14 & VCC)) # (!V7L6 & (!BB2L14)))) # (!V7_romout[1][9] & ((V7L6 & (!BB2L14)) # (!V7L6 & ((BB2L14) # (GND)))));

--BB2L16 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~15
BB2L16 = CARRY((V7_romout[1][9] & (!V7L6 & !BB2L14)) # (!V7_romout[1][9] & ((!BB2L14) # (!V7L6))));


--BB2L17 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~16
BB2L17 = ((V7_romout[1][10] $ (V7L7 $ (!BB2L16)))) # (GND);

--BB2L18 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~17
BB2L18 = CARRY((V7_romout[1][10] & ((V7L7) # (!BB2L16))) # (!V7_romout[1][10] & (V7L7 & !BB2L16)));


--BB2L19 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~18
BB2L19 = (V3L21 & ((V7_romout[0][15] & (!BB2L18)) # (!V7_romout[0][15] & ((BB2L18) # (GND))))) # (!V3L21 & ((V7_romout[0][15] & (BB2L18 & VCC)) # (!V7_romout[0][15] & (!BB2L18))));

--BB2L20 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~19
BB2L20 = CARRY((V3L21 & ((!BB2L18) # (!V7_romout[0][15]))) # (!V3L21 & (!V7_romout[0][15] & !BB2L18)));


--BB2L21 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~20
BB2L21 = (V3_romout[1][7] & (BB2L20 $ (GND))) # (!V3_romout[1][7] & (!BB2L20 & VCC));

--BB2L22 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~21
BB2L22 = CARRY((V3_romout[1][7] & !BB2L20));


--BB2L23 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~22
BB2L23 = (V3_romout[1][8] & (!BB2L22)) # (!V3_romout[1][8] & ((BB2L22) # (GND)));

--BB2L24 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~23
BB2L24 = CARRY((!BB2L22) # (!V3_romout[1][8]));


--CB3L1 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~0
CB3L1 = (E10_Q[12] & (V3_romout[2][5] $ (VCC))) # (!E10_Q[12] & (V3_romout[2][5] & VCC));

--CB3L2 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~1
CB3L2 = CARRY((E10_Q[12] & V3_romout[2][5]));


--CB3L3 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~2
CB3L3 = (V3L50 & ((V3_romout[2][6] & (CB3L2 & VCC)) # (!V3_romout[2][6] & (!CB3L2)))) # (!V3L50 & ((V3_romout[2][6] & (!CB3L2)) # (!V3_romout[2][6] & ((CB3L2) # (GND)))));

--CB3L4 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~3
CB3L4 = CARRY((V3L50 & (!V3_romout[2][6] & !CB3L2)) # (!V3L50 & ((!CB3L2) # (!V3_romout[2][6]))));


--CB3L5 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~4
CB3L5 = ((V3_romout[3][3] $ (V7_romout[2][8] $ (!CB3L4)))) # (GND);

--CB3L6 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~5
CB3L6 = CARRY((V3_romout[3][3] & ((V7_romout[2][8]) # (!CB3L4))) # (!V3_romout[3][3] & (V7_romout[2][8] & !CB3L4)));


--CB3L7 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~6
CB3L7 = (V3_romout[3][4] & ((V7L15 & (CB3L6 & VCC)) # (!V7L15 & (!CB3L6)))) # (!V3_romout[3][4] & ((V7L15 & (!CB3L6)) # (!V7L15 & ((CB3L6) # (GND)))));

--CB3L8 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~7
CB3L8 = CARRY((V3_romout[3][4] & (!V7L15 & !CB3L6)) # (!V3_romout[3][4] & ((!CB3L6) # (!V7L15))));


--DB2L2 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~1
DB2L2 = CARRY((BB2L9 & E10_Q[8]));


--DB2L4 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~3
DB2L4 = CARRY((BB2L11 & (!V3L35 & !DB2L2)) # (!BB2L11 & ((!DB2L2) # (!V3L35))));


--DB2L6 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~5
DB2L6 = CARRY((BB2L13 & ((V3_romout[2][12]) # (!DB2L4))) # (!BB2L13 & (V3_romout[2][12] & !DB2L4)));


--DB2L7 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~6
DB2L7 = (BB2L15 & ((V3_romout[2][4] & (DB2L6 & VCC)) # (!V3_romout[2][4] & (!DB2L6)))) # (!BB2L15 & ((V3_romout[2][4] & (!DB2L6)) # (!V3_romout[2][4] & ((DB2L6) # (GND)))));

--DB2L8 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~7
DB2L8 = CARRY((BB2L15 & (!V3_romout[2][4] & !DB2L6)) # (!BB2L15 & ((!DB2L6) # (!V3_romout[2][4]))));


--DB2L9 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~8
DB2L9 = ((BB2L17 $ (CB3L1 $ (!DB2L8)))) # (GND);

--DB2L10 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~9
DB2L10 = CARRY((BB2L17 & ((CB3L1) # (!DB2L8))) # (!BB2L17 & (CB3L1 & !DB2L8)));


--DB2L11 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~10
DB2L11 = (BB2L19 & ((CB3L3 & (DB2L10 & VCC)) # (!CB3L3 & (!DB2L10)))) # (!BB2L19 & ((CB3L3 & (!DB2L10)) # (!CB3L3 & ((DB2L10) # (GND)))));

--DB2L12 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~11
DB2L12 = CARRY((BB2L19 & (!CB3L3 & !DB2L10)) # (!BB2L19 & ((!DB2L10) # (!CB3L3))));


--DB2L13 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~12
DB2L13 = ((BB2L21 $ (CB3L5 $ (!DB2L12)))) # (GND);

--DB2L14 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~13
DB2L14 = CARRY((BB2L21 & ((CB3L5) # (!DB2L12))) # (!BB2L21 & (CB3L5 & !DB2L12)));


--DB2L15 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~14
DB2L15 = (BB2L23 & ((CB3L7 & (DB2L14 & VCC)) # (!CB3L7 & (!DB2L14)))) # (!BB2L23 & ((CB3L7 & (!DB2L14)) # (!CB3L7 & ((DB2L14) # (GND)))));

--DB2L16 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~15
DB2L16 = CARRY((BB2L23 & (!CB3L7 & !DB2L14)) # (!BB2L23 & ((!DB2L14) # (!CB3L7))));


--M5L5 is output_layer:u1|mac_pe:u1b|res[2]~14
M5L5 = DB2L11 $ (VCC);

--M5L6 is output_layer:u1|mac_pe:u1b|res[2]~15
M5L6 = CARRY(DB2L11);


--M5L8 is output_layer:u1|mac_pe:u1b|res[3]~16
M5L8 = (DB2L13 & (M5L6 & VCC)) # (!DB2L13 & (!M5L6));

--M5L9 is output_layer:u1|mac_pe:u1b|res[3]~17
M5L9 = CARRY((!DB2L13 & !M5L6));


--M5L11 is output_layer:u1|mac_pe:u1b|res[4]~18
M5L11 = (DB2L15 & ((GND) # (!M5L9))) # (!DB2L15 & (M5L9 $ (GND)));

--M5L12 is output_layer:u1|mac_pe:u1b|res[4]~19
M5L12 = CARRY((DB2L15) # (!M5L9));


--BB2L25 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~24
BB2L25 = (V3_romout[1][9] & (BB2L24 $ (GND))) # (!V3_romout[1][9] & (!BB2L24 & VCC));

--BB2L26 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~25
BB2L26 = CARRY((V3_romout[1][9] & !BB2L24));


--BB2L27 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~26
BB2L27 = (V3L1 & (((!BB2L26)))) # (!V3L1 & ((V3L2 & (!BB2L26)) # (!V3L2 & ((BB2L26) # (GND)))));

--BB2L28 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~27
BB2L28 = CARRY(((!V3L1 & !V3L2)) # (!BB2L26));


--BB2L29 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated|op_1~28
BB2L29 = !BB2L28;


--CB3L9 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~8
CB3L9 = ((V3_romout[3][15] $ (V7_romout[2][10] $ (!CB3L8)))) # (GND);

--CB3L10 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~9
CB3L10 = CARRY((V3_romout[3][15] & ((V7_romout[2][10]) # (!CB3L8))) # (!V3_romout[3][15] & (V7_romout[2][10] & !CB3L8)));


--CB3L11 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~10
CB3L11 = (V3L53 & ((V7L17 & (!CB3L10)) # (!V7L17 & (CB3L10 & VCC)))) # (!V3L53 & ((V7L17 & ((CB3L10) # (GND))) # (!V7L17 & (!CB3L10))));

--CB3L12 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~11
CB3L12 = CARRY((V3L53 & (V7L17 & !CB3L10)) # (!V3L53 & ((V7L17) # (!CB3L10))));


--CB3L13 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~12
CB3L13 = ((V5_romout[3][8] $ (V3_romout[2][7] $ (!CB3L12)))) # (GND);

--CB3L14 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~13
CB3L14 = CARRY((V5_romout[3][8] & ((V3_romout[2][7]) # (!CB3L12))) # (!V5_romout[3][8] & (V3_romout[2][7] & !CB3L12)));


--CB3L15 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~14
CB3L15 = (V7_romout[3][9] & ((V3_romout[2][8] & (CB3L14 & VCC)) # (!V3_romout[2][8] & (!CB3L14)))) # (!V7_romout[3][9] & ((V3_romout[2][8] & (!CB3L14)) # (!V3_romout[2][8] & ((CB3L14) # (GND)))));

--CB3L16 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~15
CB3L16 = CARRY((V7_romout[3][9] & (!V3_romout[2][8] & !CB3L14)) # (!V7_romout[3][9] & ((!CB3L14) # (!V3_romout[2][8]))));


--CB3L17 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~16
CB3L17 = ((V7_romout[3][10] $ (V3_romout[2][9] $ (!CB3L16)))) # (GND);

--CB3L18 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~17
CB3L18 = CARRY((V7_romout[3][10] & ((V3_romout[2][9]) # (!CB3L16))) # (!V7_romout[3][10] & (V3_romout[2][9] & !CB3L16)));


--CB3L19 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~18
CB3L19 = (V3L53 & ((V7L18 & (!CB3L18)) # (!V7L18 & (CB3L18 & VCC)))) # (!V3L53 & ((V7L18 & ((CB3L18) # (GND))) # (!V7L18 & (!CB3L18))));

--CB3L20 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~19
CB3L20 = CARRY((V3L53 & (V7L18 & !CB3L18)) # (!V3L53 & ((V7L18) # (!CB3L18))));


--CB3L21 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~20
CB3L21 = (V3_romout[3][7] & (CB3L20 $ (GND))) # (!V3_romout[3][7] & (!CB3L20 & VCC));

--CB3L22 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~21
CB3L22 = CARRY((V3_romout[3][7] & !CB3L20));


--CB3L23 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~22
CB3L23 = (V3_romout[3][8] & (!CB3L22)) # (!V3_romout[3][8] & ((CB3L22) # (GND)));

--CB3L24 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~23
CB3L24 = CARRY((!CB3L22) # (!V3_romout[3][8]));


--CB3L25 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~24
CB3L25 = (V3_romout[3][9] & (CB3L24 $ (GND))) # (!V3_romout[3][9] & (!CB3L24 & VCC));

--CB3L26 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~25
CB3L26 = CARRY((V3_romout[3][9] & !CB3L24));


--CB3L27 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~26
CB3L27 = (E10_Q[15] & (!CB3L26)) # (!E10_Q[15] & ((CB3L26) # (GND)));

--CB3L28 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~27
CB3L28 = CARRY((!CB3L26) # (!E10_Q[15]));


--CB3L29 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated|op_1~28
CB3L29 = E10_Q[15] $ (!CB3L28);


--DB2L17 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~16
DB2L17 = ((BB2L25 $ (CB3L9 $ (!DB2L16)))) # (GND);

--DB2L18 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~17
DB2L18 = CARRY((BB2L25 & ((CB3L9) # (!DB2L16))) # (!BB2L25 & (CB3L9 & !DB2L16)));


--DB2L19 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~18
DB2L19 = (BB2L27 & ((CB3L11 & (DB2L18 & VCC)) # (!CB3L11 & (!DB2L18)))) # (!BB2L27 & ((CB3L11 & (!DB2L18)) # (!CB3L11 & ((DB2L18) # (GND)))));

--DB2L20 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~19
DB2L20 = CARRY((BB2L27 & (!CB3L11 & !DB2L18)) # (!BB2L27 & ((!DB2L18) # (!CB3L11))));


--DB2L21 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~20
DB2L21 = ((BB2L29 $ (CB3L13 $ (!DB2L20)))) # (GND);

--DB2L22 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~21
DB2L22 = CARRY((BB2L29 & ((CB3L13) # (!DB2L20))) # (!BB2L29 & (CB3L13 & !DB2L20)));


--DB2L23 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~22
DB2L23 = (BB2L29 & ((CB3L15 & (DB2L22 & VCC)) # (!CB3L15 & (!DB2L22)))) # (!BB2L29 & ((CB3L15 & (!DB2L22)) # (!CB3L15 & ((DB2L22) # (GND)))));

--DB2L24 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~23
DB2L24 = CARRY((BB2L29 & (!CB3L15 & !DB2L22)) # (!BB2L29 & ((!DB2L22) # (!CB3L15))));


--DB2L25 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~24
DB2L25 = ((BB2L29 $ (CB3L17 $ (!DB2L24)))) # (GND);

--DB2L26 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~25
DB2L26 = CARRY((BB2L29 & ((CB3L17) # (!DB2L24))) # (!BB2L29 & (CB3L17 & !DB2L24)));


--DB2L27 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~26
DB2L27 = (BB2L29 & ((CB3L19 & (DB2L26 & VCC)) # (!CB3L19 & (!DB2L26)))) # (!BB2L29 & ((CB3L19 & (!DB2L26)) # (!CB3L19 & ((DB2L26) # (GND)))));

--DB2L28 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~27
DB2L28 = CARRY((BB2L29 & (!CB3L19 & !DB2L26)) # (!BB2L29 & ((!DB2L26) # (!CB3L19))));


--DB2L29 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~28
DB2L29 = ((BB2L29 $ (CB3L21 $ (!DB2L28)))) # (GND);

--DB2L30 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~29
DB2L30 = CARRY((BB2L29 & ((CB3L21) # (!DB2L28))) # (!BB2L29 & (CB3L21 & !DB2L28)));


--DB2L31 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~30
DB2L31 = (BB2L29 & ((CB3L23 & (DB2L30 & VCC)) # (!CB3L23 & (!DB2L30)))) # (!BB2L29 & ((CB3L23 & (!DB2L30)) # (!CB3L23 & ((DB2L30) # (GND)))));

--DB2L32 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~31
DB2L32 = CARRY((BB2L29 & (!CB3L23 & !DB2L30)) # (!BB2L29 & ((!DB2L30) # (!CB3L23))));


--DB2L33 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~32
DB2L33 = ((BB2L29 $ (CB3L25 $ (!DB2L32)))) # (GND);

--DB2L34 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~33
DB2L34 = CARRY((BB2L29 & ((CB3L25) # (!DB2L32))) # (!BB2L29 & (CB3L25 & !DB2L32)));


--DB2L35 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~34
DB2L35 = (BB2L29 & ((CB3L27 & (DB2L34 & VCC)) # (!CB3L27 & (!DB2L34)))) # (!BB2L29 & ((CB3L27 & (!DB2L34)) # (!CB3L27 & ((DB2L34) # (GND)))));

--DB2L36 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~35
DB2L36 = CARRY((BB2L29 & (!CB3L27 & !DB2L34)) # (!BB2L29 & ((!DB2L34) # (!CB3L27))));


--DB2L37 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5kh:auto_generated|op_1~36
DB2L37 = BB2L29 $ (CB3L29 $ (!DB2L36));


--M5L14 is output_layer:u1|mac_pe:u1b|res[5]~20
M5L14 = (DB2L17 & (M5L12 & VCC)) # (!DB2L17 & (!M5L12));

--M5L15 is output_layer:u1|mac_pe:u1b|res[5]~21
M5L15 = CARRY((!DB2L17 & !M5L12));


--M5L17 is output_layer:u1|mac_pe:u1b|res[6]~22
M5L17 = (DB2L19 & (M5L15 $ (GND))) # (!DB2L19 & (!M5L15 & VCC));

--M5L18 is output_layer:u1|mac_pe:u1b|res[6]~23
M5L18 = CARRY((DB2L19 & !M5L15));


--M5L20 is output_layer:u1|mac_pe:u1b|res[7]~24
M5L20 = (DB2L21 & (M5L18 & VCC)) # (!DB2L21 & (!M5L18));

--M5L21 is output_layer:u1|mac_pe:u1b|res[7]~25
M5L21 = CARRY((!DB2L21 & !M5L18));


--M5L23 is output_layer:u1|mac_pe:u1b|res[8]~26
M5L23 = (DB2L23 & (M5L21 $ (GND))) # (!DB2L23 & (!M5L21 & VCC));

--M5L24 is output_layer:u1|mac_pe:u1b|res[8]~27
M5L24 = CARRY((DB2L23 & !M5L21));


--M5L26 is output_layer:u1|mac_pe:u1b|res[9]~28
M5L26 = (DB2L25 & (!M5L24)) # (!DB2L25 & ((M5L24) # (GND)));

--M5L27 is output_layer:u1|mac_pe:u1b|res[9]~29
M5L27 = CARRY((!M5L24) # (!DB2L25));


--M5L29 is output_layer:u1|mac_pe:u1b|res[10]~30
M5L29 = (DB2L27 & (M5L27 $ (GND))) # (!DB2L27 & (!M5L27 & VCC));

--M5L30 is output_layer:u1|mac_pe:u1b|res[10]~31
M5L30 = CARRY((DB2L27 & !M5L27));


--M5L32 is output_layer:u1|mac_pe:u1b|res[11]~32
M5L32 = (DB2L29 & (!M5L30)) # (!DB2L29 & ((M5L30) # (GND)));

--M5L33 is output_layer:u1|mac_pe:u1b|res[11]~33
M5L33 = CARRY((!M5L30) # (!DB2L29));


--M5L35 is output_layer:u1|mac_pe:u1b|res[12]~34
M5L35 = (DB2L31 & ((GND) # (!M5L33))) # (!DB2L31 & (M5L33 $ (GND)));

--M5L36 is output_layer:u1|mac_pe:u1b|res[12]~35
M5L36 = CARRY((DB2L31) # (!M5L33));


--M5L38 is output_layer:u1|mac_pe:u1b|res[13]~36
M5L38 = (DB2L33 & (M5L36 & VCC)) # (!DB2L33 & (!M5L36));

--M5L39 is output_layer:u1|mac_pe:u1b|res[13]~37
M5L39 = CARRY((!DB2L33 & !M5L36));


--M5L41 is output_layer:u1|mac_pe:u1b|res[14]~38
M5L41 = (DB2L35 & ((GND) # (!M5L39))) # (!DB2L35 & (M5L39 $ (GND)));

--M5L42 is output_layer:u1|mac_pe:u1b|res[14]~39
M5L42 = CARRY((DB2L35) # (!M5L39));


--M5L44 is output_layer:u1|mac_pe:u1b|res[15]~40
M5L44 = DB2L37 $ (!M5L42);


--T1_mac_mult1 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
T1_mac_mult1_a_data = DATA(F1L129, F1L128, F1L127, F1L126, F1L125, F1L124, F1L123, F1L122, F1L121, F1L120, F1L119, F1L118, F1L117, F1L116, F1L115, F1L114);
T1_mac_mult1_a_rep = SIGNED(T1_mac_mult1_a_data);
T1_mac_mult1_b_data = DATA(F1L145, F1L144, F1L143, F1L142, F1L141, F1L140, F1L139, F1L138, F1L137, F1L136, F1L135, F1L134, F1L133, F1L132, F1L131, F1L130);
T1_mac_mult1_b_rep = SIGNED(T1_mac_mult1_b_data);
T1_mac_mult1_result = T1_mac_mult1_a_rep * T1_mac_mult1_b_rep;
T1_mac_mult1 = T1_mac_mult1_result[0];

--T1L2 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT1
T1L2 = T1_mac_mult1_result[1];

--T1L3 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT2
T1L3 = T1_mac_mult1_result[2];

--T1L4 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT3
T1L4 = T1_mac_mult1_result[3];

--T1L5 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT4
T1L5 = T1_mac_mult1_result[4];

--T1L6 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT5
T1L6 = T1_mac_mult1_result[5];

--T1L7 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT6
T1L7 = T1_mac_mult1_result[6];

--T1L8 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT7
T1L8 = T1_mac_mult1_result[7];

--T1L9 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT8
T1L9 = T1_mac_mult1_result[8];

--T1L10 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT9
T1L10 = T1_mac_mult1_result[9];

--T1L11 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT10
T1L11 = T1_mac_mult1_result[10];

--T1L12 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT11
T1L12 = T1_mac_mult1_result[11];

--T1L13 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT12
T1L13 = T1_mac_mult1_result[12];

--T1L14 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT13
T1L14 = T1_mac_mult1_result[13];

--T1L15 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT14
T1L15 = T1_mac_mult1_result[14];

--T1L16 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT15
T1L16 = T1_mac_mult1_result[15];

--T1L17 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT16
T1L17 = T1_mac_mult1_result[16];

--T1L18 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT17
T1L18 = T1_mac_mult1_result[17];

--T1L19 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT18
T1L19 = T1_mac_mult1_result[18];

--T1L20 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT19
T1L20 = T1_mac_mult1_result[19];

--T1L21 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT20
T1L21 = T1_mac_mult1_result[20];

--T1L22 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT21
T1L22 = T1_mac_mult1_result[21];

--T1L23 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT22
T1L23 = T1_mac_mult1_result[22];

--T1L24 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT23
T1L24 = T1_mac_mult1_result[23];

--T1L25 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT24
T1L25 = T1_mac_mult1_result[24];

--T1L26 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT25
T1L26 = T1_mac_mult1_result[25];

--T1L27 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT26
T1L27 = T1_mac_mult1_result[26];

--T1L28 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT27
T1L28 = T1_mac_mult1_result[27];

--T1L29 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT28
T1L29 = T1_mac_mult1_result[28];

--T1L30 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT29
T1L30 = T1_mac_mult1_result[29];

--T1L31 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT30
T1L31 = T1_mac_mult1_result[30];

--T1L32 is LSTM_cell2:u0|fixed_multiplier:u3|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT31
T1L32 = T1_mac_mult1_result[31];


--Y3L19 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~18
Y3L19 = (V6L38 & ((V6_romout[0][14] & (Y3L18 & VCC)) # (!V6_romout[0][14] & (!Y3L18)))) # (!V6L38 & ((V6_romout[0][14] & (!Y3L18)) # (!V6_romout[0][14] & ((Y3L18) # (GND)))));

--Y3L20 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~19
Y3L20 = CARRY((V6L38 & (!V6_romout[0][14] & !Y3L18)) # (!V6L38 & ((!Y3L18) # (!V6_romout[0][14]))));


--E11_Q[13] is output_layer:u1|nReg:r1a|Q[13]
--register power-up is low

E11_Q[13] = DFFEAS(M4_res[13], clock, !reset,  , E14L18,  ,  , clear,  );


--Z3L3 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~2
Z3L3 = (G1L10 & ((V6L50 & (Z3L2 & VCC)) # (!V6L50 & (!Z3L2)))) # (!G1L10 & ((V6L50 & (!Z3L2)) # (!V6L50 & ((Z3L2) # (GND)))));

--Z3L4 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~3
Z3L4 = CARRY((G1L10 & (!V6L50 & !Z3L2)) # (!G1L10 & ((!Z3L2) # (!V6L50))));


--AB3L11 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~10
AB3L11 = (Y3L19 & ((Z3L3 & (AB3L10 & VCC)) # (!Z3L3 & (!AB3L10)))) # (!Y3L19 & ((Z3L3 & (!AB3L10)) # (!Z3L3 & ((AB3L10) # (GND)))));

--AB3L12 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~11
AB3L12 = CARRY((Y3L19 & (!Z3L3 & !AB3L10)) # (!Y3L19 & ((!AB3L10) # (!Z3L3))));


--M8L4 is output_layer:u1|mac_pe:u2|res[1]~15
M8L4 = AB3L11 $ (VCC);

--M8L5 is output_layer:u1|mac_pe:u2|res[1]~16
M8L5 = CARRY(AB3L11);


--Y3L21 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~20
Y3L21 = ((V6L39 $ (V6_romout[0][15] $ (!Y3L20)))) # (GND);

--Y3L22 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~21
Y3L22 = CARRY((V6L39 & ((V6_romout[0][15]) # (!Y3L20))) # (!V6L39 & (V6_romout[0][15] & !Y3L20)));


--E11_Q[14] is output_layer:u1|nReg:r1a|Q[14]
--register power-up is low

E11_Q[14] = DFFEAS(M4_res[14], clock, !reset,  , E14L18,  ,  , clear,  );


--Z3L5 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~4
Z3L5 = ((V6L68 $ (V6L51 $ (Z3L4)))) # (GND);

--Z3L6 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~5
Z3L6 = CARRY((V6L68 & (V6L51 & !Z3L4)) # (!V6L68 & ((V6L51) # (!Z3L4))));


--AB3L13 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~12
AB3L13 = ((Y3L21 $ (Z3L5 $ (!AB3L12)))) # (GND);

--AB3L14 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~13
AB3L14 = CARRY((Y3L21 & ((Z3L5) # (!AB3L12))) # (!Y3L21 & (Z3L5 & !AB3L12)));


--M8L7 is output_layer:u1|mac_pe:u2|res[2]~17
M8L7 = (AB3L13 & (!M8L5)) # (!AB3L13 & ((M8L5) # (GND)));

--M8L8 is output_layer:u1|mac_pe:u2|res[2]~18
M8L8 = CARRY((!M8L5) # (!AB3L13));


--Y3L23 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~22
Y3L23 = (V6_romout[1][12] & ((V6L28 & (Y3L22 & VCC)) # (!V6L28 & (!Y3L22)))) # (!V6_romout[1][12] & ((V6L28 & (!Y3L22)) # (!V6L28 & ((Y3L22) # (GND)))));

--Y3L24 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~23
Y3L24 = CARRY((V6_romout[1][12] & (!V6L28 & !Y3L22)) # (!V6_romout[1][12] & ((!Y3L22) # (!V6L28))));


--Z3L7 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~6
Z3L7 = (V6_romout[3][4] & ((V6L54 & (!Z3L6)) # (!V6L54 & (Z3L6 & VCC)))) # (!V6_romout[3][4] & ((V6L54 & ((Z3L6) # (GND))) # (!V6L54 & (!Z3L6))));

--Z3L8 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~7
Z3L8 = CARRY((V6_romout[3][4] & (V6L54 & !Z3L6)) # (!V6_romout[3][4] & ((V6L54) # (!Z3L6))));


--AB3L15 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~14
AB3L15 = (Y3L23 & ((Z3L7 & (AB3L14 & VCC)) # (!Z3L7 & (!AB3L14)))) # (!Y3L23 & ((Z3L7 & (!AB3L14)) # (!Z3L7 & ((AB3L14) # (GND)))));

--AB3L16 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~15
AB3L16 = CARRY((Y3L23 & (!Z3L7 & !AB3L14)) # (!Y3L23 & ((!AB3L14) # (!Z3L7))));


--M8L10 is output_layer:u1|mac_pe:u2|res[3]~19
M8L10 = (AB3L15 & ((GND) # (!M8L8))) # (!AB3L15 & (M8L8 $ (GND)));

--M8L11 is output_layer:u1|mac_pe:u2|res[3]~20
M8L11 = CARRY((AB3L15) # (!M8L8));


--Y3L25 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~24
Y3L25 = ((V6L41 $ (V6L29 $ (!Y3L24)))) # (GND);

--Y3L26 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~25
Y3L26 = CARRY((V6L41 & ((V6L29) # (!Y3L24))) # (!V6L41 & (V6L29 & !Y3L24)));


--Z3L9 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~8
Z3L9 = ((V6_romout[3][5] $ (V6_romout[2][9] $ (!Z3L8)))) # (GND);

--Z3L10 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~9
Z3L10 = CARRY((V6_romout[3][5] & ((V6_romout[2][9]) # (!Z3L8))) # (!V6_romout[3][5] & (V6_romout[2][9] & !Z3L8)));


--AB3L17 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~16
AB3L17 = ((Y3L25 $ (Z3L9 $ (!AB3L16)))) # (GND);

--AB3L18 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~17
AB3L18 = CARRY((Y3L25 & ((Z3L9) # (!AB3L16))) # (!Y3L25 & (Z3L9 & !AB3L16)));


--M8L13 is output_layer:u1|mac_pe:u2|res[4]~21
M8L13 = (AB3L17 & (M8L11 & VCC)) # (!AB3L17 & (!M8L11));

--M8L14 is output_layer:u1|mac_pe:u2|res[4]~22
M8L14 = CARRY((!AB3L17 & !M8L11));


--Y3L27 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~26
Y3L27 = (V6L42 & (!Y3L26)) # (!V6L42 & ((Y3L26) # (GND)));

--Y3L28 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~27
Y3L28 = CARRY((!Y3L26) # (!V6L42));


--Z3L11 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~10
Z3L11 = (V6L65 & ((V6_romout[2][10] & (Z3L10 & VCC)) # (!V6_romout[2][10] & (!Z3L10)))) # (!V6L65 & ((V6_romout[2][10] & (!Z3L10)) # (!V6_romout[2][10] & ((Z3L10) # (GND)))));

--Z3L12 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~11
Z3L12 = CARRY((V6L65 & (!V6_romout[2][10] & !Z3L10)) # (!V6L65 & ((!Z3L10) # (!V6_romout[2][10]))));


--AB3L19 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~18
AB3L19 = (Y3L27 & ((Z3L11 & (AB3L18 & VCC)) # (!Z3L11 & (!AB3L18)))) # (!Y3L27 & ((Z3L11 & (!AB3L18)) # (!Z3L11 & ((AB3L18) # (GND)))));

--AB3L20 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~19
AB3L20 = CARRY((Y3L27 & (!Z3L11 & !AB3L18)) # (!Y3L27 & ((!AB3L18) # (!Z3L11))));


--M8L16 is output_layer:u1|mac_pe:u2|res[5]~23
M8L16 = (AB3L19 & (M8L14 $ (GND))) # (!AB3L19 & (!M8L14 & VCC));

--M8L17 is output_layer:u1|mac_pe:u2|res[5]~24
M8L17 = CARRY((AB3L19 & !M8L14));


--Y3L29 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~28
Y3L29 = (V6_romout[1][15] & (Y3L28 $ (GND))) # (!V6_romout[1][15] & (!Y3L28 & VCC));

--Y3L30 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~29
Y3L30 = CARRY((V6_romout[1][15] & !Y3L28));


--Z3L13 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~12
Z3L13 = ((V6L66 $ (V6L55 $ (Z3L12)))) # (GND);

--Z3L14 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~13
Z3L14 = CARRY((V6L66 & (V6L55 & !Z3L12)) # (!V6L66 & ((V6L55) # (!Z3L12))));


--AB3L21 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~20
AB3L21 = ((Y3L29 $ (Z3L13 $ (!AB3L20)))) # (GND);

--AB3L22 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~21
AB3L22 = CARRY((Y3L29 & ((Z3L13) # (!AB3L20))) # (!Y3L29 & (Z3L13 & !AB3L20)));


--M8L19 is output_layer:u1|mac_pe:u2|res[6]~25
M8L19 = (AB3L21 & (!M8L17)) # (!AB3L21 & ((M8L17) # (GND)));

--M8L20 is output_layer:u1|mac_pe:u2|res[6]~26
M8L20 = CARRY((!M8L17) # (!AB3L21));


--Y3L31 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~30
Y3L31 = (V6L44 & (!Y3L30)) # (!V6L44 & ((Y3L30) # (GND)));

--Y3L32 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~31
Y3L32 = CARRY((!Y3L30) # (!V6L44));


--Z3L15 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~14
Z3L15 = (V6_romout[3][8] & ((V6_romout[2][12] & (Z3L14 & VCC)) # (!V6_romout[2][12] & (!Z3L14)))) # (!V6_romout[3][8] & ((V6_romout[2][12] & (!Z3L14)) # (!V6_romout[2][12] & ((Z3L14) # (GND)))));

--Z3L16 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~15
Z3L16 = CARRY((V6_romout[3][8] & (!V6_romout[2][12] & !Z3L14)) # (!V6_romout[3][8] & ((!Z3L14) # (!V6_romout[2][12]))));


--AB3L23 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~22
AB3L23 = (Y3L31 & ((Z3L15 & (AB3L22 & VCC)) # (!Z3L15 & (!AB3L22)))) # (!Y3L31 & ((Z3L15 & (!AB3L22)) # (!Z3L15 & ((AB3L22) # (GND)))));

--AB3L24 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~23
AB3L24 = CARRY((Y3L31 & (!Z3L15 & !AB3L22)) # (!Y3L31 & ((!AB3L22) # (!Z3L15))));


--M8L22 is output_layer:u1|mac_pe:u2|res[7]~27
M8L22 = (AB3L23 & ((GND) # (!M8L20))) # (!AB3L23 & (M8L20 $ (GND)));

--M8L23 is output_layer:u1|mac_pe:u2|res[7]~28
M8L23 = CARRY((AB3L23) # (!M8L20));


--Y3L33 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~32
Y3L33 = (V6L45 & (Y3L32 $ (GND))) # (!V6L45 & (!Y3L32 & VCC));

--Y3L34 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~33
Y3L34 = CARRY((V6L45 & !Y3L32));


--Z3L17 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~16
Z3L17 = ((V6_romout[3][4] $ (V6L57 $ (!Z3L16)))) # (GND);

--Z3L18 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~17
Z3L18 = CARRY((V6_romout[3][4] & ((V6L57) # (!Z3L16))) # (!V6_romout[3][4] & (V6L57 & !Z3L16)));


--AB3L25 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~24
AB3L25 = ((Y3L33 $ (Z3L17 $ (!AB3L24)))) # (GND);

--AB3L26 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~25
AB3L26 = CARRY((Y3L33 & ((Z3L17) # (!AB3L24))) # (!Y3L33 & (Z3L17 & !AB3L24)));


--M8L25 is output_layer:u1|mac_pe:u2|res[8]~29
M8L25 = (AB3L25 & (M8L23 & VCC)) # (!AB3L25 & (!M8L23));

--M8L26 is output_layer:u1|mac_pe:u2|res[8]~30
M8L26 = CARRY((!AB3L25 & !M8L23));


--Y3L35 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~34
Y3L35 = Y3L34;


--Z3L19 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~18
Z3L19 = (V6_romout[3][8] & ((V6_romout[2][14] & (Z3L18 & VCC)) # (!V6_romout[2][14] & (!Z3L18)))) # (!V6_romout[3][8] & ((V6_romout[2][14] & (!Z3L18)) # (!V6_romout[2][14] & ((Z3L18) # (GND)))));

--Z3L20 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~19
Z3L20 = CARRY((V6_romout[3][8] & (!V6_romout[2][14] & !Z3L18)) # (!V6_romout[3][8] & ((!Z3L18) # (!V6_romout[2][14]))));


--AB3L27 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~26
AB3L27 = (Y3L35 & ((Z3L19 & (AB3L26 & VCC)) # (!Z3L19 & (!AB3L26)))) # (!Y3L35 & ((Z3L19 & (!AB3L26)) # (!Z3L19 & ((AB3L26) # (GND)))));

--AB3L28 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~27
AB3L28 = CARRY((Y3L35 & (!Z3L19 & !AB3L26)) # (!Y3L35 & ((!AB3L26) # (!Z3L19))));


--M8L28 is output_layer:u1|mac_pe:u2|res[9]~31
M8L28 = (AB3L27 & ((GND) # (!M8L26))) # (!AB3L27 & (M8L26 $ (GND)));

--M8L29 is output_layer:u1|mac_pe:u2|res[9]~32
M8L29 = CARRY((AB3L27) # (!M8L26));


--Z3L21 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~20
Z3L21 = ((V6_romout[3][11] $ (V6_romout[2][15] $ (!Z3L20)))) # (GND);

--Z3L22 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~21
Z3L22 = CARRY((V6_romout[3][11] & ((V6_romout[2][15]) # (!Z3L20))) # (!V6_romout[3][11] & (V6_romout[2][15] & !Z3L20)));


--AB3L29 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~28
AB3L29 = ((Y3L35 $ (Z3L21 $ (!AB3L28)))) # (GND);

--AB3L30 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~29
AB3L30 = CARRY((Y3L35 & ((Z3L21) # (!AB3L28))) # (!Y3L35 & (Z3L21 & !AB3L28)));


--M8L31 is output_layer:u1|mac_pe:u2|res[10]~33
M8L31 = (AB3L29 & (M8L29 & VCC)) # (!AB3L29 & (!M8L29));

--M8L32 is output_layer:u1|mac_pe:u2|res[10]~34
M8L32 = CARRY((!AB3L29 & !M8L29));


--Z3L23 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~22
Z3L23 = (V6_romout[3][12] & ((V6L60 & (Z3L22 & VCC)) # (!V6L60 & (!Z3L22)))) # (!V6_romout[3][12] & ((V6L60 & (!Z3L22)) # (!V6L60 & ((Z3L22) # (GND)))));

--Z3L24 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~23
Z3L24 = CARRY((V6_romout[3][12] & (!V6L60 & !Z3L22)) # (!V6_romout[3][12] & ((!Z3L22) # (!V6L60))));


--AB3L31 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~30
AB3L31 = (Y3L35 & ((Z3L23 & (AB3L30 & VCC)) # (!Z3L23 & (!AB3L30)))) # (!Y3L35 & ((Z3L23 & (!AB3L30)) # (!Z3L23 & ((AB3L30) # (GND)))));

--AB3L32 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~31
AB3L32 = CARRY((Y3L35 & (!Z3L23 & !AB3L30)) # (!Y3L35 & ((!AB3L30) # (!Z3L23))));


--M8L34 is output_layer:u1|mac_pe:u2|res[11]~35
M8L34 = (AB3L31 & ((GND) # (!M8L32))) # (!AB3L31 & (M8L32 $ (GND)));

--M8L35 is output_layer:u1|mac_pe:u2|res[11]~36
M8L35 = CARRY((AB3L31) # (!M8L32));


--Z3L25 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~24
Z3L25 = ((V6L71 $ (V6L61 $ (!Z3L24)))) # (GND);

--Z3L26 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~25
Z3L26 = CARRY((V6L71 & ((V6L61) # (!Z3L24))) # (!V6L71 & (V6L61 & !Z3L24)));


--AB3L33 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~32
AB3L33 = ((Y3L35 $ (Z3L25 $ (!AB3L32)))) # (GND);

--AB3L34 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~33
AB3L34 = CARRY((Y3L35 & ((Z3L25) # (!AB3L32))) # (!Y3L35 & (Z3L25 & !AB3L32)));


--M8L37 is output_layer:u1|mac_pe:u2|res[12]~37
M8L37 = (AB3L33 & (!M8L35)) # (!AB3L33 & ((M8L35) # (GND)));

--M8L38 is output_layer:u1|mac_pe:u2|res[12]~38
M8L38 = CARRY((!M8L35) # (!AB3L33));


--Z3L27 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~26
Z3L27 = (V6L1 & (((!Z3L26)))) # (!V6L1 & ((V6L2 & (!Z3L26)) # (!V6L2 & ((Z3L26) # (GND)))));

--Z3L28 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~27
Z3L28 = CARRY(((!V6L1 & !V6L2)) # (!Z3L26));


--AB3L35 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~34
AB3L35 = (Y3L35 & ((Z3L27 & (AB3L34 & VCC)) # (!Z3L27 & (!AB3L34)))) # (!Y3L35 & ((Z3L27 & (!AB3L34)) # (!Z3L27 & ((AB3L34) # (GND)))));

--AB3L36 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~35
AB3L36 = CARRY((Y3L35 & (!Z3L27 & !AB3L34)) # (!Y3L35 & ((!AB3L34) # (!Z3L27))));


--M8L40 is output_layer:u1|mac_pe:u2|res[13]~39
M8L40 = (AB3L35 & ((GND) # (!M8L38))) # (!AB3L35 & (M8L38 $ (GND)));

--M8L41 is output_layer:u1|mac_pe:u2|res[13]~40
M8L41 = CARRY((AB3L35) # (!M8L38));


--Z3L29 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~28
Z3L29 = (V6_romout[3][15] & (Z3L28 $ (GND))) # (!V6_romout[3][15] & (!Z3L28 & VCC));

--Z3L30 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~29
Z3L30 = CARRY((V6_romout[3][15] & !Z3L28));


--AB3L37 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~36
AB3L37 = ((Y3L35 $ (Z3L29 $ (!AB3L36)))) # (GND);

--AB3L38 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~37
AB3L38 = CARRY((Y3L35 & ((Z3L29) # (!AB3L36))) # (!Y3L35 & (Z3L29 & !AB3L36)));


--M8L43 is output_layer:u1|mac_pe:u2|res[14]~41
M8L43 = (AB3L37 & (!M8L41)) # (!AB3L37 & ((M8L41) # (GND)));

--M8L44 is output_layer:u1|mac_pe:u2|res[14]~42
M8L44 = CARRY((!M8L41) # (!AB3L37));


--Z3L31 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~30
Z3L31 = Z3L30 $ (((V6L3) # (V6L4)));


--AB3L39 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~38
AB3L39 = Y3L35 $ (Z3L31 $ (AB3L38));


--M8L46 is output_layer:u1|mac_pe:u2|res[15]~43
M8L46 = AB3L39 $ (M8L44);


--M4_res[5] is output_layer:u1|mac_pe:u1a|res[5]
--register power-up is low

M4_res[5] = DFFEAS(M4L14, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[15] is output_layer:u1|mac_pe:u1a|res[15]
--register power-up is low

M4_res[15] = DFFEAS(M4L44, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[7] is output_layer:u1|mac_pe:u1a|res[7]
--register power-up is low

M4_res[7] = DFFEAS(M4L20, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[4] is output_layer:u1|mac_pe:u1a|res[4]
--register power-up is low

M4_res[4] = DFFEAS(M4L11, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[6] is output_layer:u1|mac_pe:u1a|res[6]
--register power-up is low

M4_res[6] = DFFEAS(M4L17, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[2] is output_layer:u1|mac_pe:u1a|res[2]
--register power-up is low

M4_res[2] = DFFEAS(M4L5, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[3] is output_layer:u1|mac_pe:u1a|res[3]
--register power-up is low

M4_res[3] = DFFEAS(M4L8, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[12] is output_layer:u1|mac_pe:u1a|res[12]
--register power-up is low

M4_res[12] = DFFEAS(M4L35, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[11] is output_layer:u1|mac_pe:u1a|res[11]
--register power-up is low

M4_res[11] = DFFEAS(M4L32, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[9] is output_layer:u1|mac_pe:u1a|res[9]
--register power-up is low

M4_res[9] = DFFEAS(M4L26, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[8] is output_layer:u1|mac_pe:u1a|res[8]
--register power-up is low

M4_res[8] = DFFEAS(M4L23, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[10] is output_layer:u1|mac_pe:u1a|res[10]
--register power-up is low

M4_res[10] = DFFEAS(M4L29, clock,  ,  ,  ,  ,  ,  ,  );


--E7_Q[0] is LSTM_cell2:u0|nReg:r6|Q[0]
--register power-up is low

E7_Q[0] = DFFEAS(F1L66, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[0] is LSTM_cell2:u0|nReg:r4|Q[0]
--register power-up is low

E5_Q[0] = DFFEAS(E5L19, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[1] is LSTM_cell2:u0|nReg:r6|Q[1]
--register power-up is low

E7_Q[1] = DFFEAS(F1L69, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[1] is LSTM_cell2:u0|nReg:r4|Q[1]
--register power-up is low

E5_Q[1] = DFFEAS(E5L20, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[2] is LSTM_cell2:u0|nReg:r6|Q[2]
--register power-up is low

E7_Q[2] = DFFEAS(F1L72, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[2] is LSTM_cell2:u0|nReg:r4|Q[2]
--register power-up is low

E5_Q[2] = DFFEAS(E5L21, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[3] is LSTM_cell2:u0|nReg:r6|Q[3]
--register power-up is low

E7_Q[3] = DFFEAS(F1L75, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[3] is LSTM_cell2:u0|nReg:r4|Q[3]
--register power-up is low

E5_Q[3] = DFFEAS(E5L22, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[4] is LSTM_cell2:u0|nReg:r6|Q[4]
--register power-up is low

E7_Q[4] = DFFEAS(F1L78, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[4] is LSTM_cell2:u0|nReg:r4|Q[4]
--register power-up is low

E5_Q[4] = DFFEAS(E5L23, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[5] is LSTM_cell2:u0|nReg:r6|Q[5]
--register power-up is low

E7_Q[5] = DFFEAS(F1L81, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[5] is LSTM_cell2:u0|nReg:r4|Q[5]
--register power-up is low

E5_Q[5] = DFFEAS(E5L24, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[6] is LSTM_cell2:u0|nReg:r6|Q[6]
--register power-up is low

E7_Q[6] = DFFEAS(F1L84, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[6] is LSTM_cell2:u0|nReg:r4|Q[6]
--register power-up is low

E5_Q[6] = DFFEAS(E5L25, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[7] is LSTM_cell2:u0|nReg:r6|Q[7]
--register power-up is low

E7_Q[7] = DFFEAS(F1L87, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[7] is LSTM_cell2:u0|nReg:r4|Q[7]
--register power-up is low

E5_Q[7] = DFFEAS(E5L26, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[8] is LSTM_cell2:u0|nReg:r6|Q[8]
--register power-up is low

E7_Q[8] = DFFEAS(F1L90, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[8] is LSTM_cell2:u0|nReg:r4|Q[8]
--register power-up is low

E5_Q[8] = DFFEAS(E5L27, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[9] is LSTM_cell2:u0|nReg:r6|Q[9]
--register power-up is low

E7_Q[9] = DFFEAS(F1L93, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[9] is LSTM_cell2:u0|nReg:r4|Q[9]
--register power-up is low

E5_Q[9] = DFFEAS(E5L28, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[10] is LSTM_cell2:u0|nReg:r6|Q[10]
--register power-up is low

E7_Q[10] = DFFEAS(F1L96, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[10] is LSTM_cell2:u0|nReg:r4|Q[10]
--register power-up is low

E5_Q[10] = DFFEAS(E5L29, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[11] is LSTM_cell2:u0|nReg:r6|Q[11]
--register power-up is low

E7_Q[11] = DFFEAS(F1L99, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[11] is LSTM_cell2:u0|nReg:r4|Q[11]
--register power-up is low

E5_Q[11] = DFFEAS(E5L30, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[12] is LSTM_cell2:u0|nReg:r6|Q[12]
--register power-up is low

E7_Q[12] = DFFEAS(F1L103, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[12] is LSTM_cell2:u0|nReg:r4|Q[12]
--register power-up is low

E5_Q[12] = DFFEAS(E5L31, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[13] is LSTM_cell2:u0|nReg:r6|Q[13]
--register power-up is low

E7_Q[13] = DFFEAS(F1L110, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[13] is LSTM_cell2:u0|nReg:r4|Q[13]
--register power-up is low

E5_Q[13] = DFFEAS(E5L32, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[14] is LSTM_cell2:u0|nReg:r6|Q[14]
--register power-up is low

E7_Q[14] = DFFEAS(F1L111, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[14] is LSTM_cell2:u0|nReg:r4|Q[14]
--register power-up is low

E5_Q[14] = DFFEAS(E5L33, clock, !reset,  , E5L17,  ,  , cycle,  );


--E7_Q[15] is LSTM_cell2:u0|nReg:r6|Q[15]
--register power-up is low

E7_Q[15] = DFFEAS(F1L112, clock, !reset,  , E7L17,  ,  , cycle,  );


--E5_Q[15] is LSTM_cell2:u0|nReg:r4|Q[15]
--register power-up is low

E5_Q[15] = DFFEAS(E5L34, clock, !reset,  , E5L17,  ,  , cycle,  );


--R1_q_a[0] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[0]_PORT_A_data_in = A1L237;
R1_q_a[0]_PORT_A_data_in_reg = DFFE(R1_q_a[0]_PORT_A_data_in, R1_q_a[0]_clock_0, , , );
R1_q_a[0]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[0]_PORT_A_address_reg = DFFE(R1_q_a[0]_PORT_A_address, R1_q_a[0]_clock_0, , , );
R1_q_a[0]_PORT_A_write_enable = GND;
R1_q_a[0]_PORT_A_write_enable_reg = DFFE(R1_q_a[0]_PORT_A_write_enable, R1_q_a[0]_clock_0, , , );
R1_q_a[0]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[0]_PORT_A_read_enable_reg = DFFE(R1_q_a[0]_PORT_A_read_enable, R1_q_a[0]_clock_0, , , );
R1_q_a[0]_clock_0 = clock;
R1_q_a[0]_PORT_A_data_out = MEMORY(R1_q_a[0]_PORT_A_data_in_reg, , R1_q_a[0]_PORT_A_address_reg, , R1_q_a[0]_PORT_A_write_enable_reg, R1_q_a[0]_PORT_A_read_enable_reg, , , , , R1_q_a[0]_clock_0, , , , , , , );
R1_q_a[0]_PORT_A_data_out_reg = DFFE(R1_q_a[0]_PORT_A_data_out, R1_q_a[0]_clock_0, , , );
R1_q_a[0] = R1_q_a[0]_PORT_A_data_out_reg[0];


--E6_Q[0] is LSTM_cell2:u0|nReg:r5|Q[0]
--register power-up is low

E6_Q[0] = DFFEAS(R1_q_a[0], clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[1] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[1]_PORT_A_data_in = A1L237;
R1_q_a[1]_PORT_A_data_in_reg = DFFE(R1_q_a[1]_PORT_A_data_in, R1_q_a[1]_clock_0, , , );
R1_q_a[1]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[1]_PORT_A_address_reg = DFFE(R1_q_a[1]_PORT_A_address, R1_q_a[1]_clock_0, , , );
R1_q_a[1]_PORT_A_write_enable = GND;
R1_q_a[1]_PORT_A_write_enable_reg = DFFE(R1_q_a[1]_PORT_A_write_enable, R1_q_a[1]_clock_0, , , );
R1_q_a[1]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[1]_PORT_A_read_enable_reg = DFFE(R1_q_a[1]_PORT_A_read_enable, R1_q_a[1]_clock_0, , , );
R1_q_a[1]_clock_0 = clock;
R1_q_a[1]_PORT_A_data_out = MEMORY(R1_q_a[1]_PORT_A_data_in_reg, , R1_q_a[1]_PORT_A_address_reg, , R1_q_a[1]_PORT_A_write_enable_reg, R1_q_a[1]_PORT_A_read_enable_reg, , , , , R1_q_a[1]_clock_0, , , , , , , );
R1_q_a[1]_PORT_A_data_out_reg = DFFE(R1_q_a[1]_PORT_A_data_out, R1_q_a[1]_clock_0, , , );
R1_q_a[1] = R1_q_a[1]_PORT_A_data_out_reg[0];


--F1L63 is LSTM_cell2:u0|Add4~1
F1L63 = CARRY(!R1_q_a[0]);


--F1L64 is LSTM_cell2:u0|Add4~2
F1L64 = (R1_q_a[1] & (!F1L63)) # (!R1_q_a[1] & (F1L63 & VCC));

--F1L65 is LSTM_cell2:u0|Add4~3
F1L65 = CARRY((R1_q_a[1] & !F1L63));


--E6_Q[1] is LSTM_cell2:u0|nReg:r5|Q[1]
--register power-up is low

E6_Q[1] = DFFEAS(F1L66, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[2] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[2]_PORT_A_data_in = A1L237;
R1_q_a[2]_PORT_A_data_in_reg = DFFE(R1_q_a[2]_PORT_A_data_in, R1_q_a[2]_clock_0, , , );
R1_q_a[2]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[2]_PORT_A_address_reg = DFFE(R1_q_a[2]_PORT_A_address, R1_q_a[2]_clock_0, , , );
R1_q_a[2]_PORT_A_write_enable = GND;
R1_q_a[2]_PORT_A_write_enable_reg = DFFE(R1_q_a[2]_PORT_A_write_enable, R1_q_a[2]_clock_0, , , );
R1_q_a[2]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[2]_PORT_A_read_enable_reg = DFFE(R1_q_a[2]_PORT_A_read_enable, R1_q_a[2]_clock_0, , , );
R1_q_a[2]_clock_0 = clock;
R1_q_a[2]_PORT_A_data_out = MEMORY(R1_q_a[2]_PORT_A_data_in_reg, , R1_q_a[2]_PORT_A_address_reg, , R1_q_a[2]_PORT_A_write_enable_reg, R1_q_a[2]_PORT_A_read_enable_reg, , , , , R1_q_a[2]_clock_0, , , , , , , );
R1_q_a[2]_PORT_A_data_out_reg = DFFE(R1_q_a[2]_PORT_A_data_out, R1_q_a[2]_clock_0, , , );
R1_q_a[2] = R1_q_a[2]_PORT_A_data_out_reg[0];


--F1L67 is LSTM_cell2:u0|Add4~5
F1L67 = (R1_q_a[2] & (F1L65 $ (GND))) # (!R1_q_a[2] & ((GND) # (!F1L65)));

--F1L68 is LSTM_cell2:u0|Add4~6
F1L68 = CARRY((!F1L65) # (!R1_q_a[2]));


--E6_Q[2] is LSTM_cell2:u0|nReg:r5|Q[2]
--register power-up is low

E6_Q[2] = DFFEAS(F1L69, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[3] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[3]_PORT_A_data_in = A1L237;
R1_q_a[3]_PORT_A_data_in_reg = DFFE(R1_q_a[3]_PORT_A_data_in, R1_q_a[3]_clock_0, , , );
R1_q_a[3]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[3]_PORT_A_address_reg = DFFE(R1_q_a[3]_PORT_A_address, R1_q_a[3]_clock_0, , , );
R1_q_a[3]_PORT_A_write_enable = GND;
R1_q_a[3]_PORT_A_write_enable_reg = DFFE(R1_q_a[3]_PORT_A_write_enable, R1_q_a[3]_clock_0, , , );
R1_q_a[3]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[3]_PORT_A_read_enable_reg = DFFE(R1_q_a[3]_PORT_A_read_enable, R1_q_a[3]_clock_0, , , );
R1_q_a[3]_clock_0 = clock;
R1_q_a[3]_PORT_A_data_out = MEMORY(R1_q_a[3]_PORT_A_data_in_reg, , R1_q_a[3]_PORT_A_address_reg, , R1_q_a[3]_PORT_A_write_enable_reg, R1_q_a[3]_PORT_A_read_enable_reg, , , , , R1_q_a[3]_clock_0, , , , , , , );
R1_q_a[3]_PORT_A_data_out_reg = DFFE(R1_q_a[3]_PORT_A_data_out, R1_q_a[3]_clock_0, , , );
R1_q_a[3] = R1_q_a[3]_PORT_A_data_out_reg[0];


--F1L70 is LSTM_cell2:u0|Add4~8
F1L70 = (R1_q_a[3] & (!F1L68)) # (!R1_q_a[3] & (F1L68 & VCC));

--F1L71 is LSTM_cell2:u0|Add4~9
F1L71 = CARRY((R1_q_a[3] & !F1L68));


--E6_Q[3] is LSTM_cell2:u0|nReg:r5|Q[3]
--register power-up is low

E6_Q[3] = DFFEAS(F1L72, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[4] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[4]_PORT_A_data_in = A1L237;
R1_q_a[4]_PORT_A_data_in_reg = DFFE(R1_q_a[4]_PORT_A_data_in, R1_q_a[4]_clock_0, , , );
R1_q_a[4]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[4]_PORT_A_address_reg = DFFE(R1_q_a[4]_PORT_A_address, R1_q_a[4]_clock_0, , , );
R1_q_a[4]_PORT_A_write_enable = GND;
R1_q_a[4]_PORT_A_write_enable_reg = DFFE(R1_q_a[4]_PORT_A_write_enable, R1_q_a[4]_clock_0, , , );
R1_q_a[4]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[4]_PORT_A_read_enable_reg = DFFE(R1_q_a[4]_PORT_A_read_enable, R1_q_a[4]_clock_0, , , );
R1_q_a[4]_clock_0 = clock;
R1_q_a[4]_PORT_A_data_out = MEMORY(R1_q_a[4]_PORT_A_data_in_reg, , R1_q_a[4]_PORT_A_address_reg, , R1_q_a[4]_PORT_A_write_enable_reg, R1_q_a[4]_PORT_A_read_enable_reg, , , , , R1_q_a[4]_clock_0, , , , , , , );
R1_q_a[4]_PORT_A_data_out_reg = DFFE(R1_q_a[4]_PORT_A_data_out, R1_q_a[4]_clock_0, , , );
R1_q_a[4] = R1_q_a[4]_PORT_A_data_out_reg[0];


--F1L73 is LSTM_cell2:u0|Add4~11
F1L73 = (R1_q_a[4] & (F1L71 $ (GND))) # (!R1_q_a[4] & ((GND) # (!F1L71)));

--F1L74 is LSTM_cell2:u0|Add4~12
F1L74 = CARRY((!F1L71) # (!R1_q_a[4]));


--E6_Q[4] is LSTM_cell2:u0|nReg:r5|Q[4]
--register power-up is low

E6_Q[4] = DFFEAS(F1L75, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[5] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[5]_PORT_A_data_in = A1L237;
R1_q_a[5]_PORT_A_data_in_reg = DFFE(R1_q_a[5]_PORT_A_data_in, R1_q_a[5]_clock_0, , , );
R1_q_a[5]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[5]_PORT_A_address_reg = DFFE(R1_q_a[5]_PORT_A_address, R1_q_a[5]_clock_0, , , );
R1_q_a[5]_PORT_A_write_enable = GND;
R1_q_a[5]_PORT_A_write_enable_reg = DFFE(R1_q_a[5]_PORT_A_write_enable, R1_q_a[5]_clock_0, , , );
R1_q_a[5]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[5]_PORT_A_read_enable_reg = DFFE(R1_q_a[5]_PORT_A_read_enable, R1_q_a[5]_clock_0, , , );
R1_q_a[5]_clock_0 = clock;
R1_q_a[5]_PORT_A_data_out = MEMORY(R1_q_a[5]_PORT_A_data_in_reg, , R1_q_a[5]_PORT_A_address_reg, , R1_q_a[5]_PORT_A_write_enable_reg, R1_q_a[5]_PORT_A_read_enable_reg, , , , , R1_q_a[5]_clock_0, , , , , , , );
R1_q_a[5]_PORT_A_data_out_reg = DFFE(R1_q_a[5]_PORT_A_data_out, R1_q_a[5]_clock_0, , , );
R1_q_a[5] = R1_q_a[5]_PORT_A_data_out_reg[0];


--F1L76 is LSTM_cell2:u0|Add4~14
F1L76 = (R1_q_a[5] & (!F1L74)) # (!R1_q_a[5] & (F1L74 & VCC));

--F1L77 is LSTM_cell2:u0|Add4~15
F1L77 = CARRY((R1_q_a[5] & !F1L74));


--E6_Q[5] is LSTM_cell2:u0|nReg:r5|Q[5]
--register power-up is low

E6_Q[5] = DFFEAS(F1L78, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[6] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[6]_PORT_A_data_in = A1L237;
R1_q_a[6]_PORT_A_data_in_reg = DFFE(R1_q_a[6]_PORT_A_data_in, R1_q_a[6]_clock_0, , , );
R1_q_a[6]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[6]_PORT_A_address_reg = DFFE(R1_q_a[6]_PORT_A_address, R1_q_a[6]_clock_0, , , );
R1_q_a[6]_PORT_A_write_enable = GND;
R1_q_a[6]_PORT_A_write_enable_reg = DFFE(R1_q_a[6]_PORT_A_write_enable, R1_q_a[6]_clock_0, , , );
R1_q_a[6]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[6]_PORT_A_read_enable_reg = DFFE(R1_q_a[6]_PORT_A_read_enable, R1_q_a[6]_clock_0, , , );
R1_q_a[6]_clock_0 = clock;
R1_q_a[6]_PORT_A_data_out = MEMORY(R1_q_a[6]_PORT_A_data_in_reg, , R1_q_a[6]_PORT_A_address_reg, , R1_q_a[6]_PORT_A_write_enable_reg, R1_q_a[6]_PORT_A_read_enable_reg, , , , , R1_q_a[6]_clock_0, , , , , , , );
R1_q_a[6]_PORT_A_data_out_reg = DFFE(R1_q_a[6]_PORT_A_data_out, R1_q_a[6]_clock_0, , , );
R1_q_a[6] = R1_q_a[6]_PORT_A_data_out_reg[0];


--F1L79 is LSTM_cell2:u0|Add4~17
F1L79 = (R1_q_a[6] & (F1L77 $ (GND))) # (!R1_q_a[6] & ((GND) # (!F1L77)));

--F1L80 is LSTM_cell2:u0|Add4~18
F1L80 = CARRY((!F1L77) # (!R1_q_a[6]));


--E6_Q[6] is LSTM_cell2:u0|nReg:r5|Q[6]
--register power-up is low

E6_Q[6] = DFFEAS(F1L81, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[7] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[7]_PORT_A_data_in = A1L237;
R1_q_a[7]_PORT_A_data_in_reg = DFFE(R1_q_a[7]_PORT_A_data_in, R1_q_a[7]_clock_0, , , );
R1_q_a[7]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[7]_PORT_A_address_reg = DFFE(R1_q_a[7]_PORT_A_address, R1_q_a[7]_clock_0, , , );
R1_q_a[7]_PORT_A_write_enable = GND;
R1_q_a[7]_PORT_A_write_enable_reg = DFFE(R1_q_a[7]_PORT_A_write_enable, R1_q_a[7]_clock_0, , , );
R1_q_a[7]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[7]_PORT_A_read_enable_reg = DFFE(R1_q_a[7]_PORT_A_read_enable, R1_q_a[7]_clock_0, , , );
R1_q_a[7]_clock_0 = clock;
R1_q_a[7]_PORT_A_data_out = MEMORY(R1_q_a[7]_PORT_A_data_in_reg, , R1_q_a[7]_PORT_A_address_reg, , R1_q_a[7]_PORT_A_write_enable_reg, R1_q_a[7]_PORT_A_read_enable_reg, , , , , R1_q_a[7]_clock_0, , , , , , , );
R1_q_a[7]_PORT_A_data_out_reg = DFFE(R1_q_a[7]_PORT_A_data_out, R1_q_a[7]_clock_0, , , );
R1_q_a[7] = R1_q_a[7]_PORT_A_data_out_reg[0];


--F1L82 is LSTM_cell2:u0|Add4~20
F1L82 = (R1_q_a[7] & (!F1L80)) # (!R1_q_a[7] & (F1L80 & VCC));

--F1L83 is LSTM_cell2:u0|Add4~21
F1L83 = CARRY((R1_q_a[7] & !F1L80));


--E6_Q[7] is LSTM_cell2:u0|nReg:r5|Q[7]
--register power-up is low

E6_Q[7] = DFFEAS(F1L84, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[8] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[8]_PORT_A_data_in = A1L237;
R1_q_a[8]_PORT_A_data_in_reg = DFFE(R1_q_a[8]_PORT_A_data_in, R1_q_a[8]_clock_0, , , );
R1_q_a[8]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[8]_PORT_A_address_reg = DFFE(R1_q_a[8]_PORT_A_address, R1_q_a[8]_clock_0, , , );
R1_q_a[8]_PORT_A_write_enable = GND;
R1_q_a[8]_PORT_A_write_enable_reg = DFFE(R1_q_a[8]_PORT_A_write_enable, R1_q_a[8]_clock_0, , , );
R1_q_a[8]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[8]_PORT_A_read_enable_reg = DFFE(R1_q_a[8]_PORT_A_read_enable, R1_q_a[8]_clock_0, , , );
R1_q_a[8]_clock_0 = clock;
R1_q_a[8]_PORT_A_data_out = MEMORY(R1_q_a[8]_PORT_A_data_in_reg, , R1_q_a[8]_PORT_A_address_reg, , R1_q_a[8]_PORT_A_write_enable_reg, R1_q_a[8]_PORT_A_read_enable_reg, , , , , R1_q_a[8]_clock_0, , , , , , , );
R1_q_a[8]_PORT_A_data_out_reg = DFFE(R1_q_a[8]_PORT_A_data_out, R1_q_a[8]_clock_0, , , );
R1_q_a[8] = R1_q_a[8]_PORT_A_data_out_reg[0];


--F1L85 is LSTM_cell2:u0|Add4~23
F1L85 = (R1_q_a[8] & (F1L83 $ (GND))) # (!R1_q_a[8] & ((GND) # (!F1L83)));

--F1L86 is LSTM_cell2:u0|Add4~24
F1L86 = CARRY((!F1L83) # (!R1_q_a[8]));


--E6_Q[8] is LSTM_cell2:u0|nReg:r5|Q[8]
--register power-up is low

E6_Q[8] = DFFEAS(F1L87, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[9] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[9]_PORT_A_data_in = A1L237;
R1_q_a[9]_PORT_A_data_in_reg = DFFE(R1_q_a[9]_PORT_A_data_in, R1_q_a[9]_clock_0, , , );
R1_q_a[9]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[9]_PORT_A_address_reg = DFFE(R1_q_a[9]_PORT_A_address, R1_q_a[9]_clock_0, , , );
R1_q_a[9]_PORT_A_write_enable = GND;
R1_q_a[9]_PORT_A_write_enable_reg = DFFE(R1_q_a[9]_PORT_A_write_enable, R1_q_a[9]_clock_0, , , );
R1_q_a[9]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[9]_PORT_A_read_enable_reg = DFFE(R1_q_a[9]_PORT_A_read_enable, R1_q_a[9]_clock_0, , , );
R1_q_a[9]_clock_0 = clock;
R1_q_a[9]_PORT_A_data_out = MEMORY(R1_q_a[9]_PORT_A_data_in_reg, , R1_q_a[9]_PORT_A_address_reg, , R1_q_a[9]_PORT_A_write_enable_reg, R1_q_a[9]_PORT_A_read_enable_reg, , , , , R1_q_a[9]_clock_0, , , , , , , );
R1_q_a[9]_PORT_A_data_out_reg = DFFE(R1_q_a[9]_PORT_A_data_out, R1_q_a[9]_clock_0, , , );
R1_q_a[9] = R1_q_a[9]_PORT_A_data_out_reg[0];


--F1L88 is LSTM_cell2:u0|Add4~26
F1L88 = (R1_q_a[9] & (!F1L86)) # (!R1_q_a[9] & (F1L86 & VCC));

--F1L89 is LSTM_cell2:u0|Add4~27
F1L89 = CARRY((R1_q_a[9] & !F1L86));


--E6_Q[9] is LSTM_cell2:u0|nReg:r5|Q[9]
--register power-up is low

E6_Q[9] = DFFEAS(F1L90, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[10] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[10]_PORT_A_data_in = A1L237;
R1_q_a[10]_PORT_A_data_in_reg = DFFE(R1_q_a[10]_PORT_A_data_in, R1_q_a[10]_clock_0, , , );
R1_q_a[10]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[10]_PORT_A_address_reg = DFFE(R1_q_a[10]_PORT_A_address, R1_q_a[10]_clock_0, , , );
R1_q_a[10]_PORT_A_write_enable = GND;
R1_q_a[10]_PORT_A_write_enable_reg = DFFE(R1_q_a[10]_PORT_A_write_enable, R1_q_a[10]_clock_0, , , );
R1_q_a[10]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[10]_PORT_A_read_enable_reg = DFFE(R1_q_a[10]_PORT_A_read_enable, R1_q_a[10]_clock_0, , , );
R1_q_a[10]_clock_0 = clock;
R1_q_a[10]_PORT_A_data_out = MEMORY(R1_q_a[10]_PORT_A_data_in_reg, , R1_q_a[10]_PORT_A_address_reg, , R1_q_a[10]_PORT_A_write_enable_reg, R1_q_a[10]_PORT_A_read_enable_reg, , , , , R1_q_a[10]_clock_0, , , , , , , );
R1_q_a[10]_PORT_A_data_out_reg = DFFE(R1_q_a[10]_PORT_A_data_out, R1_q_a[10]_clock_0, , , );
R1_q_a[10] = R1_q_a[10]_PORT_A_data_out_reg[0];


--F1L91 is LSTM_cell2:u0|Add4~29
F1L91 = (R1_q_a[10] & (F1L89 $ (GND))) # (!R1_q_a[10] & ((GND) # (!F1L89)));

--F1L92 is LSTM_cell2:u0|Add4~30
F1L92 = CARRY((!F1L89) # (!R1_q_a[10]));


--E6_Q[10] is LSTM_cell2:u0|nReg:r5|Q[10]
--register power-up is low

E6_Q[10] = DFFEAS(F1L93, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[11] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[11]_PORT_A_data_in = A1L237;
R1_q_a[11]_PORT_A_data_in_reg = DFFE(R1_q_a[11]_PORT_A_data_in, R1_q_a[11]_clock_0, , , );
R1_q_a[11]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[11]_PORT_A_address_reg = DFFE(R1_q_a[11]_PORT_A_address, R1_q_a[11]_clock_0, , , );
R1_q_a[11]_PORT_A_write_enable = GND;
R1_q_a[11]_PORT_A_write_enable_reg = DFFE(R1_q_a[11]_PORT_A_write_enable, R1_q_a[11]_clock_0, , , );
R1_q_a[11]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[11]_PORT_A_read_enable_reg = DFFE(R1_q_a[11]_PORT_A_read_enable, R1_q_a[11]_clock_0, , , );
R1_q_a[11]_clock_0 = clock;
R1_q_a[11]_PORT_A_data_out = MEMORY(R1_q_a[11]_PORT_A_data_in_reg, , R1_q_a[11]_PORT_A_address_reg, , R1_q_a[11]_PORT_A_write_enable_reg, R1_q_a[11]_PORT_A_read_enable_reg, , , , , R1_q_a[11]_clock_0, , , , , , , );
R1_q_a[11]_PORT_A_data_out_reg = DFFE(R1_q_a[11]_PORT_A_data_out, R1_q_a[11]_clock_0, , , );
R1_q_a[11] = R1_q_a[11]_PORT_A_data_out_reg[0];


--F1L94 is LSTM_cell2:u0|Add4~32
F1L94 = (R1_q_a[11] & (!F1L92)) # (!R1_q_a[11] & (F1L92 & VCC));

--F1L95 is LSTM_cell2:u0|Add4~33
F1L95 = CARRY((R1_q_a[11] & !F1L92));


--E6_Q[11] is LSTM_cell2:u0|nReg:r5|Q[11]
--register power-up is low

E6_Q[11] = DFFEAS(F1L96, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[12] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[12]_PORT_A_data_in = A1L237;
R1_q_a[12]_PORT_A_data_in_reg = DFFE(R1_q_a[12]_PORT_A_data_in, R1_q_a[12]_clock_0, , , );
R1_q_a[12]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[12]_PORT_A_address_reg = DFFE(R1_q_a[12]_PORT_A_address, R1_q_a[12]_clock_0, , , );
R1_q_a[12]_PORT_A_write_enable = GND;
R1_q_a[12]_PORT_A_write_enable_reg = DFFE(R1_q_a[12]_PORT_A_write_enable, R1_q_a[12]_clock_0, , , );
R1_q_a[12]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[12]_PORT_A_read_enable_reg = DFFE(R1_q_a[12]_PORT_A_read_enable, R1_q_a[12]_clock_0, , , );
R1_q_a[12]_clock_0 = clock;
R1_q_a[12]_PORT_A_data_out = MEMORY(R1_q_a[12]_PORT_A_data_in_reg, , R1_q_a[12]_PORT_A_address_reg, , R1_q_a[12]_PORT_A_write_enable_reg, R1_q_a[12]_PORT_A_read_enable_reg, , , , , R1_q_a[12]_clock_0, , , , , , , );
R1_q_a[12]_PORT_A_data_out_reg = DFFE(R1_q_a[12]_PORT_A_data_out, R1_q_a[12]_clock_0, , , );
R1_q_a[12] = R1_q_a[12]_PORT_A_data_out_reg[0];


--F1L97 is LSTM_cell2:u0|Add4~35
F1L97 = (R1_q_a[12] & (F1L95 $ (GND))) # (!R1_q_a[12] & ((GND) # (!F1L95)));

--F1L98 is LSTM_cell2:u0|Add4~36
F1L98 = CARRY((!F1L95) # (!R1_q_a[12]));


--E6_Q[12] is LSTM_cell2:u0|nReg:r5|Q[12]
--register power-up is low

E6_Q[12] = DFFEAS(F1L99, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[13] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[13]_PORT_A_data_in = A1L237;
R1_q_a[13]_PORT_A_data_in_reg = DFFE(R1_q_a[13]_PORT_A_data_in, R1_q_a[13]_clock_0, , , );
R1_q_a[13]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[13]_PORT_A_address_reg = DFFE(R1_q_a[13]_PORT_A_address, R1_q_a[13]_clock_0, , , );
R1_q_a[13]_PORT_A_write_enable = GND;
R1_q_a[13]_PORT_A_write_enable_reg = DFFE(R1_q_a[13]_PORT_A_write_enable, R1_q_a[13]_clock_0, , , );
R1_q_a[13]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[13]_PORT_A_read_enable_reg = DFFE(R1_q_a[13]_PORT_A_read_enable, R1_q_a[13]_clock_0, , , );
R1_q_a[13]_clock_0 = clock;
R1_q_a[13]_PORT_A_data_out = MEMORY(R1_q_a[13]_PORT_A_data_in_reg, , R1_q_a[13]_PORT_A_address_reg, , R1_q_a[13]_PORT_A_write_enable_reg, R1_q_a[13]_PORT_A_read_enable_reg, , , , , R1_q_a[13]_clock_0, , , , , , , );
R1_q_a[13]_PORT_A_data_out_reg = DFFE(R1_q_a[13]_PORT_A_data_out, R1_q_a[13]_clock_0, , , );
R1_q_a[13] = R1_q_a[13]_PORT_A_data_out_reg[0];


--F1L100 is LSTM_cell2:u0|Add4~38
F1L100 = (R1_q_a[13] & (!F1L98)) # (!R1_q_a[13] & (F1L98 & VCC));

--F1L101 is LSTM_cell2:u0|Add4~39
F1L101 = CARRY((R1_q_a[13] & !F1L98));


--E6_Q[13] is LSTM_cell2:u0|nReg:r5|Q[13]
--register power-up is low

E6_Q[13] = DFFEAS(F1L102, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[14] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[14]_PORT_A_data_in = A1L237;
R1_q_a[14]_PORT_A_data_in_reg = DFFE(R1_q_a[14]_PORT_A_data_in, R1_q_a[14]_clock_0, , , );
R1_q_a[14]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[14]_PORT_A_address_reg = DFFE(R1_q_a[14]_PORT_A_address, R1_q_a[14]_clock_0, , , );
R1_q_a[14]_PORT_A_write_enable = GND;
R1_q_a[14]_PORT_A_write_enable_reg = DFFE(R1_q_a[14]_PORT_A_write_enable, R1_q_a[14]_clock_0, , , );
R1_q_a[14]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[14]_PORT_A_read_enable_reg = DFFE(R1_q_a[14]_PORT_A_read_enable, R1_q_a[14]_clock_0, , , );
R1_q_a[14]_clock_0 = clock;
R1_q_a[14]_PORT_A_data_out = MEMORY(R1_q_a[14]_PORT_A_data_in_reg, , R1_q_a[14]_PORT_A_address_reg, , R1_q_a[14]_PORT_A_write_enable_reg, R1_q_a[14]_PORT_A_read_enable_reg, , , , , R1_q_a[14]_clock_0, , , , , , , );
R1_q_a[14]_PORT_A_data_out_reg = DFFE(R1_q_a[14]_PORT_A_data_out, R1_q_a[14]_clock_0, , , );
R1_q_a[14] = R1_q_a[14]_PORT_A_data_out_reg[0];


--F1L104 is LSTM_cell2:u0|Add4~41
F1L104 = (R1_q_a[14] & (F1L101 $ (GND))) # (!R1_q_a[14] & ((GND) # (!F1L101)));

--F1L105 is LSTM_cell2:u0|Add4~42
F1L105 = CARRY((!F1L101) # (!R1_q_a[14]));


--E6_Q[14] is LSTM_cell2:u0|nReg:r5|Q[14]
--register power-up is low

E6_Q[14] = DFFEAS(F1L106, clock, !reset,  , E6L18,  ,  , cycle,  );


--R1_q_a[15] is LSTM_cell2:u0|lut:m0|altsyncram:altsyncram_component|altsyncram_los3:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
R1_q_a[15]_PORT_A_data_in = A1L237;
R1_q_a[15]_PORT_A_data_in_reg = DFFE(R1_q_a[15]_PORT_A_data_in, R1_q_a[15]_clock_0, , , );
R1_q_a[15]_PORT_A_address = BUS(F1L37, F1L40, F1L43, F1L46, F1L49, F1L52, F1L55, F1L58, F1L61);
R1_q_a[15]_PORT_A_address_reg = DFFE(R1_q_a[15]_PORT_A_address, R1_q_a[15]_clock_0, , , );
R1_q_a[15]_PORT_A_write_enable = GND;
R1_q_a[15]_PORT_A_write_enable_reg = DFFE(R1_q_a[15]_PORT_A_write_enable, R1_q_a[15]_clock_0, , , );
R1_q_a[15]_PORT_A_read_enable = F1_lut_rd;
R1_q_a[15]_PORT_A_read_enable_reg = DFFE(R1_q_a[15]_PORT_A_read_enable, R1_q_a[15]_clock_0, , , );
R1_q_a[15]_clock_0 = clock;
R1_q_a[15]_PORT_A_data_out = MEMORY(R1_q_a[15]_PORT_A_data_in_reg, , R1_q_a[15]_PORT_A_address_reg, , R1_q_a[15]_PORT_A_write_enable_reg, R1_q_a[15]_PORT_A_read_enable_reg, , , , , R1_q_a[15]_clock_0, , , , , , , );
R1_q_a[15]_PORT_A_data_out_reg = DFFE(R1_q_a[15]_PORT_A_data_out, R1_q_a[15]_clock_0, , , );
R1_q_a[15] = R1_q_a[15]_PORT_A_data_out_reg[0];


--F1L107 is LSTM_cell2:u0|Add4~44
F1L107 = R1_q_a[15] $ (F1L105);


--E6_Q[15] is LSTM_cell2:u0|nReg:r5|Q[15]
--register power-up is low

E6_Q[15] = DFFEAS(F1L109, clock, !reset,  , E6L18,  ,  , cycle,  );


--M4_res[13] is output_layer:u1|mac_pe:u1a|res[13]
--register power-up is low

M4_res[13] = DFFEAS(M4L38, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[14] is output_layer:u1|mac_pe:u1a|res[14]
--register power-up is low

M4_res[14] = DFFEAS(M4L41, clock,  ,  ,  ,  ,  ,  ,  );


--Y4L2 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~1
Y4L2 = CARRY((E10_Q[4] & V8L2));


--Y4L4 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~3
Y4L4 = CARRY((V3L16 & (!V8_romout[0][9] & !Y4L2)) # (!V3L16 & ((!Y4L2) # (!V8_romout[0][9]))));


--Y4L6 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~5
Y4L6 = CARRY((V8_romout[1][6] & ((V8L4) # (!Y4L4))) # (!V8_romout[1][6] & (V8L4 & !Y4L4)));


--Y4L8 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~7
Y4L8 = CARRY((V8_romout[1][7] & (!V8_romout[0][11] & !Y4L6)) # (!V8_romout[1][7] & ((!Y4L6) # (!V8_romout[0][11]))));


--Y4L9 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~8
Y4L9 = ((V8_romout[1][8] $ (V3L10 $ (Y4L8)))) # (GND);

--Y4L10 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~9
Y4L10 = CARRY((V8_romout[1][8] & ((!Y4L8) # (!V3L10))) # (!V8_romout[1][8] & (!V3L10 & !Y4L8)));


--Y4L11 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~10
Y4L11 = (V8_romout[1][9] & ((V5L10 & (Y4L10 & VCC)) # (!V5L10 & (!Y4L10)))) # (!V8_romout[1][9] & ((V5L10 & (!Y4L10)) # (!V5L10 & ((Y4L10) # (GND)))));

--Y4L12 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~11
Y4L12 = CARRY((V8_romout[1][9] & (!V5L10 & !Y4L10)) # (!V8_romout[1][9] & ((!Y4L10) # (!V5L10))));


--Y4L13 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~12
Y4L13 = ((V8_romout[1][10] $ (V3L11 $ (!Y4L12)))) # (GND);

--Y4L14 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~13
Y4L14 = CARRY((V8_romout[1][10] & ((V3L11) # (!Y4L12))) # (!V8_romout[1][10] & (V3L11 & !Y4L12)));


--Y4L15 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~14
Y4L15 = (V8_romout[1][11] & ((V3L12 & (Y4L14 & VCC)) # (!V3L12 & (!Y4L14)))) # (!V8_romout[1][11] & ((V3L12 & (!Y4L14)) # (!V3L12 & ((Y4L14) # (GND)))));

--Y4L16 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~15
Y4L16 = CARRY((V8_romout[1][11] & (!V3L12 & !Y4L14)) # (!V8_romout[1][11] & ((!Y4L14) # (!V3L12))));


--Y4L17 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~16
Y4L17 = ((V3L28 $ (V3_romout[0][16] $ (Y4L16)))) # (GND);

--Y4L18 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~17
Y4L18 = CARRY((V3L28 & (V3_romout[0][16] & !Y4L16)) # (!V3L28 & ((V3_romout[0][16]) # (!Y4L16))));


--Y4L19 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~18
Y4L19 = (V5L20 & ((V3L14 & (Y4L18 & VCC)) # (!V3L14 & (!Y4L18)))) # (!V5L20 & ((V3L14 & (!Y4L18)) # (!V3L14 & ((Y4L18) # (GND)))));

--Y4L20 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~19
Y4L20 = CARRY((V5L20 & (!V3L14 & !Y4L18)) # (!V5L20 & ((!Y4L18) # (!V3L14))));


--Y4L21 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~20
Y4L21 = (V3L29 & (Y4L20 $ (GND))) # (!V3L29 & (!Y4L20 & VCC));

--Y4L22 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~21
Y4L22 = CARRY((V3L29 & !Y4L20));


--Z4L1 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~0
Z4L1 = (E10_Q[12] & (V8_romout[2][8] $ (VCC))) # (!E10_Q[12] & (V8_romout[2][8] & VCC));

--Z4L2 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~1
Z4L2 = CARRY((E10_Q[12] & V8_romout[2][8]));


--Z4L3 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~2
Z4L3 = (V3L50 & ((V8_romout[2][9] & (Z4L2 & VCC)) # (!V8_romout[2][9] & (!Z4L2)))) # (!V3L50 & ((V8_romout[2][9] & (!Z4L2)) # (!V8_romout[2][9] & ((Z4L2) # (GND)))));

--Z4L4 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~3
Z4L4 = CARRY((V3L50 & (!V8_romout[2][9] & !Z4L2)) # (!V3L50 & ((!Z4L2) # (!V8_romout[2][9]))));


--Z4L5 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~4
Z4L5 = ((V8_romout[3][6] $ (V8_romout[2][10] $ (!Z4L4)))) # (GND);

--Z4L6 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~5
Z4L6 = CARRY((V8_romout[3][6] & ((V8_romout[2][10]) # (!Z4L4))) # (!V8_romout[3][6] & (V8_romout[2][10] & !Z4L4)));


--AB4L2 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~1
AB4L2 = CARRY((Y4L9 & E10_Q[8]));


--AB4L3 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~2
AB4L3 = (Y4L11 & ((V3L35 & (AB4L2 & VCC)) # (!V3L35 & (!AB4L2)))) # (!Y4L11 & ((V3L35 & (!AB4L2)) # (!V3L35 & ((AB4L2) # (GND)))));

--AB4L4 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~3
AB4L4 = CARRY((Y4L11 & (!V3L35 & !AB4L2)) # (!Y4L11 & ((!AB4L2) # (!V3L35))));


--AB4L5 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~4
AB4L5 = ((Y4L13 $ (V8_romout[2][6] $ (!AB4L4)))) # (GND);

--AB4L6 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~5
AB4L6 = CARRY((Y4L13 & ((V8_romout[2][6]) # (!AB4L4))) # (!Y4L13 & (V8_romout[2][6] & !AB4L4)));


--AB4L7 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~6
AB4L7 = (Y4L15 & ((V8_romout[2][7] & (AB4L6 & VCC)) # (!V8_romout[2][7] & (!AB4L6)))) # (!Y4L15 & ((V8_romout[2][7] & (!AB4L6)) # (!V8_romout[2][7] & ((AB4L6) # (GND)))));

--AB4L8 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~7
AB4L8 = CARRY((Y4L15 & (!V8_romout[2][7] & !AB4L6)) # (!Y4L15 & ((!AB4L6) # (!V8_romout[2][7]))));


--AB4L9 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~8
AB4L9 = ((Y4L17 $ (Z4L1 $ (!AB4L8)))) # (GND);

--AB4L10 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~9
AB4L10 = CARRY((Y4L17 & ((Z4L1) # (!AB4L8))) # (!Y4L17 & (Z4L1 & !AB4L8)));


--AB4L11 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~10
AB4L11 = (Y4L19 & ((Z4L3 & (AB4L10 & VCC)) # (!Z4L3 & (!AB4L10)))) # (!Y4L19 & ((Z4L3 & (!AB4L10)) # (!Z4L3 & ((AB4L10) # (GND)))));

--AB4L12 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~11
AB4L12 = CARRY((Y4L19 & (!Z4L3 & !AB4L10)) # (!Y4L19 & ((!AB4L10) # (!Z4L3))));


--AB4L13 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~12
AB4L13 = ((Y4L21 $ (Z4L5 $ (!AB4L12)))) # (GND);

--AB4L14 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~13
AB4L14 = CARRY((Y4L21 & ((Z4L5) # (!AB4L12))) # (!Y4L21 & (Z4L5 & !AB4L12)));


--M4L5 is output_layer:u1|mac_pe:u1a|res[2]~14
M4L5 = AB4L7 $ (VCC);

--M4L6 is output_layer:u1|mac_pe:u1a|res[2]~15
M4L6 = CARRY(AB4L7);


--M4L8 is output_layer:u1|mac_pe:u1a|res[3]~16
M4L8 = (AB4L9 & (!M4L6)) # (!AB4L9 & ((M4L6) # (GND)));

--M4L9 is output_layer:u1|mac_pe:u1a|res[3]~17
M4L9 = CARRY((!M4L6) # (!AB4L9));


--M4L11 is output_layer:u1|mac_pe:u1a|res[4]~18
M4L11 = (AB4L11 & ((GND) # (!M4L9))) # (!AB4L11 & (M4L9 $ (GND)));

--M4L12 is output_layer:u1|mac_pe:u1a|res[4]~19
M4L12 = CARRY((AB4L11) # (!M4L9));


--M4L14 is output_layer:u1|mac_pe:u1a|res[5]~20
M4L14 = (AB4L13 & (!M4L12)) # (!AB4L13 & ((M4L12) # (GND)));

--M4L15 is output_layer:u1|mac_pe:u1a|res[5]~21
M4L15 = CARRY((!M4L12) # (!AB4L13));


--Y4L23 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~22
Y4L23 = (V3_romout[1][15] & (!Y4L22)) # (!V3_romout[1][15] & ((Y4L22) # (GND)));

--Y4L24 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~23
Y4L24 = CARRY((!Y4L22) # (!V3_romout[1][15]));


--Y4L25 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~24
Y4L25 = (V3_romout[1][16] & (Y4L24 $ (GND))) # (!V3_romout[1][16] & (!Y4L24 & VCC));

--Y4L26 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~25
Y4L26 = CARRY((V3_romout[1][16] & !Y4L24));


--Y4L27 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~26
Y4L27 = (V3L33 & (!Y4L26)) # (!V3L33 & ((Y4L26) # (GND)));

--Y4L28 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~27
Y4L28 = CARRY((!Y4L26) # (!V3L33));


--Y4L29 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_i9h:auto_generated|op_1~28
Y4L29 = !Y4L28;


--Z4L7 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~6
Z4L7 = (V8_romout[3][7] & ((V8_romout[2][11] & (Z4L6 & VCC)) # (!V8_romout[2][11] & (!Z4L6)))) # (!V8_romout[3][7] & ((V8_romout[2][11] & (!Z4L6)) # (!V8_romout[2][11] & ((Z4L6) # (GND)))));

--Z4L8 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~7
Z4L8 = CARRY((V8_romout[3][7] & (!V8_romout[2][11] & !Z4L6)) # (!V8_romout[3][7] & ((!Z4L6) # (!V8_romout[2][11]))));


--Z4L9 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~8
Z4L9 = ((V8_romout[3][8] $ (V5L32 $ (Z4L8)))) # (GND);

--Z4L10 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~9
Z4L10 = CARRY((V8_romout[3][8] & ((!Z4L8) # (!V5L32))) # (!V8_romout[3][8] & (!V5L32 & !Z4L8)));


--Z4L11 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~10
Z4L11 = (V3L57 & ((V5L33 & (Z4L10 & VCC)) # (!V5L33 & (!Z4L10)))) # (!V3L57 & ((V5L33 & (!Z4L10)) # (!V5L33 & ((Z4L10) # (GND)))));

--Z4L12 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~11
Z4L12 = CARRY((V3L57 & (!V5L33 & !Z4L10)) # (!V3L57 & ((!Z4L10) # (!V5L33))));


--Z4L13 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~12
Z4L13 = ((V3_romout[3][11] $ (V3L45 $ (!Z4L12)))) # (GND);

--Z4L14 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~13
Z4L14 = CARRY((V3_romout[3][11] & ((V3L45) # (!Z4L12))) # (!V3_romout[3][11] & (V3L45 & !Z4L12)));


--Z4L15 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~14
Z4L15 = (V3_romout[3][12] & ((V3_romout[2][15] & (Z4L14 & VCC)) # (!V3_romout[2][15] & (!Z4L14)))) # (!V3_romout[3][12] & ((V3_romout[2][15] & (!Z4L14)) # (!V3_romout[2][15] & ((Z4L14) # (GND)))));

--Z4L16 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~15
Z4L16 = CARRY((V3_romout[3][12] & (!V3_romout[2][15] & !Z4L14)) # (!V3_romout[3][12] & ((!Z4L14) # (!V3_romout[2][15]))));


--Z4L17 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~16
Z4L17 = ((V3L60 $ (V3_romout[2][16] $ (!Z4L16)))) # (GND);

--Z4L18 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~17
Z4L18 = CARRY((V3L60 & ((V3_romout[2][16]) # (!Z4L16))) # (!V3L60 & (V3_romout[2][16] & !Z4L16)));


--Z4L19 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~18
Z4L19 = (V3L60 & ((V3L48 & (Z4L18 & VCC)) # (!V3L48 & (!Z4L18)))) # (!V3L60 & ((V3L48 & (!Z4L18)) # (!V3L48 & ((Z4L18) # (GND)))));

--Z4L20 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~19
Z4L20 = CARRY((V3L60 & (!V3L48 & !Z4L18)) # (!V3L60 & ((!Z4L18) # (!V3L48))));


--Z4L21 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~20
Z4L21 = (V3L61 & (!Z4L20 & VCC)) # (!V3L61 & (Z4L20 $ (GND)));

--Z4L22 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~21
Z4L22 = CARRY((!V3L61 & !Z4L20));


--Z4L23 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~22
Z4L23 = (V3_romout[3][15] & (!Z4L22)) # (!V3_romout[3][15] & ((Z4L22) # (GND)));

--Z4L24 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~23
Z4L24 = CARRY((!Z4L22) # (!V3_romout[3][15]));


--Z4L25 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ckh:auto_generated|op_1~24
Z4L25 = V3L63 $ (!Z4L24);


--AB4L15 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~14
AB4L15 = (Y4L23 & ((Z4L7 & (AB4L14 & VCC)) # (!Z4L7 & (!AB4L14)))) # (!Y4L23 & ((Z4L7 & (!AB4L14)) # (!Z4L7 & ((AB4L14) # (GND)))));

--AB4L16 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~15
AB4L16 = CARRY((Y4L23 & (!Z4L7 & !AB4L14)) # (!Y4L23 & ((!AB4L14) # (!Z4L7))));


--AB4L17 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~16
AB4L17 = ((Y4L25 $ (Z4L9 $ (!AB4L16)))) # (GND);

--AB4L18 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~17
AB4L18 = CARRY((Y4L25 & ((Z4L9) # (!AB4L16))) # (!Y4L25 & (Z4L9 & !AB4L16)));


--AB4L19 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~18
AB4L19 = (Y4L27 & ((Z4L11 & (AB4L18 & VCC)) # (!Z4L11 & (!AB4L18)))) # (!Y4L27 & ((Z4L11 & (!AB4L18)) # (!Z4L11 & ((AB4L18) # (GND)))));

--AB4L20 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~19
AB4L20 = CARRY((Y4L27 & (!Z4L11 & !AB4L18)) # (!Y4L27 & ((!AB4L18) # (!Z4L11))));


--AB4L21 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~20
AB4L21 = ((Y4L29 $ (Z4L13 $ (!AB4L20)))) # (GND);

--AB4L22 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~21
AB4L22 = CARRY((Y4L29 & ((Z4L13) # (!AB4L20))) # (!Y4L29 & (Z4L13 & !AB4L20)));


--AB4L23 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~22
AB4L23 = (Y4L29 & ((Z4L15 & (AB4L22 & VCC)) # (!Z4L15 & (!AB4L22)))) # (!Y4L29 & ((Z4L15 & (!AB4L22)) # (!Z4L15 & ((AB4L22) # (GND)))));

--AB4L24 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~23
AB4L24 = CARRY((Y4L29 & (!Z4L15 & !AB4L22)) # (!Y4L29 & ((!AB4L22) # (!Z4L15))));


--AB4L25 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~24
AB4L25 = ((Y4L29 $ (Z4L17 $ (!AB4L24)))) # (GND);

--AB4L26 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~25
AB4L26 = CARRY((Y4L29 & ((Z4L17) # (!AB4L24))) # (!Y4L29 & (Z4L17 & !AB4L24)));


--AB4L27 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~26
AB4L27 = (Y4L29 & ((Z4L19 & (AB4L26 & VCC)) # (!Z4L19 & (!AB4L26)))) # (!Y4L29 & ((Z4L19 & (!AB4L26)) # (!Z4L19 & ((AB4L26) # (GND)))));

--AB4L28 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~27
AB4L28 = CARRY((Y4L29 & (!Z4L19 & !AB4L26)) # (!Y4L29 & ((!AB4L26) # (!Z4L19))));


--AB4L29 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~28
AB4L29 = ((Y4L29 $ (Z4L21 $ (!AB4L28)))) # (GND);

--AB4L30 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~29
AB4L30 = CARRY((Y4L29 & ((Z4L21) # (!AB4L28))) # (!Y4L29 & (Z4L21 & !AB4L28)));


--AB4L31 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~30
AB4L31 = (Y4L29 & ((Z4L23 & (AB4L30 & VCC)) # (!Z4L23 & (!AB4L30)))) # (!Y4L29 & ((Z4L23 & (!AB4L30)) # (!Z4L23 & ((AB4L30) # (GND)))));

--AB4L32 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~31
AB4L32 = CARRY((Y4L29 & (!Z4L23 & !AB4L30)) # (!Y4L29 & ((!AB4L30) # (!Z4L23))));


--AB4L33 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7kh:auto_generated|op_1~32
AB4L33 = Y4L29 $ (Z4L25 $ (!AB4L32));


--M4L17 is output_layer:u1|mac_pe:u1a|res[6]~22
M4L17 = (AB4L15 & ((GND) # (!M4L15))) # (!AB4L15 & (M4L15 $ (GND)));

--M4L18 is output_layer:u1|mac_pe:u1a|res[6]~23
M4L18 = CARRY((AB4L15) # (!M4L15));


--M4L20 is output_layer:u1|mac_pe:u1a|res[7]~24
M4L20 = (AB4L17 & (M4L18 & VCC)) # (!AB4L17 & (!M4L18));

--M4L21 is output_layer:u1|mac_pe:u1a|res[7]~25
M4L21 = CARRY((!AB4L17 & !M4L18));


--M4L23 is output_layer:u1|mac_pe:u1a|res[8]~26
M4L23 = (AB4L19 & (M4L21 $ (GND))) # (!AB4L19 & (!M4L21 & VCC));

--M4L24 is output_layer:u1|mac_pe:u1a|res[8]~27
M4L24 = CARRY((AB4L19 & !M4L21));


--M4L26 is output_layer:u1|mac_pe:u1a|res[9]~28
M4L26 = (AB4L21 & (M4L24 & VCC)) # (!AB4L21 & (!M4L24));

--M4L27 is output_layer:u1|mac_pe:u1a|res[9]~29
M4L27 = CARRY((!AB4L21 & !M4L24));


--M4L29 is output_layer:u1|mac_pe:u1a|res[10]~30
M4L29 = (AB4L23 & (M4L27 $ (GND))) # (!AB4L23 & (!M4L27 & VCC));

--M4L30 is output_layer:u1|mac_pe:u1a|res[10]~31
M4L30 = CARRY((AB4L23 & !M4L27));


--M4L32 is output_layer:u1|mac_pe:u1a|res[11]~32
M4L32 = (AB4L25 & (!M4L30)) # (!AB4L25 & ((M4L30) # (GND)));

--M4L33 is output_layer:u1|mac_pe:u1a|res[11]~33
M4L33 = CARRY((!M4L30) # (!AB4L25));


--M4L35 is output_layer:u1|mac_pe:u1a|res[12]~34
M4L35 = (AB4L27 & ((GND) # (!M4L33))) # (!AB4L27 & (M4L33 $ (GND)));

--M4L36 is output_layer:u1|mac_pe:u1a|res[12]~35
M4L36 = CARRY((AB4L27) # (!M4L33));


--M4L38 is output_layer:u1|mac_pe:u1a|res[13]~36
M4L38 = (AB4L29 & (!M4L36)) # (!AB4L29 & ((M4L36) # (GND)));

--M4L39 is output_layer:u1|mac_pe:u1a|res[13]~37
M4L39 = CARRY((!M4L36) # (!AB4L29));


--M4L41 is output_layer:u1|mac_pe:u1a|res[14]~38
M4L41 = (AB4L31 & (M4L39 $ (GND))) # (!AB4L31 & (!M4L39 & VCC));

--M4L42 is output_layer:u1|mac_pe:u1a|res[14]~39
M4L42 = CARRY((AB4L31 & !M4L39));


--M4L44 is output_layer:u1|mac_pe:u1a|res[15]~40
M4L44 = AB4L33 $ (M4L42);


--E3_Q[6] is LSTM_cell2:u0|nReg:r2|Q[6]
--register power-up is low

E3_Q[6] = DFFEAS(E3L20, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[5] is LSTM_cell2:u0|nReg:r2|Q[5]
--register power-up is low

E3_Q[5] = DFFEAS(E3L21, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[4] is LSTM_cell2:u0|nReg:r2|Q[4]
--register power-up is low

E3_Q[4] = DFFEAS(E3L22, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[3] is LSTM_cell2:u0|nReg:r2|Q[3]
--register power-up is low

E3_Q[3] = DFFEAS(E3L23, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[2] is LSTM_cell2:u0|nReg:r2|Q[2]
--register power-up is low

E3_Q[2] = DFFEAS(E3L24, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[1] is LSTM_cell2:u0|nReg:r2|Q[1]
--register power-up is low

E3_Q[1] = DFFEAS(E3L25, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[0] is LSTM_cell2:u0|nReg:r2|Q[0]
--register power-up is low

E3_Q[0] = DFFEAS(E3L26, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L24 is LSTM_cell2:u0|Add3~1
F1L24 = CARRY(!E3_Q[0]);


--F1L26 is LSTM_cell2:u0|Add3~3
F1L26 = CARRY((E3_Q[1] & !F1L24));


--F1L28 is LSTM_cell2:u0|Add3~5
F1L28 = CARRY((!F1L26) # (!E3_Q[2]));


--F1L30 is LSTM_cell2:u0|Add3~7
F1L30 = CARRY((E3_Q[3] & !F1L28));


--F1L32 is LSTM_cell2:u0|Add3~9
F1L32 = CARRY((!F1L30) # (!E3_Q[4]));


--F1L34 is LSTM_cell2:u0|Add3~11
F1L34 = CARRY((E3_Q[5] & !F1L32));


--F1L35 is LSTM_cell2:u0|Add3~12
F1L35 = (E3_Q[6] & (F1L34 $ (GND))) # (!E3_Q[6] & ((GND) # (!F1L34)));

--F1L36 is LSTM_cell2:u0|Add3~13
F1L36 = CARRY((!F1L34) # (!E3_Q[6]));


--E3_Q[15] is LSTM_cell2:u0|nReg:r2|Q[15]
--register power-up is low

E3_Q[15] = DFFEAS(E3L27, clock, !reset,  , E3L15,  ,  , cycle,  );


--E3_Q[7] is LSTM_cell2:u0|nReg:r2|Q[7]
--register power-up is low

E3_Q[7] = DFFEAS(E3L28, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L38 is LSTM_cell2:u0|Add3~15
F1L38 = (E3_Q[7] & (!F1L36)) # (!E3_Q[7] & (F1L36 & VCC));

--F1L39 is LSTM_cell2:u0|Add3~16
F1L39 = CARRY((E3_Q[7] & !F1L36));


--E3_Q[8] is LSTM_cell2:u0|nReg:r2|Q[8]
--register power-up is low

E3_Q[8] = DFFEAS(E3L29, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L41 is LSTM_cell2:u0|Add3~18
F1L41 = (E3_Q[8] & (F1L39 $ (GND))) # (!E3_Q[8] & ((GND) # (!F1L39)));

--F1L42 is LSTM_cell2:u0|Add3~19
F1L42 = CARRY((!F1L39) # (!E3_Q[8]));


--E3_Q[9] is LSTM_cell2:u0|nReg:r2|Q[9]
--register power-up is low

E3_Q[9] = DFFEAS(E3L30, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L44 is LSTM_cell2:u0|Add3~21
F1L44 = (E3_Q[9] & (!F1L42)) # (!E3_Q[9] & (F1L42 & VCC));

--F1L45 is LSTM_cell2:u0|Add3~22
F1L45 = CARRY((E3_Q[9] & !F1L42));


--E3_Q[10] is LSTM_cell2:u0|nReg:r2|Q[10]
--register power-up is low

E3_Q[10] = DFFEAS(E3L31, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L47 is LSTM_cell2:u0|Add3~24
F1L47 = (E3_Q[10] & (F1L45 $ (GND))) # (!E3_Q[10] & ((GND) # (!F1L45)));

--F1L48 is LSTM_cell2:u0|Add3~25
F1L48 = CARRY((!F1L45) # (!E3_Q[10]));


--E3_Q[11] is LSTM_cell2:u0|nReg:r2|Q[11]
--register power-up is low

E3_Q[11] = DFFEAS(E3L32, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L50 is LSTM_cell2:u0|Add3~27
F1L50 = (E3_Q[11] & (!F1L48)) # (!E3_Q[11] & (F1L48 & VCC));

--F1L51 is LSTM_cell2:u0|Add3~28
F1L51 = CARRY((E3_Q[11] & !F1L48));


--E3_Q[12] is LSTM_cell2:u0|nReg:r2|Q[12]
--register power-up is low

E3_Q[12] = DFFEAS(E3L33, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L53 is LSTM_cell2:u0|Add3~30
F1L53 = (E3_Q[12] & (F1L51 $ (GND))) # (!E3_Q[12] & ((GND) # (!F1L51)));

--F1L54 is LSTM_cell2:u0|Add3~31
F1L54 = CARRY((!F1L51) # (!E3_Q[12]));


--E3_Q[13] is LSTM_cell2:u0|nReg:r2|Q[13]
--register power-up is low

E3_Q[13] = DFFEAS(E3L34, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L56 is LSTM_cell2:u0|Add3~33
F1L56 = (E3_Q[13] & (!F1L54)) # (!E3_Q[13] & (F1L54 & VCC));

--F1L57 is LSTM_cell2:u0|Add3~34
F1L57 = CARRY((E3_Q[13] & !F1L54));


--E3_Q[14] is LSTM_cell2:u0|nReg:r2|Q[14]
--register power-up is low

E3_Q[14] = DFFEAS(E3L35, clock, !reset,  , E3L15,  ,  , cycle,  );


--F1L59 is LSTM_cell2:u0|Add3~36
F1L59 = E3_Q[14] $ (!F1L57);


--M3_res[6] is LSTM_cell2:u0|mac_pe:u4|res[6]
--register power-up is low

M3_res[6] = DFFEAS(M3L21, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[6] is LSTM_cell2:u0|fixed_adder:u2|res[6]
--register power-up is low

N1_res[6] = DFFEAS(N1L21, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[5] is LSTM_cell2:u0|mac_pe:u4|res[5]
--register power-up is low

M3_res[5] = DFFEAS(M3L18, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[5] is LSTM_cell2:u0|fixed_adder:u2|res[5]
--register power-up is low

N1_res[5] = DFFEAS(N1L18, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[4] is LSTM_cell2:u0|mac_pe:u4|res[4]
--register power-up is low

M3_res[4] = DFFEAS(M3L15, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[4] is LSTM_cell2:u0|fixed_adder:u2|res[4]
--register power-up is low

N1_res[4] = DFFEAS(N1L15, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[3] is LSTM_cell2:u0|mac_pe:u4|res[3]
--register power-up is low

M3_res[3] = DFFEAS(M3L12, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[3] is LSTM_cell2:u0|fixed_adder:u2|res[3]
--register power-up is low

N1_res[3] = DFFEAS(N1L12, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[2] is LSTM_cell2:u0|mac_pe:u4|res[2]
--register power-up is low

M3_res[2] = DFFEAS(M3L9, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[2] is LSTM_cell2:u0|fixed_adder:u2|res[2]
--register power-up is low

N1_res[2] = DFFEAS(N1L9, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[1] is LSTM_cell2:u0|mac_pe:u4|res[1]
--register power-up is low

M3_res[1] = DFFEAS(M3L6, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[1] is LSTM_cell2:u0|fixed_adder:u2|res[1]
--register power-up is low

N1_res[1] = DFFEAS(N1L6, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[0] is LSTM_cell2:u0|mac_pe:u4|res[0]
--register power-up is low

M3_res[0] = DFFEAS(M3L3, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[0] is LSTM_cell2:u0|fixed_adder:u2|res[0]
--register power-up is low

N1_res[0] = DFFEAS(N1L3, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[15] is LSTM_cell2:u0|mac_pe:u4|res[15]
--register power-up is low

M3_res[15] = DFFEAS(M3L48, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[15] is LSTM_cell2:u0|fixed_adder:u2|res[15]
--register power-up is low

N1_res[15] = DFFEAS(N1L48, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[7] is LSTM_cell2:u0|mac_pe:u4|res[7]
--register power-up is low

M3_res[7] = DFFEAS(M3L24, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[7] is LSTM_cell2:u0|fixed_adder:u2|res[7]
--register power-up is low

N1_res[7] = DFFEAS(N1L24, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[8] is LSTM_cell2:u0|mac_pe:u4|res[8]
--register power-up is low

M3_res[8] = DFFEAS(M3L27, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[8] is LSTM_cell2:u0|fixed_adder:u2|res[8]
--register power-up is low

N1_res[8] = DFFEAS(N1L27, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[9] is LSTM_cell2:u0|mac_pe:u4|res[9]
--register power-up is low

M3_res[9] = DFFEAS(M3L30, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[9] is LSTM_cell2:u0|fixed_adder:u2|res[9]
--register power-up is low

N1_res[9] = DFFEAS(N1L30, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[10] is LSTM_cell2:u0|mac_pe:u4|res[10]
--register power-up is low

M3_res[10] = DFFEAS(M3L33, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[10] is LSTM_cell2:u0|fixed_adder:u2|res[10]
--register power-up is low

N1_res[10] = DFFEAS(N1L33, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[11] is LSTM_cell2:u0|mac_pe:u4|res[11]
--register power-up is low

M3_res[11] = DFFEAS(M3L36, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[11] is LSTM_cell2:u0|fixed_adder:u2|res[11]
--register power-up is low

N1_res[11] = DFFEAS(N1L36, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[12] is LSTM_cell2:u0|mac_pe:u4|res[12]
--register power-up is low

M3_res[12] = DFFEAS(M3L39, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[12] is LSTM_cell2:u0|fixed_adder:u2|res[12]
--register power-up is low

N1_res[12] = DFFEAS(N1L39, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[13] is LSTM_cell2:u0|mac_pe:u4|res[13]
--register power-up is low

M3_res[13] = DFFEAS(M3L42, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[13] is LSTM_cell2:u0|fixed_adder:u2|res[13]
--register power-up is low

N1_res[13] = DFFEAS(N1L42, clock,  ,  ,  ,  ,  ,  ,  );


--M3_res[14] is LSTM_cell2:u0|mac_pe:u4|res[14]
--register power-up is low

M3_res[14] = DFFEAS(M3L45, clock,  ,  ,  ,  ,  ,  ,  );


--N1_res[14] is LSTM_cell2:u0|fixed_adder:u2|res[14]
--register power-up is low

N1_res[14] = DFFEAS(N1L45, clock,  ,  ,  ,  ,  ,  ,  );


--T2L46 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT13
--DSP Block Operation Mode: Simple Multiplier (18-bit)
T2L46 = T2L14;

--T2L47 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT14
T2L47 = T2L15;

--T2L48 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT15
T2L48 = T2L16;

--T2L49 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT16
T2L49 = T2L17;

--T2L50 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT17
T2L50 = T2L18;

--T2L51 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT18
T2L51 = T2L19;

--T2L52 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT19
T2L52 = T2L20;

--T2L53 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT20
T2L53 = T2L21;

--T2L54 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT21
T2L54 = T2L22;

--T2L55 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT22
T2L55 = T2L23;

--T2L56 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT23
T2L56 = T2L24;

--T2L57 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT24
T2L57 = T2L25;

--T2L58 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT25
T2L58 = T2L26;

--T2L59 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT26
T2L59 = T2L27;

--T2L60 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT27
T2L60 = T2L28;

--T2L61 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT28
T2L61 = T2L29;


--M3L3 is LSTM_cell2:u0|mac_pe:u4|res[0]~16
M3L3 = (E5_Q[0] & (T2L46 $ (VCC))) # (!E5_Q[0] & (T2L46 & VCC));

--M3L4 is LSTM_cell2:u0|mac_pe:u4|res[0]~17
M3L4 = CARRY((E5_Q[0] & T2L46));


--M3L6 is LSTM_cell2:u0|mac_pe:u4|res[1]~18
M3L6 = (E5_Q[1] & ((T2L47 & (M3L4 & VCC)) # (!T2L47 & (!M3L4)))) # (!E5_Q[1] & ((T2L47 & (!M3L4)) # (!T2L47 & ((M3L4) # (GND)))));

--M3L7 is LSTM_cell2:u0|mac_pe:u4|res[1]~19
M3L7 = CARRY((E5_Q[1] & (!T2L47 & !M3L4)) # (!E5_Q[1] & ((!M3L4) # (!T2L47))));


--M3L9 is LSTM_cell2:u0|mac_pe:u4|res[2]~20
M3L9 = ((E5_Q[2] $ (T2L48 $ (!M3L7)))) # (GND);

--M3L10 is LSTM_cell2:u0|mac_pe:u4|res[2]~21
M3L10 = CARRY((E5_Q[2] & ((T2L48) # (!M3L7))) # (!E5_Q[2] & (T2L48 & !M3L7)));


--M3L12 is LSTM_cell2:u0|mac_pe:u4|res[3]~22
M3L12 = (E5_Q[3] & ((T2L49 & (M3L10 & VCC)) # (!T2L49 & (!M3L10)))) # (!E5_Q[3] & ((T2L49 & (!M3L10)) # (!T2L49 & ((M3L10) # (GND)))));

--M3L13 is LSTM_cell2:u0|mac_pe:u4|res[3]~23
M3L13 = CARRY((E5_Q[3] & (!T2L49 & !M3L10)) # (!E5_Q[3] & ((!M3L10) # (!T2L49))));


--M3L15 is LSTM_cell2:u0|mac_pe:u4|res[4]~24
M3L15 = ((E5_Q[4] $ (T2L50 $ (!M3L13)))) # (GND);

--M3L16 is LSTM_cell2:u0|mac_pe:u4|res[4]~25
M3L16 = CARRY((E5_Q[4] & ((T2L50) # (!M3L13))) # (!E5_Q[4] & (T2L50 & !M3L13)));


--M3L18 is LSTM_cell2:u0|mac_pe:u4|res[5]~26
M3L18 = (E5_Q[5] & ((T2L51 & (M3L16 & VCC)) # (!T2L51 & (!M3L16)))) # (!E5_Q[5] & ((T2L51 & (!M3L16)) # (!T2L51 & ((M3L16) # (GND)))));

--M3L19 is LSTM_cell2:u0|mac_pe:u4|res[5]~27
M3L19 = CARRY((E5_Q[5] & (!T2L51 & !M3L16)) # (!E5_Q[5] & ((!M3L16) # (!T2L51))));


--M3L21 is LSTM_cell2:u0|mac_pe:u4|res[6]~28
M3L21 = ((E5_Q[6] $ (T2L52 $ (!M3L19)))) # (GND);

--M3L22 is LSTM_cell2:u0|mac_pe:u4|res[6]~29
M3L22 = CARRY((E5_Q[6] & ((T2L52) # (!M3L19))) # (!E5_Q[6] & (T2L52 & !M3L19)));


--E2_Q[6] is LSTM_cell2:u0|nReg:r1|Q[6]
--register power-up is low

E2_Q[6] = DFFEAS(M2_res[6], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[6] is LSTM_cell2:u0|nReg:r0|Q[6]
--register power-up is low

E1_Q[6] = DFFEAS(M1_res[6], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[5] is LSTM_cell2:u0|nReg:r0|Q[5]
--register power-up is low

E1_Q[5] = DFFEAS(M1_res[5], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[5] is LSTM_cell2:u0|nReg:r1|Q[5]
--register power-up is low

E2_Q[5] = DFFEAS(M2_res[5], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[4] is LSTM_cell2:u0|nReg:r1|Q[4]
--register power-up is low

E2_Q[4] = DFFEAS(M2_res[4], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[4] is LSTM_cell2:u0|nReg:r0|Q[4]
--register power-up is low

E1_Q[4] = DFFEAS(M1_res[4], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[3] is LSTM_cell2:u0|nReg:r0|Q[3]
--register power-up is low

E1_Q[3] = DFFEAS(M1_res[3], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[3] is LSTM_cell2:u0|nReg:r1|Q[3]
--register power-up is low

E2_Q[3] = DFFEAS(M2_res[3], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[2] is LSTM_cell2:u0|nReg:r0|Q[2]
--register power-up is low

E1_Q[2] = DFFEAS(M1_res[2], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[2] is LSTM_cell2:u0|nReg:r1|Q[2]
--register power-up is low

E2_Q[2] = DFFEAS(M2_res[2], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[1] is LSTM_cell2:u0|nReg:r0|Q[1]
--register power-up is low

E1_Q[1] = DFFEAS(M1_res[1], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[1] is LSTM_cell2:u0|nReg:r1|Q[1]
--register power-up is low

E2_Q[1] = DFFEAS(M2_res[1], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[0] is LSTM_cell2:u0|nReg:r0|Q[0]
--register power-up is low

E1_Q[0] = DFFEAS(M1_res[0], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[0] is LSTM_cell2:u0|nReg:r1|Q[0]
--register power-up is low

E2_Q[0] = DFFEAS(M2_res[0], clock, !reset,  , E1L10,  ,  , cycle,  );


--N1L3 is LSTM_cell2:u0|fixed_adder:u2|res[0]~16
N1L3 = (E1_Q[0] & (E2_Q[0] $ (VCC))) # (!E1_Q[0] & (E2_Q[0] & VCC));

--N1L4 is LSTM_cell2:u0|fixed_adder:u2|res[0]~17
N1L4 = CARRY((E1_Q[0] & E2_Q[0]));


--N1L6 is LSTM_cell2:u0|fixed_adder:u2|res[1]~18
N1L6 = (E1_Q[1] & ((E2_Q[1] & (N1L4 & VCC)) # (!E2_Q[1] & (!N1L4)))) # (!E1_Q[1] & ((E2_Q[1] & (!N1L4)) # (!E2_Q[1] & ((N1L4) # (GND)))));

--N1L7 is LSTM_cell2:u0|fixed_adder:u2|res[1]~19
N1L7 = CARRY((E1_Q[1] & (!E2_Q[1] & !N1L4)) # (!E1_Q[1] & ((!N1L4) # (!E2_Q[1]))));


--N1L9 is LSTM_cell2:u0|fixed_adder:u2|res[2]~20
N1L9 = ((E1_Q[2] $ (E2_Q[2] $ (!N1L7)))) # (GND);

--N1L10 is LSTM_cell2:u0|fixed_adder:u2|res[2]~21
N1L10 = CARRY((E1_Q[2] & ((E2_Q[2]) # (!N1L7))) # (!E1_Q[2] & (E2_Q[2] & !N1L7)));


--N1L12 is LSTM_cell2:u0|fixed_adder:u2|res[3]~22
N1L12 = (E1_Q[3] & ((E2_Q[3] & (N1L10 & VCC)) # (!E2_Q[3] & (!N1L10)))) # (!E1_Q[3] & ((E2_Q[3] & (!N1L10)) # (!E2_Q[3] & ((N1L10) # (GND)))));

--N1L13 is LSTM_cell2:u0|fixed_adder:u2|res[3]~23
N1L13 = CARRY((E1_Q[3] & (!E2_Q[3] & !N1L10)) # (!E1_Q[3] & ((!N1L10) # (!E2_Q[3]))));


--N1L15 is LSTM_cell2:u0|fixed_adder:u2|res[4]~24
N1L15 = ((E2_Q[4] $ (E1_Q[4] $ (!N1L13)))) # (GND);

--N1L16 is LSTM_cell2:u0|fixed_adder:u2|res[4]~25
N1L16 = CARRY((E2_Q[4] & ((E1_Q[4]) # (!N1L13))) # (!E2_Q[4] & (E1_Q[4] & !N1L13)));


--N1L18 is LSTM_cell2:u0|fixed_adder:u2|res[5]~26
N1L18 = (E1_Q[5] & ((E2_Q[5] & (N1L16 & VCC)) # (!E2_Q[5] & (!N1L16)))) # (!E1_Q[5] & ((E2_Q[5] & (!N1L16)) # (!E2_Q[5] & ((N1L16) # (GND)))));

--N1L19 is LSTM_cell2:u0|fixed_adder:u2|res[5]~27
N1L19 = CARRY((E1_Q[5] & (!E2_Q[5] & !N1L16)) # (!E1_Q[5] & ((!N1L16) # (!E2_Q[5]))));


--N1L21 is LSTM_cell2:u0|fixed_adder:u2|res[6]~28
N1L21 = ((E2_Q[6] $ (E1_Q[6] $ (!N1L19)))) # (GND);

--N1L22 is LSTM_cell2:u0|fixed_adder:u2|res[6]~29
N1L22 = CARRY((E2_Q[6] & ((E1_Q[6]) # (!N1L19))) # (!E2_Q[6] & (E1_Q[6] & !N1L19)));


--M3L24 is LSTM_cell2:u0|mac_pe:u4|res[7]~30
M3L24 = (E5_Q[7] & ((T2L53 & (M3L22 & VCC)) # (!T2L53 & (!M3L22)))) # (!E5_Q[7] & ((T2L53 & (!M3L22)) # (!T2L53 & ((M3L22) # (GND)))));

--M3L25 is LSTM_cell2:u0|mac_pe:u4|res[7]~31
M3L25 = CARRY((E5_Q[7] & (!T2L53 & !M3L22)) # (!E5_Q[7] & ((!M3L22) # (!T2L53))));


--M3L27 is LSTM_cell2:u0|mac_pe:u4|res[8]~32
M3L27 = ((E5_Q[8] $ (T2L54 $ (!M3L25)))) # (GND);

--M3L28 is LSTM_cell2:u0|mac_pe:u4|res[8]~33
M3L28 = CARRY((E5_Q[8] & ((T2L54) # (!M3L25))) # (!E5_Q[8] & (T2L54 & !M3L25)));


--M3L30 is LSTM_cell2:u0|mac_pe:u4|res[9]~34
M3L30 = (E5_Q[9] & ((T2L55 & (M3L28 & VCC)) # (!T2L55 & (!M3L28)))) # (!E5_Q[9] & ((T2L55 & (!M3L28)) # (!T2L55 & ((M3L28) # (GND)))));

--M3L31 is LSTM_cell2:u0|mac_pe:u4|res[9]~35
M3L31 = CARRY((E5_Q[9] & (!T2L55 & !M3L28)) # (!E5_Q[9] & ((!M3L28) # (!T2L55))));


--M3L33 is LSTM_cell2:u0|mac_pe:u4|res[10]~36
M3L33 = ((E5_Q[10] $ (T2L56 $ (!M3L31)))) # (GND);

--M3L34 is LSTM_cell2:u0|mac_pe:u4|res[10]~37
M3L34 = CARRY((E5_Q[10] & ((T2L56) # (!M3L31))) # (!E5_Q[10] & (T2L56 & !M3L31)));


--M3L36 is LSTM_cell2:u0|mac_pe:u4|res[11]~38
M3L36 = (E5_Q[11] & ((T2L57 & (M3L34 & VCC)) # (!T2L57 & (!M3L34)))) # (!E5_Q[11] & ((T2L57 & (!M3L34)) # (!T2L57 & ((M3L34) # (GND)))));

--M3L37 is LSTM_cell2:u0|mac_pe:u4|res[11]~39
M3L37 = CARRY((E5_Q[11] & (!T2L57 & !M3L34)) # (!E5_Q[11] & ((!M3L34) # (!T2L57))));


--M3L39 is LSTM_cell2:u0|mac_pe:u4|res[12]~40
M3L39 = ((E5_Q[12] $ (T2L58 $ (!M3L37)))) # (GND);

--M3L40 is LSTM_cell2:u0|mac_pe:u4|res[12]~41
M3L40 = CARRY((E5_Q[12] & ((T2L58) # (!M3L37))) # (!E5_Q[12] & (T2L58 & !M3L37)));


--M3L42 is LSTM_cell2:u0|mac_pe:u4|res[13]~42
M3L42 = (E5_Q[13] & ((T2L59 & (M3L40 & VCC)) # (!T2L59 & (!M3L40)))) # (!E5_Q[13] & ((T2L59 & (!M3L40)) # (!T2L59 & ((M3L40) # (GND)))));

--M3L43 is LSTM_cell2:u0|mac_pe:u4|res[13]~43
M3L43 = CARRY((E5_Q[13] & (!T2L59 & !M3L40)) # (!E5_Q[13] & ((!M3L40) # (!T2L59))));


--M3L45 is LSTM_cell2:u0|mac_pe:u4|res[14]~44
M3L45 = ((E5_Q[14] $ (T2L60 $ (!M3L43)))) # (GND);

--M3L46 is LSTM_cell2:u0|mac_pe:u4|res[14]~45
M3L46 = CARRY((E5_Q[14] & ((T2L60) # (!M3L43))) # (!E5_Q[14] & (T2L60 & !M3L43)));


--M3L48 is LSTM_cell2:u0|mac_pe:u4|res[15]~46
M3L48 = E5_Q[15] $ (T2L61 $ (M3L46));


--E2_Q[15] is LSTM_cell2:u0|nReg:r1|Q[15]
--register power-up is low

E2_Q[15] = DFFEAS(M2_res[15], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[15] is LSTM_cell2:u0|nReg:r0|Q[15]
--register power-up is low

E1_Q[15] = DFFEAS(M1_res[15], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[14] is LSTM_cell2:u0|nReg:r1|Q[14]
--register power-up is low

E2_Q[14] = DFFEAS(M2_res[14], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[14] is LSTM_cell2:u0|nReg:r0|Q[14]
--register power-up is low

E1_Q[14] = DFFEAS(M1_res[14], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[13] is LSTM_cell2:u0|nReg:r1|Q[13]
--register power-up is low

E2_Q[13] = DFFEAS(M2_res[13], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[13] is LSTM_cell2:u0|nReg:r0|Q[13]
--register power-up is low

E1_Q[13] = DFFEAS(M1_res[13], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[12] is LSTM_cell2:u0|nReg:r1|Q[12]
--register power-up is low

E2_Q[12] = DFFEAS(M2_res[12], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[12] is LSTM_cell2:u0|nReg:r0|Q[12]
--register power-up is low

E1_Q[12] = DFFEAS(M1_res[12], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[11] is LSTM_cell2:u0|nReg:r1|Q[11]
--register power-up is low

E2_Q[11] = DFFEAS(M2_res[11], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[11] is LSTM_cell2:u0|nReg:r0|Q[11]
--register power-up is low

E1_Q[11] = DFFEAS(M1_res[11], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[10] is LSTM_cell2:u0|nReg:r0|Q[10]
--register power-up is low

E1_Q[10] = DFFEAS(M1_res[10], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[10] is LSTM_cell2:u0|nReg:r1|Q[10]
--register power-up is low

E2_Q[10] = DFFEAS(M2_res[10], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[9] is LSTM_cell2:u0|nReg:r1|Q[9]
--register power-up is low

E2_Q[9] = DFFEAS(M2_res[9], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[9] is LSTM_cell2:u0|nReg:r0|Q[9]
--register power-up is low

E1_Q[9] = DFFEAS(M1_res[9], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[8] is LSTM_cell2:u0|nReg:r1|Q[8]
--register power-up is low

E2_Q[8] = DFFEAS(M2_res[8], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[8] is LSTM_cell2:u0|nReg:r0|Q[8]
--register power-up is low

E1_Q[8] = DFFEAS(M1_res[8], clock, !reset,  , E1L10,  ,  , cycle,  );


--E2_Q[7] is LSTM_cell2:u0|nReg:r1|Q[7]
--register power-up is low

E2_Q[7] = DFFEAS(M2_res[7], clock, !reset,  , E1L10,  ,  , cycle,  );


--E1_Q[7] is LSTM_cell2:u0|nReg:r0|Q[7]
--register power-up is low

E1_Q[7] = DFFEAS(M1_res[7], clock, !reset,  , E1L10,  ,  , cycle,  );


--N1L24 is LSTM_cell2:u0|fixed_adder:u2|res[7]~30
N1L24 = (E2_Q[7] & ((E1_Q[7] & (N1L22 & VCC)) # (!E1_Q[7] & (!N1L22)))) # (!E2_Q[7] & ((E1_Q[7] & (!N1L22)) # (!E1_Q[7] & ((N1L22) # (GND)))));

--N1L25 is LSTM_cell2:u0|fixed_adder:u2|res[7]~31
N1L25 = CARRY((E2_Q[7] & (!E1_Q[7] & !N1L22)) # (!E2_Q[7] & ((!N1L22) # (!E1_Q[7]))));


--N1L27 is LSTM_cell2:u0|fixed_adder:u2|res[8]~32
N1L27 = ((E2_Q[8] $ (E1_Q[8] $ (!N1L25)))) # (GND);

--N1L28 is LSTM_cell2:u0|fixed_adder:u2|res[8]~33
N1L28 = CARRY((E2_Q[8] & ((E1_Q[8]) # (!N1L25))) # (!E2_Q[8] & (E1_Q[8] & !N1L25)));


--N1L30 is LSTM_cell2:u0|fixed_adder:u2|res[9]~34
N1L30 = (E2_Q[9] & ((E1_Q[9] & (N1L28 & VCC)) # (!E1_Q[9] & (!N1L28)))) # (!E2_Q[9] & ((E1_Q[9] & (!N1L28)) # (!E1_Q[9] & ((N1L28) # (GND)))));

--N1L31 is LSTM_cell2:u0|fixed_adder:u2|res[9]~35
N1L31 = CARRY((E2_Q[9] & (!E1_Q[9] & !N1L28)) # (!E2_Q[9] & ((!N1L28) # (!E1_Q[9]))));


--N1L33 is LSTM_cell2:u0|fixed_adder:u2|res[10]~36
N1L33 = ((E1_Q[10] $ (E2_Q[10] $ (!N1L31)))) # (GND);

--N1L34 is LSTM_cell2:u0|fixed_adder:u2|res[10]~37
N1L34 = CARRY((E1_Q[10] & ((E2_Q[10]) # (!N1L31))) # (!E1_Q[10] & (E2_Q[10] & !N1L31)));


--N1L36 is LSTM_cell2:u0|fixed_adder:u2|res[11]~38
N1L36 = (E2_Q[11] & ((E1_Q[11] & (N1L34 & VCC)) # (!E1_Q[11] & (!N1L34)))) # (!E2_Q[11] & ((E1_Q[11] & (!N1L34)) # (!E1_Q[11] & ((N1L34) # (GND)))));

--N1L37 is LSTM_cell2:u0|fixed_adder:u2|res[11]~39
N1L37 = CARRY((E2_Q[11] & (!E1_Q[11] & !N1L34)) # (!E2_Q[11] & ((!N1L34) # (!E1_Q[11]))));


--N1L39 is LSTM_cell2:u0|fixed_adder:u2|res[12]~40
N1L39 = ((E2_Q[12] $ (E1_Q[12] $ (!N1L37)))) # (GND);

--N1L40 is LSTM_cell2:u0|fixed_adder:u2|res[12]~41
N1L40 = CARRY((E2_Q[12] & ((E1_Q[12]) # (!N1L37))) # (!E2_Q[12] & (E1_Q[12] & !N1L37)));


--N1L42 is LSTM_cell2:u0|fixed_adder:u2|res[13]~42
N1L42 = (E2_Q[13] & ((E1_Q[13] & (N1L40 & VCC)) # (!E1_Q[13] & (!N1L40)))) # (!E2_Q[13] & ((E1_Q[13] & (!N1L40)) # (!E1_Q[13] & ((N1L40) # (GND)))));

--N1L43 is LSTM_cell2:u0|fixed_adder:u2|res[13]~43
N1L43 = CARRY((E2_Q[13] & (!E1_Q[13] & !N1L40)) # (!E2_Q[13] & ((!N1L40) # (!E1_Q[13]))));


--N1L45 is LSTM_cell2:u0|fixed_adder:u2|res[14]~44
N1L45 = ((E2_Q[14] $ (E1_Q[14] $ (!N1L43)))) # (GND);

--N1L46 is LSTM_cell2:u0|fixed_adder:u2|res[14]~45
N1L46 = CARRY((E2_Q[14] & ((E1_Q[14]) # (!N1L43))) # (!E2_Q[14] & (E1_Q[14] & !N1L43)));


--N1L48 is LSTM_cell2:u0|fixed_adder:u2|res[15]~46
N1L48 = E2_Q[15] $ (E1_Q[15] $ (N1L46));


--T2_mac_mult1 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
T2_mac_mult1_a_data = DATA(E9_Q[15], E9_Q[14], E9_Q[13], E9_Q[12], E9_Q[11], E9_Q[10], E9_Q[9], E9_Q[8], E9_Q[7], E9_Q[6], E9_Q[5], E9_Q[4], E9_Q[3], E9_Q[2], E9_Q[1], E9_Q[0]);
T2_mac_mult1_a_rep = SIGNED(T2_mac_mult1_a_data);
T2_mac_mult1_b_data = DATA(E4_Q[15], E4_Q[14], E4_Q[13], E4_Q[12], E4_Q[11], E4_Q[10], E4_Q[9], E4_Q[8], E4_Q[7], E4_Q[6], E4_Q[5], E4_Q[4], E4_Q[3], E4_Q[2], E4_Q[1], E4_Q[0]);
T2_mac_mult1_b_rep = SIGNED(T2_mac_mult1_b_data);
T2_mac_mult1_result = T2_mac_mult1_a_rep * T2_mac_mult1_b_rep;
T2_mac_mult1 = T2_mac_mult1_result[0];

--T2L2 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT1
T2L2 = T2_mac_mult1_result[1];

--T2L3 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT2
T2L3 = T2_mac_mult1_result[2];

--T2L4 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT3
T2L4 = T2_mac_mult1_result[3];

--T2L5 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT4
T2L5 = T2_mac_mult1_result[4];

--T2L6 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT5
T2L6 = T2_mac_mult1_result[5];

--T2L7 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT6
T2L7 = T2_mac_mult1_result[6];

--T2L8 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT7
T2L8 = T2_mac_mult1_result[7];

--T2L9 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT8
T2L9 = T2_mac_mult1_result[8];

--T2L10 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT9
T2L10 = T2_mac_mult1_result[9];

--T2L11 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT10
T2L11 = T2_mac_mult1_result[10];

--T2L12 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT11
T2L12 = T2_mac_mult1_result[11];

--T2L13 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT12
T2L13 = T2_mac_mult1_result[12];

--T2L14 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT13
T2L14 = T2_mac_mult1_result[13];

--T2L15 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT14
T2L15 = T2_mac_mult1_result[14];

--T2L16 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT15
T2L16 = T2_mac_mult1_result[15];

--T2L17 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT16
T2L17 = T2_mac_mult1_result[16];

--T2L18 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT17
T2L18 = T2_mac_mult1_result[17];

--T2L19 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT18
T2L19 = T2_mac_mult1_result[18];

--T2L20 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT19
T2L20 = T2_mac_mult1_result[19];

--T2L21 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT20
T2L21 = T2_mac_mult1_result[20];

--T2L22 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT21
T2L22 = T2_mac_mult1_result[21];

--T2L23 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT22
T2L23 = T2_mac_mult1_result[22];

--T2L24 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT23
T2L24 = T2_mac_mult1_result[23];

--T2L25 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT24
T2L25 = T2_mac_mult1_result[24];

--T2L26 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT25
T2L26 = T2_mac_mult1_result[25];

--T2L27 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT26
T2L27 = T2_mac_mult1_result[26];

--T2L28 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT27
T2L28 = T2_mac_mult1_result[27];

--T2L29 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT28
T2L29 = T2_mac_mult1_result[28];

--T2L30 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT29
T2L30 = T2_mac_mult1_result[29];

--T2L31 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT30
T2L31 = T2_mac_mult1_result[30];

--T2L32 is LSTM_cell2:u0|mac_pe:u4|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT31
T2L32 = T2_mac_mult1_result[31];


--M2_res[6] is LSTM_cell2:u0|mac_pe:u1|res[6]
--register power-up is low

M2_res[6] = DFFEAS(M2L21, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[6] is LSTM_cell2:u0|mac_pe:u0|res[6]
--register power-up is low

M1_res[6] = DFFEAS(M1L21, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[5] is LSTM_cell2:u0|mac_pe:u0|res[5]
--register power-up is low

M1_res[5] = DFFEAS(M1L18, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[5] is LSTM_cell2:u0|mac_pe:u1|res[5]
--register power-up is low

M2_res[5] = DFFEAS(M2L18, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[4] is LSTM_cell2:u0|mac_pe:u1|res[4]
--register power-up is low

M2_res[4] = DFFEAS(M2L15, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[4] is LSTM_cell2:u0|mac_pe:u0|res[4]
--register power-up is low

M1_res[4] = DFFEAS(M1L15, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[3] is LSTM_cell2:u0|mac_pe:u0|res[3]
--register power-up is low

M1_res[3] = DFFEAS(M1L12, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[3] is LSTM_cell2:u0|mac_pe:u1|res[3]
--register power-up is low

M2_res[3] = DFFEAS(M2L12, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[2] is LSTM_cell2:u0|mac_pe:u0|res[2]
--register power-up is low

M1_res[2] = DFFEAS(M1L9, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[2] is LSTM_cell2:u0|mac_pe:u1|res[2]
--register power-up is low

M2_res[2] = DFFEAS(M2L9, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[1] is LSTM_cell2:u0|mac_pe:u0|res[1]
--register power-up is low

M1_res[1] = DFFEAS(M1L6, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[1] is LSTM_cell2:u0|mac_pe:u1|res[1]
--register power-up is low

M2_res[1] = DFFEAS(M2L6, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[0] is LSTM_cell2:u0|mac_pe:u0|res[0]
--register power-up is low

M1_res[0] = DFFEAS(M1L3, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[0] is LSTM_cell2:u0|mac_pe:u1|res[0]
--register power-up is low

M2_res[0] = DFFEAS(M2L3, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[15] is LSTM_cell2:u0|mac_pe:u1|res[15]
--register power-up is low

M2_res[15] = DFFEAS(M2L48, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[15] is LSTM_cell2:u0|mac_pe:u0|res[15]
--register power-up is low

M1_res[15] = DFFEAS(M1L48, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[14] is LSTM_cell2:u0|mac_pe:u1|res[14]
--register power-up is low

M2_res[14] = DFFEAS(M2L45, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[14] is LSTM_cell2:u0|mac_pe:u0|res[14]
--register power-up is low

M1_res[14] = DFFEAS(M1L45, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[13] is LSTM_cell2:u0|mac_pe:u1|res[13]
--register power-up is low

M2_res[13] = DFFEAS(M2L42, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[13] is LSTM_cell2:u0|mac_pe:u0|res[13]
--register power-up is low

M1_res[13] = DFFEAS(M1L42, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[12] is LSTM_cell2:u0|mac_pe:u1|res[12]
--register power-up is low

M2_res[12] = DFFEAS(M2L39, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[12] is LSTM_cell2:u0|mac_pe:u0|res[12]
--register power-up is low

M1_res[12] = DFFEAS(M1L39, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[11] is LSTM_cell2:u0|mac_pe:u1|res[11]
--register power-up is low

M2_res[11] = DFFEAS(M2L36, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[11] is LSTM_cell2:u0|mac_pe:u0|res[11]
--register power-up is low

M1_res[11] = DFFEAS(M1L36, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[10] is LSTM_cell2:u0|mac_pe:u0|res[10]
--register power-up is low

M1_res[10] = DFFEAS(M1L33, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[10] is LSTM_cell2:u0|mac_pe:u1|res[10]
--register power-up is low

M2_res[10] = DFFEAS(M2L33, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[9] is LSTM_cell2:u0|mac_pe:u1|res[9]
--register power-up is low

M2_res[9] = DFFEAS(M2L30, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[9] is LSTM_cell2:u0|mac_pe:u0|res[9]
--register power-up is low

M1_res[9] = DFFEAS(M1L30, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[8] is LSTM_cell2:u0|mac_pe:u1|res[8]
--register power-up is low

M2_res[8] = DFFEAS(M2L27, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[8] is LSTM_cell2:u0|mac_pe:u0|res[8]
--register power-up is low

M1_res[8] = DFFEAS(M1L27, clock,  ,  ,  ,  ,  ,  ,  );


--M2_res[7] is LSTM_cell2:u0|mac_pe:u1|res[7]
--register power-up is low

M2_res[7] = DFFEAS(M2L24, clock,  ,  ,  ,  ,  ,  ,  );


--M1_res[7] is LSTM_cell2:u0|mac_pe:u0|res[7]
--register power-up is low

M1_res[7] = DFFEAS(M1L24, clock,  ,  ,  ,  ,  ,  ,  );


--T3L46 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT13
--DSP Block Operation Mode: Simple Multiplier (18-bit)
T3L46 = T3L14;

--T3L47 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT14
T3L47 = T3L15;

--T3L48 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT15
T3L48 = T3L16;

--T3L49 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT16
T3L49 = T3L17;

--T3L50 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT17
T3L50 = T3L18;

--T3L51 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT18
T3L51 = T3L19;

--T3L52 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT19
T3L52 = T3L20;

--T3L53 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT20
T3L53 = T3L21;

--T3L54 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT21
T3L54 = T3L22;

--T3L55 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT22
T3L55 = T3L23;

--T3L56 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT23
T3L56 = T3L24;

--T3L57 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT24
T3L57 = T3L25;

--T3L58 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT25
T3L58 = T3L26;

--T3L59 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT26
T3L59 = T3L27;

--T3L60 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT27
T3L60 = T3L28;

--T3L61 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT28
T3L61 = T3L29;


--M2L3 is LSTM_cell2:u0|mac_pe:u1|res[0]~16
M2L3 = (T3L46 & (wbxh.bh[0] $ (VCC))) # (!T3L46 & (wbxh.bh[0] & VCC));

--M2L4 is LSTM_cell2:u0|mac_pe:u1|res[0]~17
M2L4 = CARRY((T3L46 & wbxh.bh[0]));


--M2L6 is LSTM_cell2:u0|mac_pe:u1|res[1]~18
M2L6 = (T3L47 & ((wbxh.bh[1] & (M2L4 & VCC)) # (!wbxh.bh[1] & (!M2L4)))) # (!T3L47 & ((wbxh.bh[1] & (!M2L4)) # (!wbxh.bh[1] & ((M2L4) # (GND)))));

--M2L7 is LSTM_cell2:u0|mac_pe:u1|res[1]~19
M2L7 = CARRY((T3L47 & (!wbxh.bh[1] & !M2L4)) # (!T3L47 & ((!M2L4) # (!wbxh.bh[1]))));


--M2L9 is LSTM_cell2:u0|mac_pe:u1|res[2]~20
M2L9 = ((T3L48 $ (wbxh.bh[2] $ (!M2L7)))) # (GND);

--M2L10 is LSTM_cell2:u0|mac_pe:u1|res[2]~21
M2L10 = CARRY((T3L48 & ((wbxh.bh[2]) # (!M2L7))) # (!T3L48 & (wbxh.bh[2] & !M2L7)));


--M2L12 is LSTM_cell2:u0|mac_pe:u1|res[3]~22
M2L12 = (T3L49 & ((wbxh.bh[3] & (M2L10 & VCC)) # (!wbxh.bh[3] & (!M2L10)))) # (!T3L49 & ((wbxh.bh[3] & (!M2L10)) # (!wbxh.bh[3] & ((M2L10) # (GND)))));

--M2L13 is LSTM_cell2:u0|mac_pe:u1|res[3]~23
M2L13 = CARRY((T3L49 & (!wbxh.bh[3] & !M2L10)) # (!T3L49 & ((!M2L10) # (!wbxh.bh[3]))));


--M2L15 is LSTM_cell2:u0|mac_pe:u1|res[4]~24
M2L15 = ((T3L50 $ (wbxh.bh[4] $ (!M2L13)))) # (GND);

--M2L16 is LSTM_cell2:u0|mac_pe:u1|res[4]~25
M2L16 = CARRY((T3L50 & ((wbxh.bh[4]) # (!M2L13))) # (!T3L50 & (wbxh.bh[4] & !M2L13)));


--M2L18 is LSTM_cell2:u0|mac_pe:u1|res[5]~26
M2L18 = (T3L51 & ((wbxh.bh[5] & (M2L16 & VCC)) # (!wbxh.bh[5] & (!M2L16)))) # (!T3L51 & ((wbxh.bh[5] & (!M2L16)) # (!wbxh.bh[5] & ((M2L16) # (GND)))));

--M2L19 is LSTM_cell2:u0|mac_pe:u1|res[5]~27
M2L19 = CARRY((T3L51 & (!wbxh.bh[5] & !M2L16)) # (!T3L51 & ((!M2L16) # (!wbxh.bh[5]))));


--M2L21 is LSTM_cell2:u0|mac_pe:u1|res[6]~28
M2L21 = ((T3L52 $ (wbxh.bh[6] $ (!M2L19)))) # (GND);

--M2L22 is LSTM_cell2:u0|mac_pe:u1|res[6]~29
M2L22 = CARRY((T3L52 & ((wbxh.bh[6]) # (!M2L19))) # (!T3L52 & (wbxh.bh[6] & !M2L19)));


--T4L46 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT13
--DSP Block Operation Mode: Simple Multiplier (18-bit)
T4L46 = T4L14;

--T4L47 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT14
T4L47 = T4L15;

--T4L48 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT15
T4L48 = T4L16;

--T4L49 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT16
T4L49 = T4L17;

--T4L50 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT17
T4L50 = T4L18;

--T4L51 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT18
T4L51 = T4L19;

--T4L52 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT19
T4L52 = T4L20;

--T4L53 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT20
T4L53 = T4L21;

--T4L54 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT21
T4L54 = T4L22;

--T4L55 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT22
T4L55 = T4L23;

--T4L56 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT23
T4L56 = T4L24;

--T4L57 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT24
T4L57 = T4L25;

--T4L58 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT25
T4L58 = T4L26;

--T4L59 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT26
T4L59 = T4L27;

--T4L60 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT27
T4L60 = T4L28;

--T4L61 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_out2~DATAOUT28
T4L61 = T4L29;


--M1L3 is LSTM_cell2:u0|mac_pe:u0|res[0]~16
M1L3 = (T4L46 & (wbxh.bx[0] $ (VCC))) # (!T4L46 & (wbxh.bx[0] & VCC));

--M1L4 is LSTM_cell2:u0|mac_pe:u0|res[0]~17
M1L4 = CARRY((T4L46 & wbxh.bx[0]));


--M1L6 is LSTM_cell2:u0|mac_pe:u0|res[1]~18
M1L6 = (T4L47 & ((wbxh.bx[1] & (M1L4 & VCC)) # (!wbxh.bx[1] & (!M1L4)))) # (!T4L47 & ((wbxh.bx[1] & (!M1L4)) # (!wbxh.bx[1] & ((M1L4) # (GND)))));

--M1L7 is LSTM_cell2:u0|mac_pe:u0|res[1]~19
M1L7 = CARRY((T4L47 & (!wbxh.bx[1] & !M1L4)) # (!T4L47 & ((!M1L4) # (!wbxh.bx[1]))));


--M1L9 is LSTM_cell2:u0|mac_pe:u0|res[2]~20
M1L9 = ((T4L48 $ (wbxh.bx[2] $ (!M1L7)))) # (GND);

--M1L10 is LSTM_cell2:u0|mac_pe:u0|res[2]~21
M1L10 = CARRY((T4L48 & ((wbxh.bx[2]) # (!M1L7))) # (!T4L48 & (wbxh.bx[2] & !M1L7)));


--M1L12 is LSTM_cell2:u0|mac_pe:u0|res[3]~22
M1L12 = (T4L49 & ((wbxh.bx[3] & (M1L10 & VCC)) # (!wbxh.bx[3] & (!M1L10)))) # (!T4L49 & ((wbxh.bx[3] & (!M1L10)) # (!wbxh.bx[3] & ((M1L10) # (GND)))));

--M1L13 is LSTM_cell2:u0|mac_pe:u0|res[3]~23
M1L13 = CARRY((T4L49 & (!wbxh.bx[3] & !M1L10)) # (!T4L49 & ((!M1L10) # (!wbxh.bx[3]))));


--M1L15 is LSTM_cell2:u0|mac_pe:u0|res[4]~24
M1L15 = ((T4L50 $ (wbxh.bx[4] $ (!M1L13)))) # (GND);

--M1L16 is LSTM_cell2:u0|mac_pe:u0|res[4]~25
M1L16 = CARRY((T4L50 & ((wbxh.bx[4]) # (!M1L13))) # (!T4L50 & (wbxh.bx[4] & !M1L13)));


--M1L18 is LSTM_cell2:u0|mac_pe:u0|res[5]~26
M1L18 = (T4L51 & ((wbxh.bx[5] & (M1L16 & VCC)) # (!wbxh.bx[5] & (!M1L16)))) # (!T4L51 & ((wbxh.bx[5] & (!M1L16)) # (!wbxh.bx[5] & ((M1L16) # (GND)))));

--M1L19 is LSTM_cell2:u0|mac_pe:u0|res[5]~27
M1L19 = CARRY((T4L51 & (!wbxh.bx[5] & !M1L16)) # (!T4L51 & ((!M1L16) # (!wbxh.bx[5]))));


--M1L21 is LSTM_cell2:u0|mac_pe:u0|res[6]~28
M1L21 = ((T4L52 $ (wbxh.bx[6] $ (!M1L19)))) # (GND);

--M1L22 is LSTM_cell2:u0|mac_pe:u0|res[6]~29
M1L22 = CARRY((T4L52 & ((wbxh.bx[6]) # (!M1L19))) # (!T4L52 & (wbxh.bx[6] & !M1L19)));


--M2L24 is LSTM_cell2:u0|mac_pe:u1|res[7]~30
M2L24 = (T3L53 & ((wbxh.bh[7] & (M2L22 & VCC)) # (!wbxh.bh[7] & (!M2L22)))) # (!T3L53 & ((wbxh.bh[7] & (!M2L22)) # (!wbxh.bh[7] & ((M2L22) # (GND)))));

--M2L25 is LSTM_cell2:u0|mac_pe:u1|res[7]~31
M2L25 = CARRY((T3L53 & (!wbxh.bh[7] & !M2L22)) # (!T3L53 & ((!M2L22) # (!wbxh.bh[7]))));


--M2L27 is LSTM_cell2:u0|mac_pe:u1|res[8]~32
M2L27 = ((T3L54 $ (wbxh.bh[8] $ (!M2L25)))) # (GND);

--M2L28 is LSTM_cell2:u0|mac_pe:u1|res[8]~33
M2L28 = CARRY((T3L54 & ((wbxh.bh[8]) # (!M2L25))) # (!T3L54 & (wbxh.bh[8] & !M2L25)));


--M2L30 is LSTM_cell2:u0|mac_pe:u1|res[9]~34
M2L30 = (T3L55 & ((wbxh.bh[9] & (M2L28 & VCC)) # (!wbxh.bh[9] & (!M2L28)))) # (!T3L55 & ((wbxh.bh[9] & (!M2L28)) # (!wbxh.bh[9] & ((M2L28) # (GND)))));

--M2L31 is LSTM_cell2:u0|mac_pe:u1|res[9]~35
M2L31 = CARRY((T3L55 & (!wbxh.bh[9] & !M2L28)) # (!T3L55 & ((!M2L28) # (!wbxh.bh[9]))));


--M2L33 is LSTM_cell2:u0|mac_pe:u1|res[10]~36
M2L33 = ((T3L56 $ (wbxh.bh[10] $ (!M2L31)))) # (GND);

--M2L34 is LSTM_cell2:u0|mac_pe:u1|res[10]~37
M2L34 = CARRY((T3L56 & ((wbxh.bh[10]) # (!M2L31))) # (!T3L56 & (wbxh.bh[10] & !M2L31)));


--M2L36 is LSTM_cell2:u0|mac_pe:u1|res[11]~38
M2L36 = (T3L57 & ((wbxh.bh[11] & (M2L34 & VCC)) # (!wbxh.bh[11] & (!M2L34)))) # (!T3L57 & ((wbxh.bh[11] & (!M2L34)) # (!wbxh.bh[11] & ((M2L34) # (GND)))));

--M2L37 is LSTM_cell2:u0|mac_pe:u1|res[11]~39
M2L37 = CARRY((T3L57 & (!wbxh.bh[11] & !M2L34)) # (!T3L57 & ((!M2L34) # (!wbxh.bh[11]))));


--M2L39 is LSTM_cell2:u0|mac_pe:u1|res[12]~40
M2L39 = ((T3L58 $ (wbxh.bh[12] $ (!M2L37)))) # (GND);

--M2L40 is LSTM_cell2:u0|mac_pe:u1|res[12]~41
M2L40 = CARRY((T3L58 & ((wbxh.bh[12]) # (!M2L37))) # (!T3L58 & (wbxh.bh[12] & !M2L37)));


--M2L42 is LSTM_cell2:u0|mac_pe:u1|res[13]~42
M2L42 = (T3L59 & ((wbxh.bh[13] & (M2L40 & VCC)) # (!wbxh.bh[13] & (!M2L40)))) # (!T3L59 & ((wbxh.bh[13] & (!M2L40)) # (!wbxh.bh[13] & ((M2L40) # (GND)))));

--M2L43 is LSTM_cell2:u0|mac_pe:u1|res[13]~43
M2L43 = CARRY((T3L59 & (!wbxh.bh[13] & !M2L40)) # (!T3L59 & ((!M2L40) # (!wbxh.bh[13]))));


--M2L45 is LSTM_cell2:u0|mac_pe:u1|res[14]~44
M2L45 = ((T3L60 $ (wbxh.bh[14] $ (!M2L43)))) # (GND);

--M2L46 is LSTM_cell2:u0|mac_pe:u1|res[14]~45
M2L46 = CARRY((T3L60 & ((wbxh.bh[14]) # (!M2L43))) # (!T3L60 & (wbxh.bh[14] & !M2L43)));


--M2L48 is LSTM_cell2:u0|mac_pe:u1|res[15]~46
M2L48 = T3L61 $ (wbxh.bh[15] $ (M2L46));


--M1L24 is LSTM_cell2:u0|mac_pe:u0|res[7]~30
M1L24 = (T4L53 & ((wbxh.bx[7] & (M1L22 & VCC)) # (!wbxh.bx[7] & (!M1L22)))) # (!T4L53 & ((wbxh.bx[7] & (!M1L22)) # (!wbxh.bx[7] & ((M1L22) # (GND)))));

--M1L25 is LSTM_cell2:u0|mac_pe:u0|res[7]~31
M1L25 = CARRY((T4L53 & (!wbxh.bx[7] & !M1L22)) # (!T4L53 & ((!M1L22) # (!wbxh.bx[7]))));


--M1L27 is LSTM_cell2:u0|mac_pe:u0|res[8]~32
M1L27 = ((T4L54 $ (wbxh.bx[8] $ (!M1L25)))) # (GND);

--M1L28 is LSTM_cell2:u0|mac_pe:u0|res[8]~33
M1L28 = CARRY((T4L54 & ((wbxh.bx[8]) # (!M1L25))) # (!T4L54 & (wbxh.bx[8] & !M1L25)));


--M1L30 is LSTM_cell2:u0|mac_pe:u0|res[9]~34
M1L30 = (T4L55 & ((wbxh.bx[9] & (M1L28 & VCC)) # (!wbxh.bx[9] & (!M1L28)))) # (!T4L55 & ((wbxh.bx[9] & (!M1L28)) # (!wbxh.bx[9] & ((M1L28) # (GND)))));

--M1L31 is LSTM_cell2:u0|mac_pe:u0|res[9]~35
M1L31 = CARRY((T4L55 & (!wbxh.bx[9] & !M1L28)) # (!T4L55 & ((!M1L28) # (!wbxh.bx[9]))));


--M1L33 is LSTM_cell2:u0|mac_pe:u0|res[10]~36
M1L33 = ((T4L56 $ (wbxh.bx[10] $ (!M1L31)))) # (GND);

--M1L34 is LSTM_cell2:u0|mac_pe:u0|res[10]~37
M1L34 = CARRY((T4L56 & ((wbxh.bx[10]) # (!M1L31))) # (!T4L56 & (wbxh.bx[10] & !M1L31)));


--M1L36 is LSTM_cell2:u0|mac_pe:u0|res[11]~38
M1L36 = (T4L57 & ((wbxh.bx[11] & (M1L34 & VCC)) # (!wbxh.bx[11] & (!M1L34)))) # (!T4L57 & ((wbxh.bx[11] & (!M1L34)) # (!wbxh.bx[11] & ((M1L34) # (GND)))));

--M1L37 is LSTM_cell2:u0|mac_pe:u0|res[11]~39
M1L37 = CARRY((T4L57 & (!wbxh.bx[11] & !M1L34)) # (!T4L57 & ((!M1L34) # (!wbxh.bx[11]))));


--M1L39 is LSTM_cell2:u0|mac_pe:u0|res[12]~40
M1L39 = ((T4L58 $ (wbxh.bx[12] $ (!M1L37)))) # (GND);

--M1L40 is LSTM_cell2:u0|mac_pe:u0|res[12]~41
M1L40 = CARRY((T4L58 & ((wbxh.bx[12]) # (!M1L37))) # (!T4L58 & (wbxh.bx[12] & !M1L37)));


--M1L42 is LSTM_cell2:u0|mac_pe:u0|res[13]~42
M1L42 = (T4L59 & ((wbxh.bx[13] & (M1L40 & VCC)) # (!wbxh.bx[13] & (!M1L40)))) # (!T4L59 & ((wbxh.bx[13] & (!M1L40)) # (!wbxh.bx[13] & ((M1L40) # (GND)))));

--M1L43 is LSTM_cell2:u0|mac_pe:u0|res[13]~43
M1L43 = CARRY((T4L59 & (!wbxh.bx[13] & !M1L40)) # (!T4L59 & ((!M1L40) # (!wbxh.bx[13]))));


--M1L45 is LSTM_cell2:u0|mac_pe:u0|res[14]~44
M1L45 = ((T4L60 $ (wbxh.bx[14] $ (!M1L43)))) # (GND);

--M1L46 is LSTM_cell2:u0|mac_pe:u0|res[14]~45
M1L46 = CARRY((T4L60 & ((wbxh.bx[14]) # (!M1L43))) # (!T4L60 & (wbxh.bx[14] & !M1L43)));


--M1L48 is LSTM_cell2:u0|mac_pe:u0|res[15]~46
M1L48 = T4L61 $ (wbxh.bx[15] $ (M1L46));


--T3_mac_mult1 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
T3_mac_mult1_a_data = DATA(E8_Q[15], E8_Q[14], E8_Q[13], E8_Q[12], E8_Q[11], E8_Q[10], E8_Q[9], E8_Q[8], E8_Q[7], E8_Q[6], E8_Q[5], E8_Q[4], E8_Q[3], E8_Q[2], E8_Q[1], E8_Q[0]);
T3_mac_mult1_a_rep = SIGNED(T3_mac_mult1_a_data);
T3_mac_mult1_b_data = DATA(wbxh.wh[15], wbxh.wh[14], wbxh.wh[13], wbxh.wh[12], wbxh.wh[11], wbxh.wh[10], wbxh.wh[9], wbxh.wh[8], wbxh.wh[7], wbxh.wh[6], wbxh.wh[5], wbxh.wh[4], wbxh.wh[3], wbxh.wh[2], wbxh.wh[1], wbxh.wh[0]);
T3_mac_mult1_b_rep = SIGNED(T3_mac_mult1_b_data);
T3_mac_mult1_result = T3_mac_mult1_a_rep * T3_mac_mult1_b_rep;
T3_mac_mult1 = T3_mac_mult1_result[0];

--T3L2 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT1
T3L2 = T3_mac_mult1_result[1];

--T3L3 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT2
T3L3 = T3_mac_mult1_result[2];

--T3L4 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT3
T3L4 = T3_mac_mult1_result[3];

--T3L5 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT4
T3L5 = T3_mac_mult1_result[4];

--T3L6 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT5
T3L6 = T3_mac_mult1_result[5];

--T3L7 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT6
T3L7 = T3_mac_mult1_result[6];

--T3L8 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT7
T3L8 = T3_mac_mult1_result[7];

--T3L9 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT8
T3L9 = T3_mac_mult1_result[8];

--T3L10 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT9
T3L10 = T3_mac_mult1_result[9];

--T3L11 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT10
T3L11 = T3_mac_mult1_result[10];

--T3L12 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT11
T3L12 = T3_mac_mult1_result[11];

--T3L13 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT12
T3L13 = T3_mac_mult1_result[12];

--T3L14 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT13
T3L14 = T3_mac_mult1_result[13];

--T3L15 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT14
T3L15 = T3_mac_mult1_result[14];

--T3L16 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT15
T3L16 = T3_mac_mult1_result[15];

--T3L17 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT16
T3L17 = T3_mac_mult1_result[16];

--T3L18 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT17
T3L18 = T3_mac_mult1_result[17];

--T3L19 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT18
T3L19 = T3_mac_mult1_result[18];

--T3L20 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT19
T3L20 = T3_mac_mult1_result[19];

--T3L21 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT20
T3L21 = T3_mac_mult1_result[20];

--T3L22 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT21
T3L22 = T3_mac_mult1_result[21];

--T3L23 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT22
T3L23 = T3_mac_mult1_result[22];

--T3L24 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT23
T3L24 = T3_mac_mult1_result[23];

--T3L25 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT24
T3L25 = T3_mac_mult1_result[24];

--T3L26 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT25
T3L26 = T3_mac_mult1_result[25];

--T3L27 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT26
T3L27 = T3_mac_mult1_result[26];

--T3L28 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT27
T3L28 = T3_mac_mult1_result[27];

--T3L29 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT28
T3L29 = T3_mac_mult1_result[28];

--T3L30 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT29
T3L30 = T3_mac_mult1_result[29];

--T3L31 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT30
T3L31 = T3_mac_mult1_result[30];

--T3L32 is LSTM_cell2:u0|mac_pe:u1|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT31
T3L32 = T3_mac_mult1_result[31];


--T4_mac_mult1 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
T4_mac_mult1_a_data = DATA(A1L35, A1L42, A1L49, A1L56, A1L63, A1L70, A1L77, A1L84, A1L91, A1L98, A1L105, A1L114, A1L121, A1L128, A1L135, A1L142);
T4_mac_mult1_a_rep = SIGNED(T4_mac_mult1_a_data);
T4_mac_mult1_b_data = DATA(wbxh.wx[15], wbxh.wx[14], wbxh.wx[13], wbxh.wx[12], wbxh.wx[11], wbxh.wx[10], wbxh.wx[9], wbxh.wx[8], wbxh.wx[7], wbxh.wx[6], wbxh.wx[5], wbxh.wx[4], wbxh.wx[3], wbxh.wx[2], wbxh.wx[1], wbxh.wx[0]);
T4_mac_mult1_b_rep = SIGNED(T4_mac_mult1_b_data);
T4_mac_mult1_result = T4_mac_mult1_a_rep * T4_mac_mult1_b_rep;
T4_mac_mult1 = T4_mac_mult1_result[0];

--T4L2 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT1
T4L2 = T4_mac_mult1_result[1];

--T4L3 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT2
T4L3 = T4_mac_mult1_result[2];

--T4L4 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT3
T4L4 = T4_mac_mult1_result[3];

--T4L5 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT4
T4L5 = T4_mac_mult1_result[4];

--T4L6 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT5
T4L6 = T4_mac_mult1_result[5];

--T4L7 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT6
T4L7 = T4_mac_mult1_result[6];

--T4L8 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT7
T4L8 = T4_mac_mult1_result[7];

--T4L9 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT8
T4L9 = T4_mac_mult1_result[8];

--T4L10 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT9
T4L10 = T4_mac_mult1_result[9];

--T4L11 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT10
T4L11 = T4_mac_mult1_result[10];

--T4L12 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT11
T4L12 = T4_mac_mult1_result[11];

--T4L13 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT12
T4L13 = T4_mac_mult1_result[12];

--T4L14 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT13
T4L14 = T4_mac_mult1_result[13];

--T4L15 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT14
T4L15 = T4_mac_mult1_result[14];

--T4L16 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT15
T4L16 = T4_mac_mult1_result[15];

--T4L17 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT16
T4L17 = T4_mac_mult1_result[16];

--T4L18 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT17
T4L18 = T4_mac_mult1_result[17];

--T4L19 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT18
T4L19 = T4_mac_mult1_result[18];

--T4L20 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT19
T4L20 = T4_mac_mult1_result[19];

--T4L21 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT20
T4L21 = T4_mac_mult1_result[20];

--T4L22 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT21
T4L22 = T4_mac_mult1_result[21];

--T4L23 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT22
T4L23 = T4_mac_mult1_result[22];

--T4L24 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT23
T4L24 = T4_mac_mult1_result[23];

--T4L25 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT24
T4L25 = T4_mac_mult1_result[24];

--T4L26 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT25
T4L26 = T4_mac_mult1_result[25];

--T4L27 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT26
T4L27 = T4_mac_mult1_result[26];

--T4L28 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT27
T4L28 = T4_mac_mult1_result[27];

--T4L29 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT28
T4L29 = T4_mac_mult1_result[28];

--T4L30 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT29
T4L30 = T4_mac_mult1_result[29];

--T4L31 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT30
T4L31 = T4_mac_mult1_result[30];

--T4L32 is LSTM_cell2:u0|mac_pe:u0|lpm_mult:Mult0|mult_s5t:auto_generated|mac_mult1~DATAOUT31
T4L32 = T4_mac_mult1_result[31];


--w_ad[0] is w_ad[0]
w_ad[0] = OUTPUT(F1L147);


--w_ad[1] is w_ad[1]
w_ad[1] = OUTPUT(F1L150);


--w_ad[2] is w_ad[2]
w_ad[2] = OUTPUT(F1L153);


--w_ad[3] is w_ad[3]
w_ad[3] = OUTPUT(F1L155);


--w_ad[4] is w_ad[4]
w_ad[4] = OUTPUT(F1L157);


--output[0] is output[0]
output[0] = OUTPUT(E18_Q[0]);


--output[1] is output[1]
output[1] = OUTPUT(E18_Q[1]);


--output[2] is output[2]
output[2] = OUTPUT(E18_Q[2]);


--output[3] is output[3]
output[3] = OUTPUT(E18_Q[3]);


--output[4] is output[4]
output[4] = OUTPUT(E18_Q[4]);


--output[5] is output[5]
output[5] = OUTPUT(E18_Q[5]);


--output[6] is output[6]
output[6] = OUTPUT(E18_Q[6]);


--output[7] is output[7]
output[7] = OUTPUT(E18_Q[7]);


--output[8] is output[8]
output[8] = OUTPUT(E18_Q[8]);


--output[9] is output[9]
output[9] = OUTPUT(E18_Q[9]);


--output[10] is output[10]
output[10] = OUTPUT(E18_Q[10]);


--output[11] is output[11]
output[11] = OUTPUT(E18_Q[11]);


--output[12] is output[12]
output[12] = OUTPUT(E18_Q[12]);


--output[13] is output[13]
output[13] = OUTPUT(E18_Q[13]);


--output[14] is output[14]
output[14] = OUTPUT(E18_Q[14]);


--output[15] is output[15]
output[15] = OUTPUT(E18_Q[15]);


--ready is ready
ready = OUTPUT(cycle);


--done is done
done = OUTPUT(K30_q);


--b_ad[0] is b_ad[0]
b_ad[0] = INPUT();


--K4_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:1:ff|q
--register power-up is low

K4_q = DFFEAS(K3_q, clock, !reset,  ,  ,  ,  ,  ,  );


--K3_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:0:ff|q
--register power-up is low

K3_q = DFFEAS(K31_q, clock, !reset,  ,  ,  ,  ,  ,  );


--F1L146 is LSTM_cell2:u0|w_ad[0]~2
F1L146 = (K4_q & ((K3_q & (b_ad[0])) # (!K3_q & ((F1L1))))) # (!K4_q & (b_ad[0]));


--K31_q is flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
--register power-up is low

K31_q = DFFEAS(A1L9, clock, !reset,  ,  ,  ,  ,  ,  );


--F1L147 is LSTM_cell2:u0|w_ad[0]~3
F1L147 = (K31_q & (F1L13)) # (!K31_q & ((F1L146)));


--b_ad[1] is b_ad[1]
b_ad[1] = INPUT();


--F1L148 is LSTM_cell2:u0|w_ad[1]~4
F1L148 = (K31_q) # (K3_q);


--F1L149 is LSTM_cell2:u0|w_ad[1]~5
F1L149 = (K31_q) # ((K4_q & !K3_q));


--F1L150 is LSTM_cell2:u0|w_ad[1]~6
F1L150 = (F1L149 & (F1L151)) # (!F1L149 & ((b_ad[1] $ (F1L148))));


--b_ad[2] is b_ad[2]
b_ad[2] = INPUT();


--F1L152 is LSTM_cell2:u0|w_ad[2]~7
F1L152 = (F1L148 & (((F1L17) # (!F1L149)))) # (!F1L148 & (F1L5 & (F1L149)));


--F1L153 is LSTM_cell2:u0|w_ad[2]~8
F1L153 = (F1L149 & (((F1L152)))) # (!F1L149 & (b_ad[2] $ (((b_ad[1] & F1L152)))));


--b_ad[3] is b_ad[3]
b_ad[3] = INPUT();


--F1L11 is LSTM_cell2:u0|Add1~0
F1L11 = (b_ad[1] & b_ad[2]);


--F1L154 is LSTM_cell2:u0|w_ad[3]~9
F1L154 = (F1L149 & (((F1L148)))) # (!F1L149 & (b_ad[3] $ (((F1L11 & F1L148)))));


--F1L155 is LSTM_cell2:u0|w_ad[3]~10
F1L155 = (F1L149 & ((F1L154 & ((F1L19))) # (!F1L154 & (F1L7)))) # (!F1L149 & (((F1L154))));


--b_ad[4] is b_ad[4]
b_ad[4] = INPUT();


--F1L12 is LSTM_cell2:u0|Add1~1
F1L12 = b_ad[4] $ (((b_ad[1] & (b_ad[2] & b_ad[3]))));


--F1L156 is LSTM_cell2:u0|w_ad[4]~11
F1L156 = (F1L148 & (((F1L149)))) # (!F1L148 & ((F1L149 & (F1L9)) # (!F1L149 & ((b_ad[4])))));


--F1L157 is LSTM_cell2:u0|w_ad[4]~12
F1L157 = (F1L148 & ((F1L156 & ((F1L21))) # (!F1L156 & (F1L12)))) # (!F1L148 & (((F1L156))));


--K20_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:17:ff|q
--register power-up is low

K20_q = DFFEAS(K19_q, clock, !reset,  ,  ,  ,  ,  ,  );


--A1L106 is Mux11~0
A1L106 = (J1_counter_reg_bit[3] & J1_counter_reg_bit[0]);


--cycle is cycle
cycle = (!J1_counter_reg_bit[2] & (!J1_counter_reg_bit[1] & (K20_q & A1L106)));


--K30_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:9:ff|q
--register power-up is low

K30_q = DFFEAS(K29_q, clock, !reset,  ,  ,  ,  ,  ,  );


--clock is clock
clock = INPUT();


--reset is reset
reset = INPUT();


--start is start
start = INPUT();


--A1L9 is comb~0
A1L9 = (K20_q) # (start);


--clear is clear
clear = INPUT();


--K29_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:8:ff|q
--register power-up is low

K29_q = DFFEAS(K28_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E18L3 is output_layer:u1|nReg:r5|Q[0]~0
E18L3 = (clear) # (K29_q);


--K19_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:16:ff|q
--register power-up is low

K19_q = DFFEAS(K18_q, clock, !reset,  ,  ,  ,  ,  ,  );


--G1L29 is output_layer:u1|relu.d3[6]~0
G1L29 = (E14_Q[6] & !E14_Q[15]);


--G1L27 is output_layer:u1|relu.d3[4]~1
G1L27 = (E14_Q[4] & !E14_Q[15]);


--G1L28 is output_layer:u1|relu.d3[5]~2
G1L28 = (E14_Q[5] & !E14_Q[15]);


--G1L30 is output_layer:u1|relu.d3[7]~3
G1L30 = (E14_Q[7] & !E14_Q[15]);


--V1L25 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~0
V1L25 = (G1L29 & ((G1L27 & (G1L28)) # (!G1L27 & ((!G1L30) # (!G1L28))))) # (!G1L29 & (G1L27 & ((!G1L30) # (!G1L28))));


--G1L24 is output_layer:u1|relu.d3[1]~4
G1L24 = (E14_Q[1] & !E14_Q[15]);


--G1L23 is output_layer:u1|relu.d3[0]~5
G1L23 = (E14_Q[0] & !E14_Q[15]);


--G1L25 is output_layer:u1|relu.d3[2]~6
G1L25 = (E14_Q[2] & !E14_Q[15]);


--G1L26 is output_layer:u1|relu.d3[3]~7
G1L26 = (E14_Q[3] & !E14_Q[15]);


--V1L14 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~1
V1L14 = (G1L23 & (((!G1L26) # (!G1L25)))) # (!G1L23 & (G1L24 & (G1L25 & G1L26)));


--V1L24 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2
V1L24 = (G1L30 & (G1L28 $ (((G1L29) # (G1L27))))) # (!G1L30 & (G1L28 & ((!G1L27) # (!G1L29))));


--V1L13 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~3
V1L13 = (G1L26 & (((!G1L23 & !G1L24)) # (!G1L25))) # (!G1L26 & (G1L23 & (G1L24 & G1L25)));


--V1L23 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~4
V1L23 = (G1L30 & ((G1L27 & ((G1L28) # (G1L29))) # (!G1L27 & ((!G1L29))))) # (!G1L30 & (G1L27 $ (((G1L28 & G1L29)))));


--V1L12 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~5
V1L12 = (G1L24 & ((G1L26 & ((!G1L25))) # (!G1L26 & (!G1L23 & G1L25)))) # (!G1L24 & (G1L25 & ((!G1L23) # (!G1L26))));


--V1L22 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~6
V1L22 = (G1L29 & ((G1L30 & ((G1L27) # (G1L28))) # (!G1L30 & ((!G1L28))))) # (!G1L29 & (G1L30 $ (((G1L27 & G1L28)))));


--V1L11 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7
V1L11 = (G1L24 & ((G1L26 & ((G1L23) # (G1L25))) # (!G1L26 & ((!G1L25) # (!G1L23))))) # (!G1L24 & (G1L26 $ (((G1L23 & G1L25)))));


--V1L21 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~8
V1L21 = G1L29 $ (((G1L27 & (!G1L28 & G1L30)) # (!G1L27 & (G1L28))));


--V1L10 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~9
V1L10 = (G1L23 & ((G1L25 & (G1L24)) # (!G1L25 & ((!G1L26) # (!G1L24))))) # (!G1L23 & (G1L25 & ((!G1L26) # (!G1L24))));


--V1L20 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~10
V1L20 = (!E14_Q[15] & (E14_Q[5] $ (((!E14_Q[7] & E14_Q[4])))));


--V1L9 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~11
V1L9 = (G1L26 & (G1L24 $ (((G1L23) # (G1L25))))) # (!G1L26 & (G1L24 & ((!G1L25) # (!G1L23))));


--V1L19 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~12
V1L19 = (!E14_Q[15] & (E14_Q[7] $ (E14_Q[4])));


--V1L8 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~13
V1L8 = (G1L26 & ((G1L23 & ((G1L24) # (G1L25))) # (!G1L23 & ((!G1L25))))) # (!G1L26 & (G1L23 $ (((G1L24 & G1L25)))));


--V1L7 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~14
V1L7 = (G1L25 & ((G1L26 & ((G1L23) # (G1L24))) # (!G1L26 & ((!G1L24))))) # (!G1L25 & (G1L26 $ (((G1L23 & G1L24)))));


--V1L6 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~15
V1L6 = G1L25 $ (((G1L23 & (!G1L24 & G1L26)) # (!G1L23 & (G1L24))));


--V1L5 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~16
V1L5 = (!E14_Q[15] & (E14_Q[1] $ (((!E14_Q[3] & E14_Q[0])))));


--G1L36 is output_layer:u1|relu.d3[13]~8
G1L36 = (E14_Q[13] & !E14_Q[15]);


--G1L33 is output_layer:u1|relu.d3[10]~9
G1L33 = (E14_Q[10] & !E14_Q[15]);


--G1L31 is output_layer:u1|relu.d3[8]~10
G1L31 = (E14_Q[8] & !E14_Q[15]);


--G1L32 is output_layer:u1|relu.d3[9]~11
G1L32 = (E14_Q[9] & !E14_Q[15]);


--G1L34 is output_layer:u1|relu.d3[11]~12
G1L34 = (E14_Q[11] & !E14_Q[15]);


--V1L35 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][5]~17
V1L35 = G1L33 $ (((G1L31 & (!G1L32 & G1L34)) # (!G1L31 & (G1L32))));


--G1L35 is output_layer:u1|relu.d3[12]~13
G1L35 = (E14_Q[12] & !E14_Q[15]);


--V1L34 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][4]~18
V1L34 = (!E14_Q[15] & (E14_Q[9] $ (((!E14_Q[11] & E14_Q[8])))));


--V1L33 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][3]~19
V1L33 = (!E14_Q[15] & (E14_Q[8] $ (E14_Q[11])));


--K28_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:7:ff|q
--register power-up is low

K28_q = DFFEAS(K27_q, clock, !reset,  ,  ,  ,  ,  ,  );


--V1L26 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~20
V1L26 = (G1L30 & ((G1L28 & ((G1L29) # (G1L27))) # (!G1L28 & ((!G1L27) # (!G1L29))))) # (!G1L30 & (G1L28 $ (((G1L29 & G1L27)))));


--V1L15 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~21
V1L15 = G1L24 $ (((G1L23 & (G1L25 & G1L26))));


--G1L37 is output_layer:u1|relu.d3[14]~14
G1L37 = (E14_Q[14] & !E14_Q[15]);


--V1L36 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][6]~22
V1L36 = (G1L33 & ((G1L34 & ((G1L31) # (G1L32))) # (!G1L34 & ((!G1L32))))) # (!G1L33 & (G1L34 $ (((G1L31 & G1L32)))));


--V1_romout[1][11] is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][11]
V1_romout[1][11] = (G1L30 & ((G1L28 & ((!G1L29))) # (!G1L28 & (!G1L27 & G1L29)))) # (!G1L30 & (G1L29 & ((!G1L27) # (!G1L28))));


--V1L16 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][15]~23
V1L16 = (G1L25 & (((!E14_Q[3]) # (!E14_Q[1])) # (!E14_Q[0])));


--V1L37 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][7]~24
V1L37 = (G1L34 & ((G1L31 & ((G1L32) # (G1L33))) # (!G1L31 & ((!G1L33))))) # (!G1L34 & (G1L31 $ (((G1L32 & G1L33)))));


--V1L28 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][12]~25
V1L28 = (G1L30 & (((!G1L27 & !G1L28)) # (!G1L29))) # (!G1L30 & (G1L27 & (G1L28 & G1L29)));


--V1L17 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[0][16]~26
V1L17 = (G1L26 & (((!E14_Q[2]) # (!E14_Q[1])) # (!E14_Q[0])));


--V1L48 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][4]~27
V1L48 = (!E14_Q[15] & (E14_Q[13] $ (E14_Q[12])));


--V1L38 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][8]~28
V1L38 = (G1L34 & (G1L32 $ (((G1L31) # (G1L33))))) # (!G1L34 & (G1L32 & ((!G1L33) # (!G1L31))));


--V1L29 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][13]~29
V1L29 = (G1L27 & (((!G1L30) # (!G1L29)))) # (!G1L27 & (G1L28 & (G1L29 & G1L30)));


--V1L1 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|_~0
V1L1 = (G1L23 & (G1L24 & (G1L25 & G1L26)));


--V1L49 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][5]~30
V1L49 = (!E14_Q[15] & (E14_Q[14] $ (((!E14_Q[12] & E14_Q[13])))));


--V1L39 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][9]~31
V1L39 = (G1L31 & ((G1L33 & (G1L32)) # (!G1L33 & ((!G1L34) # (!G1L32))))) # (!G1L31 & (G1L33 & ((!G1L34) # (!G1L32))));


--V1L30 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][14]~32
V1L30 = G1L28 $ (((G1L29 & (G1L30 & G1L27))));


--V1_romout[3][6] is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][6]
V1_romout[3][6] = (!E14_Q[15] & ((E14_Q[14] & ((!E14_Q[13]))) # (!E14_Q[14] & (E14_Q[12] & E14_Q[13]))));


--V1L40 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][10]~33
V1L40 = (G1L32 & ((G1L34 & ((G1L31) # (G1L33))) # (!G1L34 & ((!G1L33) # (!G1L31))))) # (!G1L32 & (G1L34 $ (((G1L31 & G1L33)))));


--V1L31 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][15]~34
V1L31 = (G1L29 & (((!E14_Q[5]) # (!E14_Q[4])) # (!E14_Q[7])));


--V1_romout[3][7] is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][7]
V1_romout[3][7] = (!E14_Q[15] & (E14_Q[12] $ (((E14_Q[13] & E14_Q[14])))));


--V1L41 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][11]~35
V1L41 = (G1L32 & ((G1L34 & ((!G1L33))) # (!G1L34 & (!G1L31 & G1L33)))) # (!G1L32 & (G1L33 & ((!G1L31) # (!G1L34))));


--V1L32 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[1][16]~36
V1L32 = (G1L30 & (((!E14_Q[5]) # (!E14_Q[4])) # (!E14_Q[6])));


--V1L52 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][8]~37
V1L52 = (E14_Q[15]) # (((E14_Q[12] & E14_Q[14])) # (!E14_Q[13]));


--V1L42 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][12]~38
V1L42 = (G1L34 & (((!G1L31 & !G1L32)) # (!G1L33))) # (!G1L34 & (G1L31 & (G1L32 & G1L33)));


--V1L2 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|_~1
V1L2 = (G1L29 & (G1L30 & (G1L27 & G1L28)));


--V1L53 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][9]~39
V1L53 = (!E14_Q[15] & ((E14_Q[12] & ((E14_Q[13]) # (!E14_Q[14]))) # (!E14_Q[12] & ((E14_Q[14])))));


--V1L43 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][13]~40
V1L43 = (G1L31 & (((!G1L34) # (!G1L33)))) # (!G1L31 & (G1L32 & (G1L33 & G1L34)));


--V1_romout[3][10] is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][10]
V1_romout[3][10] = (!E14_Q[15] & (E14_Q[13] $ (((E14_Q[12] & E14_Q[14])))));


--V1L44 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][14]~41
V1L44 = G1L32 $ (((G1L31 & (G1L33 & G1L34))));


--V1_romout[3][11] is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[3][11]
V1_romout[3][11] = (E14_Q[14] & (!E14_Q[15] & ((!E14_Q[12]) # (!E14_Q[13]))));


--V1L45 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][15]~42
V1L45 = (G1L33 & (((!E14_Q[11]) # (!E14_Q[9])) # (!E14_Q[8])));


--V1L3 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|_~2
V1L3 = (E14_Q[13] & (E14_Q[12] & (E14_Q[14] & !E14_Q[15])));


--V1L46 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|romout[2][16]~43
V1L46 = (G1L34 & (((!E14_Q[10]) # (!E14_Q[9])) # (!E14_Q[8])));


--V1L4 is output_layer:u1|mac_pe:u5|lpm_mult:Mult0|multcore:mult_core|_~3
V1L4 = (G1L31 & (G1L32 & (G1L33 & G1L34)));


--K18_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:15:ff|q
--register power-up is low

K18_q = DFFEAS(K17_q, clock, !reset,  ,  ,  ,  ,  ,  );


--K27_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:6:ff|q
--register power-up is low

K27_q = DFFEAS(K26_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E17L6 is output_layer:u1|nReg:r4|Q[3]~0
E17L6 = (clear) # (K27_q);


--K21_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:0:ff|q
--register power-up is low

K21_q = DFFEAS(K42_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E14L18 is output_layer:u1|nReg:r1d|Q[15]~0
E14L18 = (clear) # (K21_q);


--M7_res[0] is output_layer:u1|mac_pe:u1d|res[0]
--register power-up is low

M7_res[0] = DFFEAS(AB2L9, clock,  ,  ,  ,  ,  ,  ,  );


--K17_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:14:ff|q
--register power-up is low

K17_q = DFFEAS(K16_q, clock, !reset,  ,  ,  ,  ,  ,  );


--V2L10 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~0
V2L10 = (E13_Q[4] & ((E13_Q[7] $ (E13_Q[5])))) # (!E13_Q[4] & (!E13_Q[5] & ((E13_Q[6]) # (E13_Q[7]))));


--V2L11 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~1
V2L11 = (V2L10 & !E13_Q[15]);


--V2L12 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~2
V2L12 = (!E13_Q[5] & !E13_Q[6]);


--V2L9 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~3
V2L9 = (!E13_Q[15] & (E13_Q[7] $ (((!E13_Q[4] & !V2L12)))));


--V2L8 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~4
V2L8 = (!E13_Q[15] & (E13_Q[6] $ (((E13_Q[5]) # (E13_Q[4])))));


--V2L5 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~5
V2L5 = (E13_Q[3] & (!E13_Q[15] & ((E13_Q[1]) # (E13_Q[2]))));


--V2L7 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~6
V2L7 = (!E13_Q[15] & (E13_Q[5] $ (E13_Q[4])));


--V2L3 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7
V2L3 = (E13_Q[1]) # ((E13_Q[0] & !E13_Q[3]));


--V2L4 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~8
V2L4 = (!E13_Q[15] & ((E13_Q[2] & ((V2L3))) # (!E13_Q[2] & (E13_Q[3] & !V2L3))));


--V2L6 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~9
V2L6 = (E13_Q[4] & !E13_Q[15]);


--V2L1 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~10
V2L1 = (E13_Q[0] & ((E13_Q[1]))) # (!E13_Q[0] & (E13_Q[2] & !E13_Q[1]));


--V2L2 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~11
V2L2 = (!E13_Q[15] & ((E13_Q[3] & (!E13_Q[1])) # (!E13_Q[3] & ((V2L1)))));


--V2L16 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][5]~12
V2L16 = (E13_Q[8] & !E13_Q[15]);


--K26_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:5:ff|q
--register power-up is low

K26_q = DFFEAS(K25_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E10_Q[4] is nReg:r0|Q[4]
--register power-up is low

E10_Q[4] = DFFEAS(E10L19, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[5] is nReg:r0|Q[5]
--register power-up is low

E10_Q[5] = DFFEAS(E10L20, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[7] is nReg:r0|Q[7]
--register power-up is low

E10_Q[7] = DFFEAS(E10L21, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[6] is nReg:r0|Q[6]
--register power-up is low

E10_Q[6] = DFFEAS(E10L22, clock, !reset,  , E10L17,  ,  ,  ,  );


--V3_romout[1][15] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][15]
V3_romout[1][15] = (E10_Q[4] & (E10_Q[5])) # (!E10_Q[4] & (!E10_Q[5] & ((E10_Q[7]) # (E10_Q[6]))));


--V3L29 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][14]~0
V3L29 = (!E10_Q[4] & ((E10_Q[7]) # ((E10_Q[6]) # (E10_Q[5]))));


--V3L28 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][13]~1
V3L28 = E10_Q[7] $ (((!E10_Q[4] & (!E10_Q[6] & !E10_Q[5]))));


--E10_Q[3] is nReg:r0|Q[3]
--register power-up is low

E10_Q[3] = DFFEAS(E10L23, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[0] is nReg:r0|Q[0]
--register power-up is low

E10_Q[0] = DFFEAS(E10L24, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[2] is nReg:r0|Q[2]
--register power-up is low

E10_Q[2] = DFFEAS(E10L25, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[1] is nReg:r0|Q[1]
--register power-up is low

E10_Q[1] = DFFEAS(E10L26, clock, !reset,  , E10L17,  ,  ,  ,  );


--V3L14 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][17]~2
V3L14 = (E10_Q[3] & ((E10_Q[0]) # ((E10_Q[2]) # (E10_Q[1]))));


--V3_romout[1][12] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][12]
V3_romout[1][12] = E10_Q[6] $ (((E10_Q[4]) # (E10_Q[5])));


--V3_romout[0][16] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][16]
V3_romout[0][16] = (E10_Q[2] & ((E10_Q[0]) # ((E10_Q[1])))) # (!E10_Q[2] & (!E10_Q[0] & (!E10_Q[1] & E10_Q[3])));


--V3_romout[1][11] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][11]
V3_romout[1][11] = (E10_Q[4] & (((E10_Q[7] & E10_Q[6])) # (!E10_Q[5]))) # (!E10_Q[4] & (((E10_Q[5]))));


--V3L12 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][15]~3
V3L12 = (E10_Q[0] & (E10_Q[1])) # (!E10_Q[0] & (!E10_Q[1] & ((E10_Q[3]) # (E10_Q[2]))));


--V3_romout[1][10] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][10]
V3_romout[1][10] = E10_Q[4] $ (((E10_Q[7] & (E10_Q[6] & E10_Q[5]))));


--V3L11 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~4
V3L11 = (!E10_Q[0] & ((E10_Q[3]) # ((E10_Q[2]) # (E10_Q[1]))));


--V3_romout[1][9] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][9]
V3_romout[1][9] = (E10_Q[7] & (((!E10_Q[5]) # (!E10_Q[6])))) # (!E10_Q[7] & (E10_Q[4] & (E10_Q[6] & E10_Q[5])));


--V3L10 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~5
V3L10 = E10_Q[3] $ (((!E10_Q[0] & (!E10_Q[2] & !E10_Q[1]))));


--V3_romout[1][8] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][8]
V3_romout[1][8] = (E10_Q[7] & ((E10_Q[6] $ (E10_Q[5])))) # (!E10_Q[7] & (E10_Q[6] & ((!E10_Q[5]) # (!E10_Q[4]))));


--V3L9 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~6
V3L9 = E10_Q[2] $ (((E10_Q[0]) # (E10_Q[1])));


--V3_romout[1][7] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][7]
V3_romout[1][7] = (E10_Q[7] & ((E10_Q[4] & ((E10_Q[6]) # (!E10_Q[5]))) # (!E10_Q[4] & (E10_Q[6] & !E10_Q[5])))) # (!E10_Q[7] & (E10_Q[5] $ (((E10_Q[4] & E10_Q[6])))));


--V3_romout[0][11] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][11]
V3_romout[0][11] = (E10_Q[0] & (((E10_Q[3] & E10_Q[2])) # (!E10_Q[1]))) # (!E10_Q[0] & (((E10_Q[1]))));


--V3_romout[1][6] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][6]
V3_romout[1][6] = (E10_Q[7] & (E10_Q[5] $ (E10_Q[4] $ (!E10_Q[6])))) # (!E10_Q[7] & ((E10_Q[4] & ((!E10_Q[6]))) # (!E10_Q[4] & (E10_Q[5] & E10_Q[6]))));


--V3L7 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7
V3L7 = E10_Q[0] $ (((E10_Q[3] & (E10_Q[2] & E10_Q[1]))));


--V3_romout[1][5] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][5]
V3_romout[1][5] = (E10_Q[4] & ((E10_Q[7] $ (E10_Q[5])))) # (!E10_Q[4] & (!E10_Q[5] & ((E10_Q[6]) # (E10_Q[7]))));


--V7L7 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~0
V7L7 = (E10_Q[3] & (((!E10_Q[1]) # (!E10_Q[2])))) # (!E10_Q[3] & (E10_Q[0] & (E10_Q[2] & E10_Q[1])));


--V3_romout[1][4] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][4]
V3_romout[1][4] = E10_Q[7] $ (((!E10_Q[4] & ((E10_Q[6]) # (E10_Q[5])))));


--V7L6 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~1
V7L6 = (E10_Q[3] & ((E10_Q[2] $ (E10_Q[1])))) # (!E10_Q[3] & (E10_Q[2] & ((!E10_Q[1]) # (!E10_Q[0]))));


--V7L5 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~2
V7L5 = (E10_Q[3] & ((E10_Q[0] & ((E10_Q[2]) # (!E10_Q[1]))) # (!E10_Q[0] & (E10_Q[2] & !E10_Q[1])))) # (!E10_Q[3] & (E10_Q[1] $ (((E10_Q[0] & E10_Q[2])))));


--V3L16 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8
V3L16 = E10_Q[4] $ (E10_Q[5]);


--V3_romout[0][6] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][6]
V3_romout[0][6] = (E10_Q[3] & (E10_Q[1] $ (E10_Q[0] $ (!E10_Q[2])))) # (!E10_Q[3] & ((E10_Q[0] & ((!E10_Q[2]))) # (!E10_Q[0] & (E10_Q[1] & E10_Q[2]))));


--V3_romout[0][5] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][5]
V3_romout[0][5] = (E10_Q[0] & ((E10_Q[3] $ (E10_Q[1])))) # (!E10_Q[0] & (!E10_Q[1] & ((E10_Q[2]) # (E10_Q[3]))));


--E10_Q[14] is nReg:r0|Q[14]
--register power-up is low

E10_Q[14] = DFFEAS(E10L27, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[12] is nReg:r0|Q[12]
--register power-up is low

E10_Q[12] = DFFEAS(E10L28, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[13] is nReg:r0|Q[13]
--register power-up is low

E10_Q[13] = DFFEAS(E10L29, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[15] is nReg:r0|Q[15]
--register power-up is low

E10_Q[15] = DFFEAS(E10L30, clock, !reset,  , E10L17,  ,  ,  ,  );


--V3_romout[3][7] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][7]
V3_romout[3][7] = E10_Q[13] $ (E10_Q[15] $ (((E10_Q[14] & E10_Q[12]))));


--E10_Q[11] is nReg:r0|Q[11]
--register power-up is low

E10_Q[11] = DFFEAS(E10L31, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[10] is nReg:r0|Q[10]
--register power-up is low

E10_Q[10] = DFFEAS(E10L32, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[8] is nReg:r0|Q[8]
--register power-up is low

E10_Q[8] = DFFEAS(E10L33, clock, !reset,  , E10L17,  ,  ,  ,  );


--E10_Q[9] is nReg:r0|Q[9]
--register power-up is low

E10_Q[9] = DFFEAS(E10L34, clock, !reset,  , E10L17,  ,  ,  ,  );


--V3_romout[2][11] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][11]
V3_romout[2][11] = (E10_Q[8] & (((E10_Q[11] & E10_Q[10])) # (!E10_Q[9]))) # (!E10_Q[8] & (((E10_Q[9]))));


--V3L53 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][6]~9
V3L53 = (E10_Q[12] & (((!E10_Q[14])))) # (!E10_Q[12] & (E10_Q[14] & ((E10_Q[13]) # (E10_Q[15]))));


--V3_romout[2][10] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][10]
V3_romout[2][10] = E10_Q[8] $ (((E10_Q[11] & (E10_Q[10] & E10_Q[9]))));


--V3_romout[3][15] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][15]
V3_romout[3][15] = (E10_Q[13] & ((E10_Q[15]) # ((E10_Q[12])))) # (!E10_Q[13] & (!E10_Q[15] & (!E10_Q[12] & E10_Q[14])));


--V3_romout[2][9] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][9]
V3_romout[2][9] = (E10_Q[11] & (((!E10_Q[9]) # (!E10_Q[10])))) # (!E10_Q[11] & (E10_Q[8] & (E10_Q[10] & E10_Q[9])));


--V3_romout[3][4] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][4]
V3_romout[3][4] = E10_Q[15] $ (((!E10_Q[12] & ((E10_Q[14]) # (E10_Q[13])))));


--V3_romout[2][8] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][8]
V3_romout[2][8] = (E10_Q[11] & ((E10_Q[10] $ (E10_Q[9])))) # (!E10_Q[11] & (E10_Q[10] & ((!E10_Q[9]) # (!E10_Q[8]))));


--V3_romout[3][3] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][3]
V3_romout[3][3] = E10_Q[14] $ (((E10_Q[13]) # (E10_Q[12])));


--V3_romout[2][7] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][7]
V3_romout[2][7] = (E10_Q[11] & ((E10_Q[8] & ((E10_Q[10]) # (!E10_Q[9]))) # (!E10_Q[8] & (E10_Q[10] & !E10_Q[9])))) # (!E10_Q[11] & (E10_Q[9] $ (((E10_Q[8] & E10_Q[10])))));


--V3L50 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][2]~10
V3L50 = E10_Q[13] $ (E10_Q[12]);


--V3_romout[2][6] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][6]
V3_romout[2][6] = (E10_Q[11] & (E10_Q[9] $ (E10_Q[8] $ (!E10_Q[10])))) # (!E10_Q[11] & ((E10_Q[8] & ((!E10_Q[10]))) # (!E10_Q[8] & (E10_Q[9] & E10_Q[10]))));


--V3_romout[2][5] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][5]
V3_romout[2][5] = (E10_Q[8] & ((E10_Q[11] $ (E10_Q[9])))) # (!E10_Q[8] & (!E10_Q[9] & ((E10_Q[10]) # (E10_Q[11]))));


--V3_romout[2][4] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][4]
V3_romout[2][4] = E10_Q[11] $ (((!E10_Q[8] & ((E10_Q[10]) # (E10_Q[9])))));


--V3_romout[2][12] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][12]
V3_romout[2][12] = E10_Q[10] $ (((E10_Q[8]) # (E10_Q[9])));


--V3L35 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][2]~11
V3L35 = E10_Q[8] $ (E10_Q[9]);


--K42_q is flip_flop_chain:ff1|d_flip_flop:\gen_ff:0:ff|q
--register power-up is low

K42_q = DFFEAS(cycle, clock, !reset,  ,  ,  ,  ,  ,  );


--V3L33 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][17]~12
V3L33 = (E10_Q[7] & ((E10_Q[4]) # ((E10_Q[6]) # (E10_Q[5]))));


--V3_romout[1][16] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][16]
V3_romout[1][16] = (E10_Q[6] & ((E10_Q[4]) # ((E10_Q[5])))) # (!E10_Q[6] & (!E10_Q[4] & (!E10_Q[5] & E10_Q[7])));


--V3L63 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][16]~13
V3L63 = (E10_Q[14] & ((E10_Q[13]) # ((E10_Q[15]) # (E10_Q[12]))));


--V3L61 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][14]~14
V3L61 = (E10_Q[15] & (((!E10_Q[12])))) # (!E10_Q[15] & ((E10_Q[12]) # ((!E10_Q[14] & !E10_Q[13]))));


--V3L60 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][13]~15
V3L60 = (!E10_Q[15] & ((E10_Q[14]) # ((E10_Q[13]) # (E10_Q[12]))));


--V3L48 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][17]~16
V3L48 = (E10_Q[11] & ((E10_Q[8]) # ((E10_Q[10]) # (E10_Q[9]))));


--V3_romout[3][12] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][12]
V3_romout[3][12] = E10_Q[14] $ (((E10_Q[13]) # ((E10_Q[15]) # (E10_Q[12]))));


--V3_romout[2][16] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][16]
V3_romout[2][16] = (E10_Q[10] & ((E10_Q[8]) # ((E10_Q[9])))) # (!E10_Q[10] & (!E10_Q[8] & (!E10_Q[9] & E10_Q[11])));


--V3_romout[3][11] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][11]
V3_romout[3][11] = E10_Q[13] $ (((E10_Q[15]) # (E10_Q[12])));


--V3_romout[2][15] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][15]
V3_romout[2][15] = (E10_Q[8] & (E10_Q[9])) # (!E10_Q[8] & (!E10_Q[9] & ((E10_Q[11]) # (E10_Q[10]))));


--V3L57 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][10]~17
V3L57 = E10_Q[15] $ (E10_Q[12]);


--V3L45 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[2][14]~18
V3L45 = (!E10_Q[8] & ((E10_Q[11]) # ((E10_Q[10]) # (E10_Q[9]))));


--V3_romout[3][9] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][9]
V3_romout[3][9] = (E10_Q[15] & ((E10_Q[14]) # ((E10_Q[13])))) # (!E10_Q[15] & (E10_Q[14] & (E10_Q[13] & E10_Q[12])));


--V5L32 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][16]~0
V5L32 = E10_Q[11] $ (((!E10_Q[8] & (!E10_Q[10] & !E10_Q[9]))));


--V3_romout[3][8] is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[3][8]
V3_romout[3][8] = (E10_Q[14] & ((E10_Q[15] & ((E10_Q[12]) # (E10_Q[13]))) # (!E10_Q[15] & ((!E10_Q[13]) # (!E10_Q[12]))))) # (!E10_Q[14] & (E10_Q[15] & ((!E10_Q[13]))));


--V2L13 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~13
V2L13 = (E13_Q[6] & ((E13_Q[5]) # ((E13_Q[4] & !E13_Q[7])))) # (!E13_Q[6] & (!E13_Q[5] & ((E13_Q[7]))));


--V2L14 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~14
V2L14 = (V2L13 & !E13_Q[15]);


--V2L17 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][6]~15
V2L17 = (!E13_Q[15] & (E13_Q[8] $ (E13_Q[9])));


--V2L15 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~16
V2L15 = (E13_Q[7] & (!E13_Q[15] & ((E13_Q[5]) # (E13_Q[6]))));


--V2L18 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][7]~17
V2L18 = (!E13_Q[15] & (E13_Q[10] $ (((E13_Q[8]) # (E13_Q[9])))));


--V2L22 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][10]~18
V2L22 = (!E13_Q[9] & !E13_Q[10]);


--V2L19 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][8]~19
V2L19 = (!E13_Q[15] & (E13_Q[11] $ (((!E13_Q[8] & !V2L22)))));


--G1L22 is output_layer:u1|relu.d2[12]~0
G1L22 = (E13_Q[12] & !E13_Q[15]);


--V2L20 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][9]~20
V2L20 = (E13_Q[8] & ((E13_Q[11] $ (E13_Q[9])))) # (!E13_Q[8] & (!E13_Q[9] & ((E13_Q[10]) # (E13_Q[11]))));


--V2L21 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][9]~21
V2L21 = (V2L20 & !E13_Q[15]);


--V2_romout[3][6] is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[3][6]
V2_romout[3][6] = (!E13_Q[15] & (E13_Q[12] $ (E13_Q[13])));


--V2L23 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][10]~22
V2L23 = (E13_Q[10] & ((E13_Q[9]) # ((E13_Q[8] & !E13_Q[11])))) # (!E13_Q[10] & (!E13_Q[9] & ((E13_Q[11]))));


--V2L24 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][10]~23
V2L24 = (V2L23 & !E13_Q[15]);


--V2L28 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[3][7]~24
V2L28 = (!E13_Q[15] & (E13_Q[14] $ (((E13_Q[12]) # (E13_Q[13])))));


--V2L25 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[2][11]~25
V2L25 = (E13_Q[11] & (!E13_Q[15] & ((E13_Q[9]) # (E13_Q[10]))));


--V2L29 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[3][8]~26
V2L29 = (!E13_Q[15] & (!E13_Q[12] & ((E13_Q[13]) # (E13_Q[14]))));


--V2_romout[3][9] is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[3][9]
V2_romout[3][9] = (!E13_Q[15] & ((E13_Q[12] & (E13_Q[13])) # (!E13_Q[12] & (!E13_Q[13] & E13_Q[14]))));


--V2L31 is output_layer:u1|mac_pe:u4|lpm_mult:Mult0|multcore:mult_core|romout[3][10]~27
V2L31 = (E13_Q[14] & (!E13_Q[15] & ((E13_Q[12]) # (E13_Q[13]))));


--K16_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:13:ff|q
--register power-up is low

K16_q = DFFEAS(K15_q, clock, !reset,  ,  ,  ,  ,  ,  );


--K25_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:4:ff|q
--register power-up is low

K25_q = DFFEAS(K24_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E16L18 is output_layer:u1|nReg:r3|Q[15]~0
E16L18 = (clear) # (K25_q);


--E8_Q[4] is LSTM_cell2:u0|nReg:r7|Q[4]
--register power-up is low

E8_Q[4] = DFFEAS(E8L19, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L19 is nReg:r0|Q~0
E10L19 = (E8_Q[4] & !clear);


--E10L17 is nReg:r0|Q[14]~1
E10L17 = (cycle) # (clear);


--E8_Q[5] is LSTM_cell2:u0|nReg:r7|Q[5]
--register power-up is low

E8_Q[5] = DFFEAS(E8L20, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L20 is nReg:r0|Q~2
E10L20 = (E8_Q[5] & !clear);


--E8_Q[7] is LSTM_cell2:u0|nReg:r7|Q[7]
--register power-up is low

E8_Q[7] = DFFEAS(E8L21, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L21 is nReg:r0|Q~3
E10L21 = (E8_Q[7] & !clear);


--E8_Q[6] is LSTM_cell2:u0|nReg:r7|Q[6]
--register power-up is low

E8_Q[6] = DFFEAS(E8L22, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L22 is nReg:r0|Q~4
E10L22 = (E8_Q[6] & !clear);


--E8_Q[3] is LSTM_cell2:u0|nReg:r7|Q[3]
--register power-up is low

E8_Q[3] = DFFEAS(E8L23, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L23 is nReg:r0|Q~5
E10L23 = (E8_Q[3] & !clear);


--E8_Q[0] is LSTM_cell2:u0|nReg:r7|Q[0]
--register power-up is low

E8_Q[0] = DFFEAS(E8L24, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L24 is nReg:r0|Q~6
E10L24 = (E8_Q[0] & !clear);


--E8_Q[2] is LSTM_cell2:u0|nReg:r7|Q[2]
--register power-up is low

E8_Q[2] = DFFEAS(E8L25, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L25 is nReg:r0|Q~7
E10L25 = (E8_Q[2] & !clear);


--E8_Q[1] is LSTM_cell2:u0|nReg:r7|Q[1]
--register power-up is low

E8_Q[1] = DFFEAS(E8L26, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L26 is nReg:r0|Q~8
E10L26 = (E8_Q[1] & !clear);


--E8_Q[14] is LSTM_cell2:u0|nReg:r7|Q[14]
--register power-up is low

E8_Q[14] = DFFEAS(E8L27, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L27 is nReg:r0|Q~9
E10L27 = (E8_Q[14] & !clear);


--E8_Q[12] is LSTM_cell2:u0|nReg:r7|Q[12]
--register power-up is low

E8_Q[12] = DFFEAS(E8L28, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L28 is nReg:r0|Q~10
E10L28 = (E8_Q[12] & !clear);


--E8_Q[13] is LSTM_cell2:u0|nReg:r7|Q[13]
--register power-up is low

E8_Q[13] = DFFEAS(E8L29, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L29 is nReg:r0|Q~11
E10L29 = (E8_Q[13] & !clear);


--E8_Q[15] is LSTM_cell2:u0|nReg:r7|Q[15]
--register power-up is low

E8_Q[15] = DFFEAS(E8L30, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L30 is nReg:r0|Q~12
E10L30 = (E8_Q[15] & !clear);


--E8_Q[11] is LSTM_cell2:u0|nReg:r7|Q[11]
--register power-up is low

E8_Q[11] = DFFEAS(E8L31, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L31 is nReg:r0|Q~13
E10L31 = (E8_Q[11] & !clear);


--E8_Q[10] is LSTM_cell2:u0|nReg:r7|Q[10]
--register power-up is low

E8_Q[10] = DFFEAS(E8L32, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L32 is nReg:r0|Q~14
E10L32 = (E8_Q[10] & !clear);


--E8_Q[8] is LSTM_cell2:u0|nReg:r7|Q[8]
--register power-up is low

E8_Q[8] = DFFEAS(E8L33, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L33 is nReg:r0|Q~15
E10L33 = (E8_Q[8] & !clear);


--E8_Q[9] is LSTM_cell2:u0|nReg:r7|Q[9]
--register power-up is low

E8_Q[9] = DFFEAS(E8L34, clock, !reset,  , E8L16,  ,  ,  ,  );


--E10L34 is nReg:r0|Q~16
E10L34 = (E8_Q[9] & !clear);


--K15_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:12:ff|q
--register power-up is low

K15_q = DFFEAS(K14_q, clock, !reset,  ,  ,  ,  ,  ,  );


--G1L11 is output_layer:u1|relu.d1[4]~0
G1L11 = (E12_Q[4] & !E12_Q[15]);


--G1L14 is output_layer:u1|relu.d1[7]~1
G1L14 = (E12_Q[7] & !E12_Q[15]);


--G1L12 is output_layer:u1|relu.d1[5]~2
G1L12 = (E12_Q[5] & !E12_Q[15]);


--G1L13 is output_layer:u1|relu.d1[6]~3
G1L13 = (E12_Q[6] & !E12_Q[15]);


--V4L27 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~57
V4L27 = (G1L11 & ((G1L14 & ((G1L12) # (!G1L13))) # (!G1L14 & (!G1L12)))) # (!G1L11 & (!G1L12 & ((G1L14) # (G1L13))));


--V4L26 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~58
V4L26 = (G1L14 & (G1L11 $ (((!G1L12 & !G1L13))))) # (!G1L14 & (!G1L11 & ((G1L12) # (G1L13))));


--V4L33 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][14]~59
V4L33 = G1L13 $ (((!G1L12 & ((G1L14) # (!G1L11)))));


--V4_romout[1][6] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][6]
V4_romout[1][6] = (!E12_Q[15] & (E12_Q[5] $ (((!E12_Q[7] & E12_Q[4])))));


--V4L24 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~60
V4L24 = (!E12_Q[15] & (E12_Q[4] $ (E12_Q[7])));


--V4_romout[0][6] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][6]
V4_romout[0][6] = (!E12_Q[15] & (E12_Q[1] $ (((!E12_Q[3] & E12_Q[0])))));


--V4L38 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][5]~61
V4L38 = (!E12_Q[15] & (E12_Q[11] $ (E12_Q[8])));


--G1L17 is output_layer:u1|relu.d1[10]~4
G1L17 = (E12_Q[10] & !E12_Q[15]);


--G1L16 is output_layer:u1|relu.d1[9]~5
G1L16 = (E12_Q[9] & !E12_Q[15]);


--G1L15 is output_layer:u1|relu.d1[8]~6
G1L15 = (E12_Q[8] & !E12_Q[15]);


--K24_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:3:ff|q
--register power-up is low

K24_q = DFFEAS(K23_q, clock, !reset,  ,  ,  ,  ,  ,  );


--V5_romout[1][13] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][13]
V5_romout[1][13] = (E10_Q[4] & (((!E10_Q[7])))) # (!E10_Q[4] & (E10_Q[7] & ((E10_Q[6]) # (E10_Q[5]))));


--V5L10 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][17]~1
V5L10 = (E10_Q[3]) # ((E10_Q[0]) # ((E10_Q[2]) # (E10_Q[1])));


--V3L32 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][16]~19
V3L32 = (E10_Q[5] & (((!E10_Q[6])))) # (!E10_Q[5] & ((E10_Q[7] & ((E10_Q[4]) # (E10_Q[6]))) # (!E10_Q[7] & ((!E10_Q[6]) # (!E10_Q[4])))));


--V5_romout[0][16] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][16]
V5_romout[0][16] = (E10_Q[2] & (((!E10_Q[3])))) # (!E10_Q[2] & ((E10_Q[1] & ((!E10_Q[3]))) # (!E10_Q[1] & ((E10_Q[0]) # (E10_Q[3])))));


--V3L19 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~20
V3L19 = (E10_Q[5] & ((E10_Q[7]) # ((!E10_Q[4])))) # (!E10_Q[5] & ((E10_Q[7] & (E10_Q[4] & !E10_Q[6])) # (!E10_Q[7] & ((E10_Q[4]) # (!E10_Q[6])))));


--V5_romout[0][15] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][15]
V5_romout[0][15] = E10_Q[2] $ (((E10_Q[1]) # ((!E10_Q[3] & E10_Q[0]))));


--V5_romout[1][10] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][10]
V5_romout[1][10] = (E10_Q[7] & ((E10_Q[4] & ((E10_Q[5]) # (E10_Q[6]))) # (!E10_Q[4] & ((!E10_Q[6]))))) # (!E10_Q[7] & (!E10_Q[4] & ((E10_Q[5]) # (E10_Q[6]))));


--V5L7 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~2
V5L7 = E10_Q[1] $ (((!E10_Q[3] & E10_Q[0])));


--V5_romout[1][9] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][9]
V5_romout[1][9] = (E10_Q[7] & ((E10_Q[6]) # ((E10_Q[4] & E10_Q[5])))) # (!E10_Q[7] & ((E10_Q[6] & ((!E10_Q[5]))) # (!E10_Q[6] & ((E10_Q[4]) # (E10_Q[5])))));


--V5L6 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~3
V5L6 = (E10_Q[0] & (((!E10_Q[3])))) # (!E10_Q[0] & (E10_Q[3] & ((E10_Q[2]) # (E10_Q[1]))));


--V5_romout[1][8] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][8]
V5_romout[1][8] = E10_Q[7] $ (E10_Q[5] $ (((E10_Q[4] & !E10_Q[6]))));


--V5_romout[0][12] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][12]
V5_romout[0][12] = (E10_Q[2] & ((E10_Q[1]) # ((E10_Q[0] & !E10_Q[3])))) # (!E10_Q[2] & (!E10_Q[1] & (!E10_Q[0] & E10_Q[3])));


--V5L12 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~4
V5L12 = E10_Q[4] $ (E10_Q[6]);


--V5L4 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~5
V5L4 = (E10_Q[0] & ((E10_Q[3] & (E10_Q[2] & !E10_Q[1])) # (!E10_Q[3] & ((E10_Q[1]))))) # (!E10_Q[0] & (!E10_Q[1] & ((E10_Q[2]) # (E10_Q[3]))));


--V5L3 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~6
V5L3 = (E10_Q[3] & ((E10_Q[0] & ((E10_Q[1]) # (E10_Q[2]))) # (!E10_Q[0] & ((!E10_Q[2]))))) # (!E10_Q[3] & (!E10_Q[0] & ((E10_Q[1]) # (E10_Q[2]))));


--V5L2 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~7
V5L2 = (E10_Q[3] & ((E10_Q[2]) # ((E10_Q[0] & E10_Q[1])))) # (!E10_Q[3] & ((E10_Q[2] & ((!E10_Q[1]))) # (!E10_Q[2] & ((E10_Q[0]) # (E10_Q[1])))));


--V5_romout[2][9] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][9]
V5_romout[2][9] = (E10_Q[11] & ((E10_Q[10]) # ((E10_Q[8] & E10_Q[9])))) # (!E10_Q[11] & ((E10_Q[10] & ((!E10_Q[9]))) # (!E10_Q[10] & ((E10_Q[8]) # (E10_Q[9])))));


--V5_romout[2][8] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][8]
V5_romout[2][8] = E10_Q[11] $ (E10_Q[9] $ (((E10_Q[8] & !E10_Q[10]))));


--V5L22 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][7]~8
V5L22 = E10_Q[8] $ (E10_Q[10]);


--V5_romout[1][15] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][15]
V5_romout[1][15] = E10_Q[6] $ (((E10_Q[5]) # ((!E10_Q[7] & E10_Q[4]))));


--V5_romout[1][14] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][14]
V5_romout[1][14] = E10_Q[5] $ (((!E10_Q[7] & E10_Q[4])));


--V5L35 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[3][7]~9
V5L35 = E10_Q[14] $ (E10_Q[12]);


--V5_romout[2][11] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][11]
V5_romout[2][11] = (E10_Q[8] & ((E10_Q[11] & (E10_Q[10] & !E10_Q[9])) # (!E10_Q[11] & ((E10_Q[9]))))) # (!E10_Q[8] & (!E10_Q[9] & ((E10_Q[10]) # (E10_Q[11]))));


--V5_romout[2][10] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][10]
V5_romout[2][10] = (E10_Q[11] & ((E10_Q[8] & ((E10_Q[9]) # (E10_Q[10]))) # (!E10_Q[8] & ((!E10_Q[10]))))) # (!E10_Q[11] & (!E10_Q[8] & ((E10_Q[9]) # (E10_Q[10]))));


--V5_romout[1][16] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][16]
V5_romout[1][16] = (E10_Q[6] & (((!E10_Q[7])))) # (!E10_Q[6] & ((E10_Q[5] & ((!E10_Q[7]))) # (!E10_Q[5] & ((E10_Q[4]) # (E10_Q[7])))));


--V5_romout[3][8] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[3][8]
V5_romout[3][8] = E10_Q[13] $ (E10_Q[15] $ (((E10_Q[12] & !E10_Q[14]))));


--V5_romout[2][12] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][12]
V5_romout[2][12] = (E10_Q[10] & ((E10_Q[9]) # ((E10_Q[8] & !E10_Q[11])))) # (!E10_Q[10] & (!E10_Q[9] & (!E10_Q[8] & E10_Q[11])));


--V5L20 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[1][17]~10
V5L20 = (E10_Q[7]) # ((E10_Q[4]) # ((E10_Q[6]) # (E10_Q[5])));


--V5L33 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][17]~11
V5L33 = (E10_Q[11]) # ((E10_Q[8]) # ((E10_Q[10]) # (E10_Q[9])));


--V5_romout[2][16] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][16]
V5_romout[2][16] = (E10_Q[10] & (((!E10_Q[11])))) # (!E10_Q[10] & ((E10_Q[9] & ((!E10_Q[11]))) # (!E10_Q[9] & ((E10_Q[8]) # (E10_Q[11])))));


--V5_romout[2][15] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][15]
V5_romout[2][15] = E10_Q[10] $ (((E10_Q[9]) # ((!E10_Q[11] & E10_Q[8]))));


--V5L29 is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][14]~12
V5L29 = E10_Q[9] $ (((E10_Q[11]) # (!E10_Q[8])));


--V5_romout[3][9] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[3][9]
V5_romout[3][9] = (E10_Q[13] & (!E10_Q[14] & ((!E10_Q[15]) # (!E10_Q[12])))) # (!E10_Q[13] & ((E10_Q[15] & ((!E10_Q[14]))) # (!E10_Q[15] & ((E10_Q[12]) # (E10_Q[14])))));


--V5_romout[2][13] is output_layer:u1|mac_pe:u1c|lpm_mult:Mult0|multcore:mult_core|romout[2][13]
V5_romout[2][13] = (E10_Q[8] & (((!E10_Q[11])))) # (!E10_Q[8] & (E10_Q[11] & ((E10_Q[10]) # (E10_Q[9]))));


--P1_res[4] is LSTM_cell2:u0|fixed_multiplier:u3|res[4]
--register power-up is low

P1_res[4] = DFFEAS(T1L50, clock,  ,  ,  ,  ,  ,  ,  );


--E8L19 is LSTM_cell2:u0|nReg:r7|Q~0
E8L19 = (!cycle & P1_res[4]);


--E8L16 is LSTM_cell2:u0|nReg:r7|Q[13]~1
E8L16 = (K19_q) # (cycle);


--P1_res[5] is LSTM_cell2:u0|fixed_multiplier:u3|res[5]
--register power-up is low

P1_res[5] = DFFEAS(T1L51, clock,  ,  ,  ,  ,  ,  ,  );


--E8L20 is LSTM_cell2:u0|nReg:r7|Q~2
E8L20 = (!cycle & P1_res[5]);


--P1_res[7] is LSTM_cell2:u0|fixed_multiplier:u3|res[7]
--register power-up is low

P1_res[7] = DFFEAS(T1L53, clock,  ,  ,  ,  ,  ,  ,  );


--E8L21 is LSTM_cell2:u0|nReg:r7|Q~3
E8L21 = (!cycle & P1_res[7]);


--P1_res[6] is LSTM_cell2:u0|fixed_multiplier:u3|res[6]
--register power-up is low

P1_res[6] = DFFEAS(T1L52, clock,  ,  ,  ,  ,  ,  ,  );


--E8L22 is LSTM_cell2:u0|nReg:r7|Q~4
E8L22 = (!cycle & P1_res[6]);


--P1_res[3] is LSTM_cell2:u0|fixed_multiplier:u3|res[3]
--register power-up is low

P1_res[3] = DFFEAS(T1L49, clock,  ,  ,  ,  ,  ,  ,  );


--E8L23 is LSTM_cell2:u0|nReg:r7|Q~5
E8L23 = (!cycle & P1_res[3]);


--P1_res[0] is LSTM_cell2:u0|fixed_multiplier:u3|res[0]
--register power-up is low

P1_res[0] = DFFEAS(T1L46, clock,  ,  ,  ,  ,  ,  ,  );


--E8L24 is LSTM_cell2:u0|nReg:r7|Q~6
E8L24 = (!cycle & P1_res[0]);


--P1_res[2] is LSTM_cell2:u0|fixed_multiplier:u3|res[2]
--register power-up is low

P1_res[2] = DFFEAS(T1L48, clock,  ,  ,  ,  ,  ,  ,  );


--E8L25 is LSTM_cell2:u0|nReg:r7|Q~7
E8L25 = (!cycle & P1_res[2]);


--P1_res[1] is LSTM_cell2:u0|fixed_multiplier:u3|res[1]
--register power-up is low

P1_res[1] = DFFEAS(T1L47, clock,  ,  ,  ,  ,  ,  ,  );


--E8L26 is LSTM_cell2:u0|nReg:r7|Q~8
E8L26 = (!cycle & P1_res[1]);


--P1_res[14] is LSTM_cell2:u0|fixed_multiplier:u3|res[14]
--register power-up is low

P1_res[14] = DFFEAS(T1L60, clock,  ,  ,  ,  ,  ,  ,  );


--E8L27 is LSTM_cell2:u0|nReg:r7|Q~9
E8L27 = (!cycle & P1_res[14]);


--P1_res[12] is LSTM_cell2:u0|fixed_multiplier:u3|res[12]
--register power-up is low

P1_res[12] = DFFEAS(T1L58, clock,  ,  ,  ,  ,  ,  ,  );


--E8L28 is LSTM_cell2:u0|nReg:r7|Q~10
E8L28 = (!cycle & P1_res[12]);


--P1_res[13] is LSTM_cell2:u0|fixed_multiplier:u3|res[13]
--register power-up is low

P1_res[13] = DFFEAS(T1L59, clock,  ,  ,  ,  ,  ,  ,  );


--E8L29 is LSTM_cell2:u0|nReg:r7|Q~11
E8L29 = (!cycle & P1_res[13]);


--P1_res[15] is LSTM_cell2:u0|fixed_multiplier:u3|res[15]
--register power-up is low

P1_res[15] = DFFEAS(T1L61, clock,  ,  ,  ,  ,  ,  ,  );


--E8L30 is LSTM_cell2:u0|nReg:r7|Q~12
E8L30 = (!cycle & P1_res[15]);


--P1_res[11] is LSTM_cell2:u0|fixed_multiplier:u3|res[11]
--register power-up is low

P1_res[11] = DFFEAS(T1L57, clock,  ,  ,  ,  ,  ,  ,  );


--E8L31 is LSTM_cell2:u0|nReg:r7|Q~13
E8L31 = (!cycle & P1_res[11]);


--P1_res[10] is LSTM_cell2:u0|fixed_multiplier:u3|res[10]
--register power-up is low

P1_res[10] = DFFEAS(T1L56, clock,  ,  ,  ,  ,  ,  ,  );


--E8L32 is LSTM_cell2:u0|nReg:r7|Q~14
E8L32 = (!cycle & P1_res[10]);


--P1_res[8] is LSTM_cell2:u0|fixed_multiplier:u3|res[8]
--register power-up is low

P1_res[8] = DFFEAS(T1L54, clock,  ,  ,  ,  ,  ,  ,  );


--E8L33 is LSTM_cell2:u0|nReg:r7|Q~15
E8L33 = (!cycle & P1_res[8]);


--P1_res[9] is LSTM_cell2:u0|fixed_multiplier:u3|res[9]
--register power-up is low

P1_res[9] = DFFEAS(T1L55, clock,  ,  ,  ,  ,  ,  ,  );


--E8L34 is LSTM_cell2:u0|nReg:r7|Q~16
E8L34 = (!cycle & P1_res[9]);


--V4L28 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~62
V4L28 = (G1L11 & (G1L13 $ (((G1L12 & G1L14))))) # (!G1L11 & (!G1L13 & ((G1L12) # (G1L14))));


--G1L19 is output_layer:u1|relu.d1[12]~7
G1L19 = (E12_Q[12] & !E12_Q[15]);


--G1L18 is output_layer:u1|relu.d1[11]~8
G1L18 = (E12_Q[11] & !E12_Q[15]);


--V4L29 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~63
V4L29 = (G1L12 & ((G1L14) # ((G1L11 & !G1L13)))) # (!G1L12 & ((G1L14 & (G1L11 & !G1L13)) # (!G1L14 & ((G1L13)))));


--G1L20 is output_layer:u1|relu.d1[13]~9
G1L20 = (E12_Q[13] & !E12_Q[15]);


--V4L47 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][14]~64
V4L47 = G1L17 $ (((!G1L16 & ((G1L18) # (!G1L15)))));


--V4L30 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][12]~65
V4L30 = G1L11 $ (((G1L13 & (!G1L14 & G1L12)) # (!G1L13 & (G1L14))));


--V4L21 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][16]~66
V4L21 = (E12_Q[1]) # (E12_Q[2]);


--V4L22 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][16]~67
V4L22 = (!E12_Q[15] & ((E12_Q[0]) # ((E12_Q[3]) # (V4L21))));


--G1L21 is output_layer:u1|relu.d1[14]~10
G1L21 = (E12_Q[14] & !E12_Q[15]);


--V4L40 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][8]~68
V4L40 = (G1L18 & (G1L15 $ (((!G1L17 & !G1L16))))) # (!G1L18 & (!G1L15 & ((G1L17) # (G1L16))));


--V4L31 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][13]~69
V4L31 = (G1L11 & ((G1L12 & ((G1L13) # (G1L14))) # (!G1L12 & ((!G1L14))))) # (!G1L11 & (G1L12 $ (((G1L13 & G1L14)))));


--V4L41 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][9]~70
V4L41 = (G1L15 & ((G1L18 & ((G1L16) # (!G1L17))) # (!G1L18 & (!G1L16)))) # (!G1L15 & (!G1L16 & ((G1L18) # (G1L17))));


--V4_romout[1][14] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][14]
V4_romout[1][14] = (G1L12 & (((G1L14 & !G1L11)) # (!G1L13))) # (!G1L12 & (G1L13 $ (((!G1L14 & G1L11)))));


--V4_romout[3][6] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][6]
V4_romout[3][6] = (!E12_Q[15] & (E12_Q[12] $ (E12_Q[13])));


--V4L42 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][10]~71
V4L42 = (G1L15 & (G1L17 $ (((G1L16 & G1L18))))) # (!G1L15 & (!G1L17 & ((G1L16) # (G1L18))));


--V4L34 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][15]~72
V4L34 = (G1L12 & (((!G1L14)))) # (!G1L12 & ((G1L13 & ((!G1L14))) # (!G1L13 & ((G1L11) # (G1L14)))));


--V4L53 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][7]~73
V4L53 = (!E12_Q[15] & (E12_Q[14] $ (((E12_Q[12]) # (E12_Q[13])))));


--V4L43 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][11]~74
V4L43 = (G1L16 & ((G1L18) # ((G1L15 & !G1L17)))) # (!G1L16 & ((G1L18 & (G1L15 & !G1L17)) # (!G1L18 & ((G1L17)))));


--V4L35 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][16]~75
V4L35 = (E12_Q[6]) # (E12_Q[7]);


--V4L36 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[1][16]~76
V4L36 = (!E12_Q[15] & ((E12_Q[4]) # ((E12_Q[5]) # (V4L35))));


--V4L54 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][8]~77
V4L54 = (!E12_Q[15] & (!E12_Q[12] & ((E12_Q[13]) # (E12_Q[14]))));


--V4L44 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][12]~78
V4L44 = G1L15 $ (((G1L17 & (!G1L18 & G1L16)) # (!G1L17 & (G1L18))));


--V4_romout[3][9] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][9]
V4_romout[3][9] = (!E12_Q[15] & (!E12_Q[13] & ((E12_Q[12]) # (E12_Q[14]))));


--V4L45 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][13]~79
V4L45 = (G1L15 & ((G1L16 & ((G1L17) # (G1L18))) # (!G1L16 & ((!G1L18))))) # (!G1L15 & (G1L16 $ (((G1L17 & G1L18)))));


--V4L56 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][10]~80
V4L56 = (E12_Q[15]) # ((E12_Q[12] & ((!E12_Q[14]))) # (!E12_Q[12] & ((E12_Q[14]) # (!E12_Q[13]))));


--V4_romout[2][14] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][14]
V4_romout[2][14] = (G1L16 & (((G1L18 & !G1L15)) # (!G1L17))) # (!G1L16 & (G1L17 $ (((!G1L18 & G1L15)))));


--V4L57 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][11]~81
V4L57 = (!E12_Q[15] & ((E12_Q[14] & ((!E12_Q[13]))) # (!E12_Q[14] & (E12_Q[12] & E12_Q[13]))));


--V4L48 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][15]~82
V4L48 = (G1L17 & (((!G1L18)))) # (!G1L17 & ((G1L16 & ((!G1L18))) # (!G1L16 & ((G1L15) # (G1L18)))));


--V4_romout[3][12] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][12]
V4_romout[3][12] = (!E12_Q[15] & (E12_Q[12] $ (((E12_Q[13] & E12_Q[14])))));


--V4L49 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][16]~83
V4L49 = (E12_Q[11]) # (E12_Q[10]);


--V4L50 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][16]~84
V4L50 = (!E12_Q[15] & ((E12_Q[8]) # ((E12_Q[9]) # (V4L49))));


--V4_romout[3][13] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][13]
V4_romout[3][13] = (!E12_Q[15] & ((E12_Q[12] & ((E12_Q[14]) # (!E12_Q[13]))) # (!E12_Q[12] & ((E12_Q[13])))));


--V4L60 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[3][15]~85
V4L60 = (!E12_Q[15] & ((E12_Q[12]) # ((E12_Q[13]) # (E12_Q[14]))));


--K14_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:11:ff|q
--register power-up is low

K14_q = DFFEAS(K13_q, clock, !reset,  ,  ,  ,  ,  ,  );


--M8_res[0] is output_layer:u1|mac_pe:u2|res[0]
--register power-up is low

M8_res[0] = DFFEAS(AB3L9, clock,  ,  ,  ,  ,  ,  ,  );


--K23_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:2:ff|q
--register power-up is low

K23_q = DFFEAS(K22_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E15L16 is output_layer:u1|nReg:r2|Q[13]~0
E15L16 = (clear) # (K23_q);


--M5_res[1] is output_layer:u1|mac_pe:u1b|res[1]
--register power-up is low

M5_res[1] = DFFEAS(DB2L9, clock,  ,  ,  ,  ,  ,  ,  );


--M5_res[0] is output_layer:u1|mac_pe:u1b|res[0]
--register power-up is low

M5_res[0] = DFFEAS(DB2L7, clock,  ,  ,  ,  ,  ,  ,  );


--K13_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:10:ff|q
--register power-up is low

K13_q = DFFEAS(K12_q, clock, !reset,  ,  ,  ,  ,  ,  );


--G1L2 is output_layer:u1|relu.d0[5]~0
G1L2 = (E11_Q[5] & !E11_Q[15]);


--G1L4 is output_layer:u1|relu.d0[7]~1
G1L4 = (E11_Q[7] & !E11_Q[15]);


--G1L1 is output_layer:u1|relu.d0[4]~2
G1L1 = (E11_Q[4] & !E11_Q[15]);


--G1L3 is output_layer:u1|relu.d0[6]~3
G1L3 = (E11_Q[6] & !E11_Q[15]);


--V6_romout[1][9] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][9]
V6_romout[1][9] = (G1L2 & ((G1L4 & ((G1L1) # (G1L3))) # (!G1L4 & ((!G1L3) # (!G1L1))))) # (!G1L2 & (G1L4 $ (((G1L1 & G1L3)))));


--V6L37 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~123
V6L37 = (G1L1 & ((G1L3 & ((!G1L2))) # (!G1L3 & (G1L4 & G1L2)))) # (!G1L1 & (((G1L4 & G1L2)) # (!G1L3)));


--V6L35 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~124
V6L35 = (G1L1 & ((G1L4 & ((!G1L2))) # (!G1L4 & (!G1L3 & G1L2)))) # (!G1L1 & (G1L2 & ((!G1L3) # (!G1L4))));


--V6L34 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~125
V6L34 = (G1L1 & ((G1L4 & (G1L3)) # (!G1L4 & ((!G1L2) # (!G1L3))))) # (!G1L1 & (G1L4 & ((!G1L2) # (!G1L3))));


--V6L33 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~126
V6L33 = (G1L2 & ((G1L4 & ((!G1L3))) # (!G1L4 & (!G1L1 & G1L3)))) # (!G1L2 & (G1L3 & ((!G1L1) # (!G1L4))));


--V6L32 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~127
V6L32 = G1L2 $ (G1L4 $ (((G1L1 & G1L3))));


--V6L31 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~128
V6L31 = (!E11_Q[15] & (E11_Q[4] $ (E11_Q[6])));


--G1L9 is output_layer:u1|relu.d0[12]~4
G1L9 = (E11_Q[12] & !E11_Q[15]);


--G1L8 is output_layer:u1|relu.d0[11]~5
G1L8 = (E11_Q[11] & !E11_Q[15]);


--G1L6 is output_layer:u1|relu.d0[9]~6
G1L6 = (E11_Q[9] & !E11_Q[15]);


--G1L5 is output_layer:u1|relu.d0[8]~7
G1L5 = (E11_Q[8] & !E11_Q[15]);


--G1L7 is output_layer:u1|relu.d0[10]~8
G1L7 = (E11_Q[10] & !E11_Q[15]);


--V6L49 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][5]~129
V6L49 = (G1L8 & ((G1L6 & ((!G1L7))) # (!G1L6 & (!G1L5 & G1L7)))) # (!G1L8 & (G1L7 & ((!G1L5) # (!G1L6))));


--V6L48 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][4]~130
V6L48 = G1L8 $ (G1L6 $ (((G1L7 & G1L5))));


--V6L47 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][3]~131
V6L47 = (!E11_Q[15] & (E11_Q[10] $ (E11_Q[8])));


--K22_q is output_layer:u1|flip_flop_chain:ff0|d_flip_flop:\gen_ff:1:ff|q
--register power-up is low

K22_q = DFFEAS(K21_q, clock, !reset,  ,  ,  ,  ,  ,  );


--V3L21 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~21
V3L21 = (E10_Q[6] & ((E10_Q[5] & ((E10_Q[7]) # (E10_Q[4]))) # (!E10_Q[5] & ((!E10_Q[4]) # (!E10_Q[7]))))) # (!E10_Q[6] & (E10_Q[4] $ (((E10_Q[5]) # (!E10_Q[7])))));


--V7_romout[0][15] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][15]
V7_romout[0][15] = (E10_Q[3] & (E10_Q[2] & E10_Q[1]));


--V7_romout[1][10] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[1][10]
V7_romout[1][10] = (E10_Q[7] & (E10_Q[5] $ (((E10_Q[4]) # (!E10_Q[6]))))) # (!E10_Q[7] & ((E10_Q[6] & (!E10_Q[4] & !E10_Q[5])) # (!E10_Q[6] & (E10_Q[4] & E10_Q[5]))));


--V7_romout[1][9] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[1][9]
V7_romout[1][9] = (E10_Q[6] & (E10_Q[4] $ (((E10_Q[7]) # (!E10_Q[5]))))) # (!E10_Q[6] & ((E10_Q[5] & (!E10_Q[7] & !E10_Q[4])) # (!E10_Q[5] & (E10_Q[7] & E10_Q[4]))));


--V7_romout[1][8] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[1][8]
V7_romout[1][8] = (E10_Q[5] & (E10_Q[7] $ (((E10_Q[6]) # (!E10_Q[4]))))) # (!E10_Q[5] & ((E10_Q[4] & (!E10_Q[6] & !E10_Q[7])) # (!E10_Q[4] & (E10_Q[6] & E10_Q[7]))));


--V3L6 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~22
V3L6 = (E10_Q[2] & ((E10_Q[1] & ((E10_Q[3]) # (E10_Q[0]))) # (!E10_Q[1] & ((!E10_Q[0]) # (!E10_Q[3]))))) # (!E10_Q[2] & (E10_Q[0] $ (((E10_Q[1]) # (!E10_Q[3])))));


--V7L4 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~3
V7L4 = (E10_Q[3] & (E10_Q[1] $ (((E10_Q[0]) # (!E10_Q[2]))))) # (!E10_Q[3] & ((E10_Q[2] & (!E10_Q[0] & !E10_Q[1])) # (!E10_Q[2] & (E10_Q[0] & E10_Q[1]))));


--V7_romout[0][9] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][9]
V7_romout[0][9] = (E10_Q[2] & (E10_Q[0] $ (((E10_Q[3]) # (!E10_Q[1]))))) # (!E10_Q[2] & ((E10_Q[1] & (!E10_Q[3] & !E10_Q[0])) # (!E10_Q[1] & (E10_Q[3] & E10_Q[0]))));


--V7L2 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~4
V7L2 = (E10_Q[1] & (E10_Q[3] $ (((E10_Q[2]) # (!E10_Q[0]))))) # (!E10_Q[1] & ((E10_Q[0] & (!E10_Q[2] & !E10_Q[3])) # (!E10_Q[0] & (E10_Q[2] & E10_Q[3]))));


--V7L15 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[2][9]~5
V7L15 = (E10_Q[10] & (E10_Q[8] $ (((E10_Q[11]) # (!E10_Q[9]))))) # (!E10_Q[10] & ((E10_Q[9] & (!E10_Q[11] & !E10_Q[8])) # (!E10_Q[9] & (E10_Q[11] & E10_Q[8]))));


--V7_romout[2][8] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[2][8]
V7_romout[2][8] = (E10_Q[9] & (E10_Q[11] $ (((E10_Q[10]) # (!E10_Q[8]))))) # (!E10_Q[9] & ((E10_Q[8] & (!E10_Q[10] & !E10_Q[11])) # (!E10_Q[8] & (E10_Q[10] & E10_Q[11]))));


--V3L1 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|_~0
V3L1 = (E10_Q[7] & (E10_Q[6] & (E10_Q[5] & !E10_Q[4])));


--V3L2 is output_layer:u1|mac_pe:u1d|lpm_mult:Mult0|multcore:mult_core|_~1
V3L2 = (E10_Q[7] & (E10_Q[4] & (E10_Q[6] & E10_Q[5])));


--V7L18 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[2][15]~6
V7L18 = ((!E10_Q[9]) # (!E10_Q[10])) # (!E10_Q[11]);


--V7_romout[3][10] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[3][10]
V7_romout[3][10] = (E10_Q[13] & ((E10_Q[15]) # ((E10_Q[12] & !E10_Q[14])))) # (!E10_Q[13] & ((E10_Q[15] & (E10_Q[12] & !E10_Q[14])) # (!E10_Q[15] & (!E10_Q[12] & E10_Q[14]))));


--V7_romout[3][9] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[3][9]
V7_romout[3][9] = (E10_Q[12] & ((E10_Q[13] & ((E10_Q[15]) # (E10_Q[14]))) # (!E10_Q[13] & (E10_Q[15] & E10_Q[14])))) # (!E10_Q[12] & (E10_Q[14] $ (((E10_Q[13]) # (E10_Q[15])))));


--V7L17 is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[2][11]~7
V7L17 = (E10_Q[10] & ((E10_Q[9] & ((E10_Q[11]) # (E10_Q[8]))) # (!E10_Q[9] & ((!E10_Q[8]) # (!E10_Q[11]))))) # (!E10_Q[10] & (E10_Q[8] $ (((E10_Q[9]) # (!E10_Q[11])))));


--V7_romout[2][10] is output_layer:u1|mac_pe:u1b|lpm_mult:Mult0|multcore:mult_core|romout[2][10]
V7_romout[2][10] = (E10_Q[11] & (E10_Q[9] $ (((E10_Q[8]) # (!E10_Q[10]))))) # (!E10_Q[11] & ((E10_Q[10] & (!E10_Q[8] & !E10_Q[9])) # (!E10_Q[10] & (E10_Q[8] & E10_Q[9]))));


--V6L38 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~132
V6L38 = (G1L1 & ((G1L3 & ((G1L2) # (G1L4))) # (!G1L3 & ((!G1L4) # (!G1L2))))) # (!G1L1 & (G1L3 $ (((G1L2 & G1L4)))));


--G1L10 is output_layer:u1|relu.d0[13]~9
G1L10 = (E11_Q[13] & !E11_Q[15]);


--V6L50 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][6]~133
V6L50 = (G1L8 & ((G1L5 & (G1L7)) # (!G1L5 & ((!G1L6) # (!G1L7))))) # (!G1L8 & (G1L5 & ((!G1L6) # (!G1L7))));


--V6L39 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][11]~134
V6L39 = (G1L2 & ((G1L3 & ((!G1L1) # (!G1L4))) # (!G1L3 & (!G1L4 & !G1L1)))) # (!G1L2 & (G1L4 $ (((!G1L3 & G1L1)))));


--V6L68 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][8]~135
V6L68 = (E11_Q[15]) # (E11_Q[12] $ (!E11_Q[14]));


--V6L51 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][7]~136
V6L51 = (G1L8 & ((G1L5 & ((!G1L6))) # (!G1L5 & (!G1L7 & G1L6)))) # (!G1L8 & (G1L6 & ((!G1L7) # (!G1L5))));


--V6_romout[1][12] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][12]
V6_romout[1][12] = (G1L2 & (G1L4 $ (G1L3 $ (!G1L1)))) # (!G1L2 & ((G1L3 & ((!G1L1))) # (!G1L3 & (G1L4 & G1L1))));


--V6_romout[3][4] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][4]
V6_romout[3][4] = (!E11_Q[15] & (E11_Q[13] $ (((E11_Q[12] & E11_Q[14])))));


--V6L54 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][10]~137
V6L54 = (G1L7 & ((G1L5 & ((!G1L6))) # (!G1L5 & (G1L8 & G1L6)))) # (!G1L7 & (((G1L8 & G1L6)) # (!G1L5)));


--V6L41 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][13]~138
V6L41 = (G1L2 & ((G1L1 & ((G1L3) # (G1L4))) # (!G1L1 & (G1L3 & G1L4)))) # (!G1L2 & (G1L4 $ (((G1L1) # (G1L3)))));


--V6L29 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][17]~139
V6L29 = (E11_Q[2] & (E11_Q[3] & !E11_Q[15]));


--V6_romout[3][5] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][5]
V6_romout[3][5] = (E11_Q[14] & (!E11_Q[15] & ((!E11_Q[13]) # (!E11_Q[12]))));


--V6_romout[2][9] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][9]
V6_romout[2][9] = (G1L8 & ((G1L6 & ((G1L7) # (G1L5))) # (!G1L6 & ((!G1L5) # (!G1L7))))) # (!G1L8 & (G1L6 $ (((G1L7 & G1L5)))));


--V6L42 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][14]~140
V6L42 = (G1L1 & ((G1L3 & ((!G1L2))) # (!G1L3 & (G1L4 & G1L2)))) # (!G1L1 & ((G1L4 & ((G1L2) # (!G1L3))) # (!G1L4 & (!G1L3 & G1L2))));


--V6L65 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][6]~141
V6L65 = (E11_Q[12] & (!E11_Q[15] & ((!E11_Q[14]) # (!E11_Q[13]))));


--V6_romout[2][10] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][10]
V6_romout[2][10] = (G1L7 & ((G1L5 & ((G1L8) # (G1L6))) # (!G1L5 & ((!G1L6) # (!G1L8))))) # (!G1L7 & (G1L5 $ (((G1L8 & G1L6)))));


--V6_romout[1][15] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][15]
V6_romout[1][15] = (G1L2 & ((G1L1 & ((G1L4) # (!G1L3))) # (!G1L1 & (G1L4 & !G1L3)))) # (!G1L2 & ((G1L4 & (G1L1 & !G1L3)) # (!G1L4 & ((G1L3)))));


--V6L66 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][7]~142
V6L66 = (E11_Q[15]) # (((E11_Q[12] & E11_Q[14])) # (!E11_Q[13]));


--V6L55 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][11]~143
V6L55 = (G1L8 & ((G1L7 & ((!G1L5) # (!G1L6))) # (!G1L7 & (!G1L6 & !G1L5)))) # (!G1L8 & (G1L6 $ (((!G1L7 & G1L5)))));


--V6_romout[3][8] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][8]
V6_romout[3][8] = (!E11_Q[15] & ((E11_Q[12] & ((E11_Q[13]) # (!E11_Q[14]))) # (!E11_Q[12] & ((E11_Q[14])))));


--V6_romout[2][12] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][12]
V6_romout[2][12] = (G1L6 & (G1L8 $ (G1L7 $ (!G1L5)))) # (!G1L6 & ((G1L7 & ((!G1L5))) # (!G1L7 & (G1L8 & G1L5))));


--V6L45 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][17]~144
V6L45 = (E11_Q[6] & (E11_Q[7] & !E11_Q[15]));


--V6L57 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][13]~145
V6L57 = (G1L6 & ((G1L7 & ((G1L5) # (G1L8))) # (!G1L7 & (G1L5 & G1L8)))) # (!G1L6 & (G1L8 $ (((G1L7) # (G1L5)))));


--V6_romout[2][14] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][14]
V6_romout[2][14] = (G1L7 & ((G1L5 & ((!G1L6))) # (!G1L5 & (G1L8 & G1L6)))) # (!G1L7 & ((G1L8 & ((G1L6) # (!G1L5))) # (!G1L8 & (!G1L5 & G1L6))));


--V6_romout[3][11] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][11]
V6_romout[3][11] = (!E11_Q[15] & (E11_Q[13] $ (((!E11_Q[14] & E11_Q[12])))));


--V6_romout[2][15] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][15]
V6_romout[2][15] = (G1L8 & ((G1L5 & ((G1L6) # (!G1L7))) # (!G1L5 & (G1L6 & !G1L7)))) # (!G1L8 & ((G1L6 & (G1L5 & !G1L7)) # (!G1L6 & ((G1L7)))));


--V6_romout[3][12] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][12]
V6_romout[3][12] = (!E11_Q[15] & ((E11_Q[13] & (E11_Q[14] $ (!E11_Q[12]))) # (!E11_Q[13] & (E11_Q[14] & !E11_Q[12]))));


--V6L71 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][13]~146
V6L71 = (!E11_Q[15] & ((E11_Q[12] & ((E11_Q[14]) # (!E11_Q[13]))) # (!E11_Q[12] & (E11_Q[14] & !E11_Q[13]))));


--V6L61 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][17]~147
V6L61 = (E11_Q[10] & (E11_Q[11] & !E11_Q[15]));


--V6L1 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|_~0
V6L1 = (E11_Q[13] & (!E11_Q[15] & (!E11_Q[12] & !E11_Q[14])));


--V6L2 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|_~1
V6L2 = (E11_Q[12] & (E11_Q[14] & (!E11_Q[15] & !E11_Q[13])));


--V6_romout[3][15] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[3][15]
V6_romout[3][15] = (!E11_Q[15] & ((E11_Q[14] & ((!E11_Q[13]))) # (!E11_Q[14] & (E11_Q[12] & E11_Q[13]))));


--V6L3 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|_~2
V6L3 = (E11_Q[13] & (E11_Q[14] & (!E11_Q[15] & !E11_Q[12])));


--V6L4 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|_~3
V6L4 = (E11_Q[12] & (E11_Q[13] & (E11_Q[14] & !E11_Q[15])));


--K12_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:9:ff|q
--register power-up is low

K12_q = DFFEAS(K11_q, clock, !reset,  ,  ,  ,  ,  ,  );


--M4_res[1] is output_layer:u1|mac_pe:u1a|res[1]
--register power-up is low

M4_res[1] = DFFEAS(AB4L5, clock,  ,  ,  ,  ,  ,  ,  );


--M4_res[0] is output_layer:u1|mac_pe:u1a|res[0]
--register power-up is low

M4_res[0] = DFFEAS(AB4L3, clock,  ,  ,  ,  ,  ,  ,  );


--F1L114 is LSTM_cell2:u0|mul_a[0]~0
F1L114 = (K18_q & (E7_Q[0])) # (!K18_q & ((E5_Q[0])));


--F1L115 is LSTM_cell2:u0|mul_a[1]~1
F1L115 = (K18_q & (E7_Q[1])) # (!K18_q & ((E5_Q[1])));


--F1L116 is LSTM_cell2:u0|mul_a[2]~2
F1L116 = (K18_q & (E7_Q[2])) # (!K18_q & ((E5_Q[2])));


--F1L117 is LSTM_cell2:u0|mul_a[3]~3
F1L117 = (K18_q & (E7_Q[3])) # (!K18_q & ((E5_Q[3])));


--F1L118 is LSTM_cell2:u0|mul_a[4]~4
F1L118 = (K18_q & (E7_Q[4])) # (!K18_q & ((E5_Q[4])));


--F1L119 is LSTM_cell2:u0|mul_a[5]~5
F1L119 = (K18_q & (E7_Q[5])) # (!K18_q & ((E5_Q[5])));


--F1L120 is LSTM_cell2:u0|mul_a[6]~6
F1L120 = (K18_q & (E7_Q[6])) # (!K18_q & ((E5_Q[6])));


--F1L121 is LSTM_cell2:u0|mul_a[7]~7
F1L121 = (K18_q & (E7_Q[7])) # (!K18_q & ((E5_Q[7])));


--F1L122 is LSTM_cell2:u0|mul_a[8]~8
F1L122 = (K18_q & (E7_Q[8])) # (!K18_q & ((E5_Q[8])));


--F1L123 is LSTM_cell2:u0|mul_a[9]~9
F1L123 = (K18_q & (E7_Q[9])) # (!K18_q & ((E5_Q[9])));


--F1L124 is LSTM_cell2:u0|mul_a[10]~10
F1L124 = (K18_q & (E7_Q[10])) # (!K18_q & ((E5_Q[10])));


--F1L125 is LSTM_cell2:u0|mul_a[11]~11
F1L125 = (K18_q & (E7_Q[11])) # (!K18_q & ((E5_Q[11])));


--F1L126 is LSTM_cell2:u0|mul_a[12]~12
F1L126 = (K18_q & (E7_Q[12])) # (!K18_q & ((E5_Q[12])));


--F1L127 is LSTM_cell2:u0|mul_a[13]~13
F1L127 = (K18_q & (E7_Q[13])) # (!K18_q & ((E5_Q[13])));


--F1L128 is LSTM_cell2:u0|mul_a[14]~14
F1L128 = (K18_q & (E7_Q[14])) # (!K18_q & ((E5_Q[14])));


--F1L129 is LSTM_cell2:u0|mul_a[15]~15
F1L129 = (K18_q & (E7_Q[15])) # (!K18_q & ((E5_Q[15])));


--F1L130 is LSTM_cell2:u0|mul_b[0]~0
F1L130 = (K18_q & (R1_q_a[0])) # (!K18_q & ((E6_Q[0])));


--K2_q is LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:1:ff|q
--register power-up is low

K2_q = DFFEAS(K1_q, clock, !reset,  ,  ,  ,  ,  ,  );


--F1L66 is LSTM_cell2:u0|Add4~4
F1L66 = (K2_q & (F1L64)) # (!K2_q & ((R1_q_a[1])));


--F1L131 is LSTM_cell2:u0|mul_b[1]~1
F1L131 = (K18_q & (F1L66)) # (!K18_q & ((E6_Q[1])));


--F1L69 is LSTM_cell2:u0|Add4~7
F1L69 = (K2_q & (F1L67)) # (!K2_q & ((R1_q_a[2])));


--F1L132 is LSTM_cell2:u0|mul_b[2]~2
F1L132 = (K18_q & (F1L69)) # (!K18_q & ((E6_Q[2])));


--F1L72 is LSTM_cell2:u0|Add4~10
F1L72 = (K2_q & (F1L70)) # (!K2_q & ((R1_q_a[3])));


--F1L133 is LSTM_cell2:u0|mul_b[3]~3
F1L133 = (K18_q & (F1L72)) # (!K18_q & ((E6_Q[3])));


--F1L75 is LSTM_cell2:u0|Add4~13
F1L75 = (K2_q & (F1L73)) # (!K2_q & ((R1_q_a[4])));


--F1L134 is LSTM_cell2:u0|mul_b[4]~4
F1L134 = (K18_q & (F1L75)) # (!K18_q & ((E6_Q[4])));


--F1L78 is LSTM_cell2:u0|Add4~16
F1L78 = (K2_q & (F1L76)) # (!K2_q & ((R1_q_a[5])));


--F1L135 is LSTM_cell2:u0|mul_b[5]~5
F1L135 = (K18_q & (F1L78)) # (!K18_q & ((E6_Q[5])));


--F1L81 is LSTM_cell2:u0|Add4~19
F1L81 = (K2_q & (F1L79)) # (!K2_q & ((R1_q_a[6])));


--F1L136 is LSTM_cell2:u0|mul_b[6]~6
F1L136 = (K18_q & (F1L81)) # (!K18_q & ((E6_Q[6])));


--F1L84 is LSTM_cell2:u0|Add4~22
F1L84 = (K2_q & (F1L82)) # (!K2_q & ((R1_q_a[7])));


--F1L137 is LSTM_cell2:u0|mul_b[7]~7
F1L137 = (K18_q & (F1L84)) # (!K18_q & ((E6_Q[7])));


--F1L87 is LSTM_cell2:u0|Add4~25
F1L87 = (K2_q & (F1L85)) # (!K2_q & ((R1_q_a[8])));


--F1L138 is LSTM_cell2:u0|mul_b[8]~8
F1L138 = (K18_q & (F1L87)) # (!K18_q & ((E6_Q[8])));


--F1L90 is LSTM_cell2:u0|Add4~28
F1L90 = (K2_q & (F1L88)) # (!K2_q & ((R1_q_a[9])));


--F1L139 is LSTM_cell2:u0|mul_b[9]~9
F1L139 = (K18_q & (F1L90)) # (!K18_q & ((E6_Q[9])));


--F1L93 is LSTM_cell2:u0|Add4~31
F1L93 = (K2_q & (F1L91)) # (!K2_q & ((R1_q_a[10])));


--F1L140 is LSTM_cell2:u0|mul_b[10]~10
F1L140 = (K18_q & (F1L93)) # (!K18_q & ((E6_Q[10])));


--F1L96 is LSTM_cell2:u0|Add4~34
F1L96 = (K2_q & (F1L94)) # (!K2_q & ((R1_q_a[11])));


--F1L141 is LSTM_cell2:u0|mul_b[11]~11
F1L141 = (K18_q & (F1L96)) # (!K18_q & ((E6_Q[11])));


--F1L99 is LSTM_cell2:u0|Add4~37
F1L99 = (K2_q & (F1L97)) # (!K2_q & ((R1_q_a[12])));


--F1L142 is LSTM_cell2:u0|mul_b[12]~12
F1L142 = (K18_q & (F1L99)) # (!K18_q & ((E6_Q[12])));


--F1L102 is LSTM_cell2:u0|Add4~40
F1L102 = (K2_q & (F1L100)) # (!K2_q & ((R1_q_a[13])));


--F1L143 is LSTM_cell2:u0|mul_b[13]~13
F1L143 = (K18_q & (F1L102)) # (!K18_q & ((E6_Q[13])));


--F1L106 is LSTM_cell2:u0|Add4~43
F1L106 = (K2_q & (F1L104)) # (!K2_q & ((R1_q_a[14])));


--F1L144 is LSTM_cell2:u0|mul_b[14]~14
F1L144 = (K18_q & (F1L106)) # (!K18_q & ((E6_Q[14])));


--F1L109 is LSTM_cell2:u0|Add4~46
F1L109 = (K2_q & (F1L107)) # (!K2_q & ((R1_q_a[15])));


--F1L145 is LSTM_cell2:u0|mul_b[15]~15
F1L145 = (K18_q & (F1L109)) # (!K18_q & ((E6_Q[15])));


--K11_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:8:ff|q
--register power-up is low

K11_q = DFFEAS(K10_q, clock, !reset,  ,  ,  ,  ,  ,  );


--V8_romout[1][11] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[1][11]
V8_romout[1][11] = (E10_Q[4] & (((E10_Q[7] & !E10_Q[5])) # (!E10_Q[6]))) # (!E10_Q[4] & ((E10_Q[5] $ (E10_Q[6]))));


--V8_romout[1][10] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[1][10]
V8_romout[1][10] = (E10_Q[5] & ((E10_Q[7]) # ((!E10_Q[4])))) # (!E10_Q[5] & (E10_Q[4] & ((!E10_Q[6]) # (!E10_Q[7]))));


--V8_romout[1][9] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[1][9]
V8_romout[1][9] = (E10_Q[6] & ((E10_Q[4] $ (E10_Q[7])))) # (!E10_Q[6] & (E10_Q[4] & ((!E10_Q[7]) # (!E10_Q[5]))));


--V8_romout[1][8] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[1][8]
V8_romout[1][8] = (E10_Q[6] & (E10_Q[5] & ((!E10_Q[7])))) # (!E10_Q[6] & (E10_Q[7] & ((!E10_Q[4]) # (!E10_Q[5]))));


--V8_romout[1][7] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[1][7]
V8_romout[1][7] = E10_Q[7] $ (((E10_Q[5] & (!E10_Q[6] & E10_Q[4])) # (!E10_Q[5] & (E10_Q[6]))));


--V8_romout[0][11] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[0][11]
V8_romout[0][11] = (E10_Q[0] & (((E10_Q[3] & !E10_Q[1])) # (!E10_Q[2]))) # (!E10_Q[0] & ((E10_Q[1] $ (E10_Q[2]))));


--V8_romout[1][6] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[1][6]
V8_romout[1][6] = E10_Q[6] $ (((!E10_Q[4] & E10_Q[5])));


--V8L4 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~0
V8L4 = (E10_Q[1] & ((E10_Q[3]) # ((!E10_Q[0])))) # (!E10_Q[1] & (E10_Q[0] & ((!E10_Q[2]) # (!E10_Q[3]))));


--V8_romout[0][9] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[0][9]
V8_romout[0][9] = (E10_Q[2] & ((E10_Q[0] $ (E10_Q[3])))) # (!E10_Q[2] & (E10_Q[0] & ((!E10_Q[3]) # (!E10_Q[1]))));


--V8L2 is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~1
V8L2 = (E10_Q[2] & (E10_Q[1] & ((!E10_Q[3])))) # (!E10_Q[2] & (E10_Q[3] & ((!E10_Q[0]) # (!E10_Q[1]))));


--V8_romout[3][6] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[3][6]
V8_romout[3][6] = E10_Q[14] $ (((!E10_Q[12] & E10_Q[13])));


--V8_romout[2][10] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[2][10]
V8_romout[2][10] = (E10_Q[9] & ((E10_Q[11]) # ((!E10_Q[8])))) # (!E10_Q[9] & (E10_Q[8] & ((!E10_Q[10]) # (!E10_Q[11]))));


--V8_romout[2][9] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[2][9]
V8_romout[2][9] = (E10_Q[10] & ((E10_Q[8] $ (E10_Q[11])))) # (!E10_Q[10] & (E10_Q[8] & ((!E10_Q[11]) # (!E10_Q[9]))));


--V8_romout[2][8] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[2][8]
V8_romout[2][8] = (E10_Q[10] & (E10_Q[9] & ((!E10_Q[11])))) # (!E10_Q[10] & (E10_Q[11] & ((!E10_Q[8]) # (!E10_Q[9]))));


--V8_romout[2][7] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[2][7]
V8_romout[2][7] = E10_Q[11] $ (((E10_Q[9] & (!E10_Q[10] & E10_Q[8])) # (!E10_Q[9] & (E10_Q[10]))));


--V8_romout[2][6] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[2][6]
V8_romout[2][6] = E10_Q[10] $ (((!E10_Q[8] & E10_Q[9])));


--V8_romout[3][8] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[3][8]
V8_romout[3][8] = (E10_Q[14] & ((E10_Q[13]) # ((E10_Q[15])))) # (!E10_Q[14] & (E10_Q[13] & (E10_Q[15] & E10_Q[12])));


--V8_romout[3][7] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[3][7]
V8_romout[3][7] = E10_Q[15] $ (((E10_Q[13] & (!E10_Q[14] & E10_Q[12])) # (!E10_Q[13] & (E10_Q[14]))));


--V8_romout[2][11] is output_layer:u1|mac_pe:u1a|lpm_mult:Mult0|multcore:mult_core|romout[2][11]
V8_romout[2][11] = (E10_Q[8] & (((E10_Q[11] & !E10_Q[9])) # (!E10_Q[10]))) # (!E10_Q[8] & ((E10_Q[9] $ (E10_Q[10]))));


--E7L17 is LSTM_cell2:u0|nReg:r6|Q[14]~0
E7L17 = (K12_q) # (cycle);


--E5L19 is LSTM_cell2:u0|nReg:r4|Q~0
E5L19 = (K13_q & (P1_res[0])) # (!K13_q & ((F1L66)));


--K9_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:6:ff|q
--register power-up is low

K9_q = DFFEAS(K8_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E5L17 is LSTM_cell2:u0|nReg:r4|Q[14]~1
E5L17 = (K13_q) # ((K9_q) # (cycle));


--E5L20 is LSTM_cell2:u0|nReg:r4|Q~2
E5L20 = (K13_q & (P1_res[1])) # (!K13_q & ((F1L69)));


--E5L21 is LSTM_cell2:u0|nReg:r4|Q~3
E5L21 = (K13_q & (P1_res[2])) # (!K13_q & ((F1L72)));


--E5L22 is LSTM_cell2:u0|nReg:r4|Q~4
E5L22 = (K13_q & (P1_res[3])) # (!K13_q & ((F1L75)));


--E5L23 is LSTM_cell2:u0|nReg:r4|Q~5
E5L23 = (K13_q & (P1_res[4])) # (!K13_q & ((F1L78)));


--E5L24 is LSTM_cell2:u0|nReg:r4|Q~6
E5L24 = (K13_q & (P1_res[5])) # (!K13_q & ((F1L81)));


--E5L25 is LSTM_cell2:u0|nReg:r4|Q~7
E5L25 = (K13_q & (P1_res[6])) # (!K13_q & ((F1L84)));


--E5L26 is LSTM_cell2:u0|nReg:r4|Q~8
E5L26 = (K13_q & (P1_res[7])) # (!K13_q & ((F1L87)));


--E5L27 is LSTM_cell2:u0|nReg:r4|Q~9
E5L27 = (K13_q & (P1_res[8])) # (!K13_q & ((F1L90)));


--E5L28 is LSTM_cell2:u0|nReg:r4|Q~10
E5L28 = (K13_q & (P1_res[9])) # (!K13_q & ((F1L93)));


--E5L29 is LSTM_cell2:u0|nReg:r4|Q~11
E5L29 = (K13_q & (P1_res[10])) # (!K13_q & ((F1L96)));


--E5L30 is LSTM_cell2:u0|nReg:r4|Q~12
E5L30 = (K13_q & (P1_res[11])) # (!K13_q & ((F1L99)));


--E5L31 is LSTM_cell2:u0|nReg:r4|Q~13
E5L31 = (K13_q & (P1_res[12])) # (!K13_q & ((!F1L102)));


--F1L110 is LSTM_cell2:u0|Add5~0
F1L110 = F1L102 $ (((K2_q & ((F1L104))) # (!K2_q & (R1_q_a[14]))));


--E5L32 is LSTM_cell2:u0|nReg:r4|Q~14
E5L32 = (K13_q & (P1_res[13])) # (!K13_q & ((F1L102 $ (F1L106))));


--F1L111 is LSTM_cell2:u0|Add5~1
F1L111 = F1L109 $ (((F1L102 & F1L106)));


--E5L33 is LSTM_cell2:u0|nReg:r4|Q~15
E5L33 = (K13_q & (P1_res[14])) # (!K13_q & ((F1L111)));


--F1L112 is LSTM_cell2:u0|Add5~2
F1L112 = (F1L109 & ((!F1L106) # (!F1L102)));


--E5L34 is LSTM_cell2:u0|nReg:r4|Q~16
E5L34 = (K13_q & (P1_res[15])) # (!K13_q & ((F1L112)));


--K7_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:4:ff|q
--register power-up is low

K7_q = DFFEAS(K6_q, clock, !reset,  ,  ,  ,  ,  ,  );


--K10_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:7:ff|q
--register power-up is low

K10_q = DFFEAS(K9_q, clock, !reset,  ,  ,  ,  ,  ,  );


--K8_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:5:ff|q
--register power-up is low

K8_q = DFFEAS(K7_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E3L14 is LSTM_cell2:u0|nReg:r2|Q[11]~2
E3L14 = (!K9_q & !K8_q);


--F1_lut_rd is LSTM_cell2:u0|lut_rd
F1_lut_rd = (K16_q) # ((K7_q) # ((K10_q) # (!E3L14)));


--F1L37 is LSTM_cell2:u0|Add3~14
F1L37 = (E3_Q[15] & (F1L35)) # (!E3_Q[15] & ((E3_Q[6])));


--F1L40 is LSTM_cell2:u0|Add3~17
F1L40 = (E3_Q[15] & (F1L38)) # (!E3_Q[15] & ((E3_Q[7])));


--F1L43 is LSTM_cell2:u0|Add3~20
F1L43 = (E3_Q[15] & (F1L41)) # (!E3_Q[15] & ((E3_Q[8])));


--F1L46 is LSTM_cell2:u0|Add3~23
F1L46 = (E3_Q[15] & (F1L44)) # (!E3_Q[15] & ((E3_Q[9])));


--F1L49 is LSTM_cell2:u0|Add3~26
F1L49 = (E3_Q[15] & (F1L47)) # (!E3_Q[15] & ((E3_Q[10])));


--F1L52 is LSTM_cell2:u0|Add3~29
F1L52 = (E3_Q[15] & (F1L50)) # (!E3_Q[15] & ((E3_Q[11])));


--F1L55 is LSTM_cell2:u0|Add3~32
F1L55 = (E3_Q[15] & (F1L53)) # (!E3_Q[15] & ((E3_Q[12])));


--F1L58 is LSTM_cell2:u0|Add3~35
F1L58 = (E3_Q[15] & (F1L56)) # (!E3_Q[15] & ((E3_Q[13])));


--F1L61 is LSTM_cell2:u0|Add3~38
F1L61 = (E3_Q[15] & (F1L59)) # (!E3_Q[15] & ((E3_Q[14])));


--E6L18 is LSTM_cell2:u0|nReg:r5|Q[15]~0
E6L18 = (K11_q) # (cycle);


--K1_q is LSTM_cell2:u0|flip_flop_chain:f0|d_flip_flop:\gen_ff:0:ff|q
--register power-up is low

K1_q = DFFEAS(E3_Q[15], clock, !reset,  ,  ,  ,  ,  ,  );


--K6_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:3:ff|q
--register power-up is low

K6_q = DFFEAS(K5_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E3L20 is LSTM_cell2:u0|nReg:r2|Q~3
E3L20 = (K15_q & (M3_res[6])) # (!K15_q & ((N1_res[6])));


--E1L9 is LSTM_cell2:u0|nReg:r0|Q[6]~0
E1L9 = (!cycle & (!K7_q & !K6_q));


--E3L21 is LSTM_cell2:u0|nReg:r2|Q~4
E3L21 = (K15_q & (M3_res[5])) # (!K15_q & ((N1_res[5])));


--E3L22 is LSTM_cell2:u0|nReg:r2|Q~5
E3L22 = (K15_q & (M3_res[4])) # (!K15_q & ((N1_res[4])));


--E3L23 is LSTM_cell2:u0|nReg:r2|Q~6
E3L23 = (K15_q & (M3_res[3])) # (!K15_q & ((N1_res[3])));


--E3L24 is LSTM_cell2:u0|nReg:r2|Q~7
E3L24 = (K15_q & (M3_res[2])) # (!K15_q & ((N1_res[2])));


--E3L25 is LSTM_cell2:u0|nReg:r2|Q~8
E3L25 = (K15_q & (M3_res[1])) # (!K15_q & ((N1_res[1])));


--E3L26 is LSTM_cell2:u0|nReg:r2|Q~9
E3L26 = (K15_q & (M3_res[0])) # (!K15_q & ((N1_res[0])));


--E3L27 is LSTM_cell2:u0|nReg:r2|Q~10
E3L27 = (K15_q & (M3_res[15])) # (!K15_q & ((N1_res[15])));


--E3L28 is LSTM_cell2:u0|nReg:r2|Q~11
E3L28 = (K15_q & (M3_res[7])) # (!K15_q & ((N1_res[7])));


--E3L29 is LSTM_cell2:u0|nReg:r2|Q~12
E3L29 = (K15_q & (M3_res[8])) # (!K15_q & ((N1_res[8])));


--E3L30 is LSTM_cell2:u0|nReg:r2|Q~13
E3L30 = (K15_q & (M3_res[9])) # (!K15_q & ((N1_res[9])));


--E3L31 is LSTM_cell2:u0|nReg:r2|Q~14
E3L31 = (K15_q & (M3_res[10])) # (!K15_q & ((N1_res[10])));


--E3L32 is LSTM_cell2:u0|nReg:r2|Q~15
E3L32 = (K15_q & (M3_res[11])) # (!K15_q & ((N1_res[11])));


--E3L33 is LSTM_cell2:u0|nReg:r2|Q~16
E3L33 = (K15_q & (M3_res[12])) # (!K15_q & ((N1_res[12])));


--E3L34 is LSTM_cell2:u0|nReg:r2|Q~17
E3L34 = (K15_q & (M3_res[13])) # (!K15_q & ((N1_res[13])));


--E3L35 is LSTM_cell2:u0|nReg:r2|Q~18
E3L35 = (K15_q & (M3_res[14])) # (!K15_q & ((N1_res[14])));


--K5_q is LSTM_cell2:u0|flip_flop_chain:f1|d_flip_flop:\gen_ff:2:ff|q
--register power-up is low

K5_q = DFFEAS(K4_q, clock, !reset,  ,  ,  ,  ,  ,  );


--E1L10 is LSTM_cell2:u0|nReg:r0|Q[6]~1
E1L10 = ((K4_q) # (K5_q)) # (!E1L9);


--E9_Q[0] is LSTM_cell2:u0|nReg:r8|Q[0]
--register power-up is low

E9_Q[0] = DFFEAS(E9L19, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[1] is LSTM_cell2:u0|nReg:r8|Q[1]
--register power-up is low

E9_Q[1] = DFFEAS(E9L20, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[2] is LSTM_cell2:u0|nReg:r8|Q[2]
--register power-up is low

E9_Q[2] = DFFEAS(E9L21, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[3] is LSTM_cell2:u0|nReg:r8|Q[3]
--register power-up is low

E9_Q[3] = DFFEAS(E9L22, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[4] is LSTM_cell2:u0|nReg:r8|Q[4]
--register power-up is low

E9_Q[4] = DFFEAS(E9L23, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[5] is LSTM_cell2:u0|nReg:r8|Q[5]
--register power-up is low

E9_Q[5] = DFFEAS(E9L24, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[6] is LSTM_cell2:u0|nReg:r8|Q[6]
--register power-up is low

E9_Q[6] = DFFEAS(E9L25, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[7] is LSTM_cell2:u0|nReg:r8|Q[7]
--register power-up is low

E9_Q[7] = DFFEAS(E9L26, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[8] is LSTM_cell2:u0|nReg:r8|Q[8]
--register power-up is low

E9_Q[8] = DFFEAS(E9L27, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[9] is LSTM_cell2:u0|nReg:r8|Q[9]
--register power-up is low

E9_Q[9] = DFFEAS(E9L28, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[10] is LSTM_cell2:u0|nReg:r8|Q[10]
--register power-up is low

E9_Q[10] = DFFEAS(E9L29, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[11] is LSTM_cell2:u0|nReg:r8|Q[11]
--register power-up is low

E9_Q[11] = DFFEAS(E9L30, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[12] is LSTM_cell2:u0|nReg:r8|Q[12]
--register power-up is low

E9_Q[12] = DFFEAS(E9L31, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[13] is LSTM_cell2:u0|nReg:r8|Q[13]
--register power-up is low

E9_Q[13] = DFFEAS(E9L32, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[14] is LSTM_cell2:u0|nReg:r8|Q[14]
--register power-up is low

E9_Q[14] = DFFEAS(E9L33, clock, !reset,  , E9L11,  ,  ,  ,  );


--E9_Q[15] is LSTM_cell2:u0|nReg:r8|Q[15]
--register power-up is low

E9_Q[15] = DFFEAS(E9L34, clock, !reset,  , E9L11,  ,  ,  ,  );


--E4_Q[0] is LSTM_cell2:u0|nReg:r3|Q[0]
--register power-up is low

E4_Q[0] = DFFEAS(E4L19, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[1] is LSTM_cell2:u0|nReg:r3|Q[1]
--register power-up is low

E4_Q[1] = DFFEAS(E4L20, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[2] is LSTM_cell2:u0|nReg:r3|Q[2]
--register power-up is low

E4_Q[2] = DFFEAS(E4L21, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[3] is LSTM_cell2:u0|nReg:r3|Q[3]
--register power-up is low

E4_Q[3] = DFFEAS(E4L22, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[4] is LSTM_cell2:u0|nReg:r3|Q[4]
--register power-up is low

E4_Q[4] = DFFEAS(E4L23, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[5] is LSTM_cell2:u0|nReg:r3|Q[5]
--register power-up is low

E4_Q[5] = DFFEAS(E4L24, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[6] is LSTM_cell2:u0|nReg:r3|Q[6]
--register power-up is low

E4_Q[6] = DFFEAS(E4L25, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[7] is LSTM_cell2:u0|nReg:r3|Q[7]
--register power-up is low

E4_Q[7] = DFFEAS(E4L26, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[8] is LSTM_cell2:u0|nReg:r3|Q[8]
--register power-up is low

E4_Q[8] = DFFEAS(E4L27, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[9] is LSTM_cell2:u0|nReg:r3|Q[9]
--register power-up is low

E4_Q[9] = DFFEAS(E4L28, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[10] is LSTM_cell2:u0|nReg:r3|Q[10]
--register power-up is low

E4_Q[10] = DFFEAS(E4L29, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[11] is LSTM_cell2:u0|nReg:r3|Q[11]
--register power-up is low

E4_Q[11] = DFFEAS(E4L30, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[12] is LSTM_cell2:u0|nReg:r3|Q[12]
--register power-up is low

E4_Q[12] = DFFEAS(E4L31, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[13] is LSTM_cell2:u0|nReg:r3|Q[13]
--register power-up is low

E4_Q[13] = DFFEAS(E4L32, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[14] is LSTM_cell2:u0|nReg:r3|Q[14]
--register power-up is low

E4_Q[14] = DFFEAS(E4L33, clock, !reset,  , E4L12,  ,  ,  ,  );


--E4_Q[15] is LSTM_cell2:u0|nReg:r3|Q[15]
--register power-up is low

E4_Q[15] = DFFEAS(E4L34, clock, !reset,  , E4L12,  ,  ,  ,  );


--wbxh.bh[6] is wbxh.bh[6]
wbxh.bh[6] = INPUT();


--wbxh.bh[5] is wbxh.bh[5]
wbxh.bh[5] = INPUT();


--wbxh.bh[4] is wbxh.bh[4]
wbxh.bh[4] = INPUT();


--wbxh.bh[3] is wbxh.bh[3]
wbxh.bh[3] = INPUT();


--wbxh.bh[2] is wbxh.bh[2]
wbxh.bh[2] = INPUT();


--wbxh.bh[1] is wbxh.bh[1]
wbxh.bh[1] = INPUT();


--wbxh.bh[0] is wbxh.bh[0]
wbxh.bh[0] = INPUT();


--wbxh.bx[6] is wbxh.bx[6]
wbxh.bx[6] = INPUT();


--wbxh.bx[5] is wbxh.bx[5]
wbxh.bx[5] = INPUT();


--wbxh.bx[4] is wbxh.bx[4]
wbxh.bx[4] = INPUT();


--wbxh.bx[3] is wbxh.bx[3]
wbxh.bx[3] = INPUT();


--wbxh.bx[2] is wbxh.bx[2]
wbxh.bx[2] = INPUT();


--wbxh.bx[1] is wbxh.bx[1]
wbxh.bx[1] = INPUT();


--wbxh.bx[0] is wbxh.bx[0]
wbxh.bx[0] = INPUT();


--wbxh.bh[15] is wbxh.bh[15]
wbxh.bh[15] = INPUT();


--wbxh.bh[14] is wbxh.bh[14]
wbxh.bh[14] = INPUT();


--wbxh.bh[13] is wbxh.bh[13]
wbxh.bh[13] = INPUT();


--wbxh.bh[12] is wbxh.bh[12]
wbxh.bh[12] = INPUT();


--wbxh.bh[11] is wbxh.bh[11]
wbxh.bh[11] = INPUT();


--wbxh.bh[10] is wbxh.bh[10]
wbxh.bh[10] = INPUT();


--wbxh.bh[9] is wbxh.bh[9]
wbxh.bh[9] = INPUT();


--wbxh.bh[8] is wbxh.bh[8]
wbxh.bh[8] = INPUT();


--wbxh.bh[7] is wbxh.bh[7]
wbxh.bh[7] = INPUT();


--wbxh.bx[15] is wbxh.bx[15]
wbxh.bx[15] = INPUT();


--wbxh.bx[14] is wbxh.bx[14]
wbxh.bx[14] = INPUT();


--wbxh.bx[13] is wbxh.bx[13]
wbxh.bx[13] = INPUT();


--wbxh.bx[12] is wbxh.bx[12]
wbxh.bx[12] = INPUT();


--wbxh.bx[11] is wbxh.bx[11]
wbxh.bx[11] = INPUT();


--wbxh.bx[10] is wbxh.bx[10]
wbxh.bx[10] = INPUT();


--wbxh.bx[9] is wbxh.bx[9]
wbxh.bx[9] = INPUT();


--wbxh.bx[8] is wbxh.bx[8]
wbxh.bx[8] = INPUT();


--wbxh.bx[7] is wbxh.bx[7]
wbxh.bx[7] = INPUT();


--E9L19 is LSTM_cell2:u0|nReg:r8|Q~0
E9L19 = (!cycle & M3_res[0]);


--E9L11 is LSTM_cell2:u0|nReg:r8|Q[8]~1
E9L11 = (K15_q) # (cycle);


--E9L20 is LSTM_cell2:u0|nReg:r8|Q~2
E9L20 = (!cycle & M3_res[1]);


--E9L21 is LSTM_cell2:u0|nReg:r8|Q~3
E9L21 = (!cycle & M3_res[2]);


--E9L22 is LSTM_cell2:u0|nReg:r8|Q~4
E9L22 = (!cycle & M3_res[3]);


--E9L23 is LSTM_cell2:u0|nReg:r8|Q~5
E9L23 = (!cycle & M3_res[4]);


--E9L24 is LSTM_cell2:u0|nReg:r8|Q~6
E9L24 = (!cycle & M3_res[5]);


--E9L25 is LSTM_cell2:u0|nReg:r8|Q~7
E9L25 = (!cycle & M3_res[6]);


--E9L26 is LSTM_cell2:u0|nReg:r8|Q~8
E9L26 = (!cycle & M3_res[7]);


--E9L27 is LSTM_cell2:u0|nReg:r8|Q~9
E9L27 = (!cycle & M3_res[8]);


--E9L28 is LSTM_cell2:u0|nReg:r8|Q~10
E9L28 = (!cycle & M3_res[9]);


--E9L29 is LSTM_cell2:u0|nReg:r8|Q~11
E9L29 = (!cycle & M3_res[10]);


--E9L30 is LSTM_cell2:u0|nReg:r8|Q~12
E9L30 = (!cycle & M3_res[11]);


--E9L31 is LSTM_cell2:u0|nReg:r8|Q~13
E9L31 = (!cycle & M3_res[12]);


--E9L32 is LSTM_cell2:u0|nReg:r8|Q~14
E9L32 = (!cycle & M3_res[13]);


--E9L33 is LSTM_cell2:u0|nReg:r8|Q~15
E9L33 = (!cycle & M3_res[14]);


--E9L34 is LSTM_cell2:u0|nReg:r8|Q~16
E9L34 = (!cycle & M3_res[15]);


--E4L19 is LSTM_cell2:u0|nReg:r3|Q~0
E4L19 = (!cycle & ((K2_q & (F1L64)) # (!K2_q & ((R1_q_a[1])))));


--E4L12 is LSTM_cell2:u0|nReg:r3|Q[9]~1
E4L12 = (K10_q) # (cycle);


--E4L20 is LSTM_cell2:u0|nReg:r3|Q~2
E4L20 = (!cycle & ((K2_q & (F1L67)) # (!K2_q & ((R1_q_a[2])))));


--E4L21 is LSTM_cell2:u0|nReg:r3|Q~3
E4L21 = (!cycle & ((K2_q & (F1L70)) # (!K2_q & ((R1_q_a[3])))));


--E4L22 is LSTM_cell2:u0|nReg:r3|Q~4
E4L22 = (!cycle & ((K2_q & (F1L73)) # (!K2_q & ((R1_q_a[4])))));


--E4L23 is LSTM_cell2:u0|nReg:r3|Q~5
E4L23 = (!cycle & ((K2_q & (F1L76)) # (!K2_q & ((R1_q_a[5])))));


--E4L24 is LSTM_cell2:u0|nReg:r3|Q~6
E4L24 = (!cycle & ((K2_q & (F1L79)) # (!K2_q & ((R1_q_a[6])))));


--E4L25 is LSTM_cell2:u0|nReg:r3|Q~7
E4L25 = (!cycle & ((K2_q & (F1L82)) # (!K2_q & ((R1_q_a[7])))));


--E4L26 is LSTM_cell2:u0|nReg:r3|Q~8
E4L26 = (!cycle & ((K2_q & (F1L85)) # (!K2_q & ((R1_q_a[8])))));


--E4L27 is LSTM_cell2:u0|nReg:r3|Q~9
E4L27 = (!cycle & ((K2_q & (F1L88)) # (!K2_q & ((R1_q_a[9])))));


--E4L28 is LSTM_cell2:u0|nReg:r3|Q~10
E4L28 = (!cycle & ((K2_q & (F1L91)) # (!K2_q & ((R1_q_a[10])))));


--E4L29 is LSTM_cell2:u0|nReg:r3|Q~11
E4L29 = (!cycle & ((K2_q & (F1L94)) # (!K2_q & ((R1_q_a[11])))));


--E4L30 is LSTM_cell2:u0|nReg:r3|Q~12
E4L30 = (!cycle & ((K2_q & (F1L97)) # (!K2_q & ((R1_q_a[12])))));


--E4L31 is LSTM_cell2:u0|nReg:r3|Q~13
E4L31 = (!cycle & ((K2_q & (!F1L100)) # (!K2_q & ((!R1_q_a[13])))));


--E4L32 is LSTM_cell2:u0|nReg:r3|Q~14
E4L32 = (!cycle & (F1L102 $ (F1L106)));


--E4L33 is LSTM_cell2:u0|nReg:r3|Q~15
E4L33 = (!cycle & (F1L109 $ (((F1L102 & F1L106)))));


--E4L34 is LSTM_cell2:u0|nReg:r3|Q~16
E4L34 = (!cycle & (F1L109 & ((!F1L106) # (!F1L102))));


--wbxh.wh[0] is wbxh.wh[0]
wbxh.wh[0] = INPUT();


--wbxh.wh[1] is wbxh.wh[1]
wbxh.wh[1] = INPUT();


--wbxh.wh[2] is wbxh.wh[2]
wbxh.wh[2] = INPUT();


--wbxh.wh[3] is wbxh.wh[3]
wbxh.wh[3] = INPUT();


--wbxh.wh[4] is wbxh.wh[4]
wbxh.wh[4] = INPUT();


--wbxh.wh[5] is wbxh.wh[5]
wbxh.wh[5] = INPUT();


--wbxh.wh[6] is wbxh.wh[6]
wbxh.wh[6] = INPUT();


--wbxh.wh[7] is wbxh.wh[7]
wbxh.wh[7] = INPUT();


--wbxh.wh[8] is wbxh.wh[8]
wbxh.wh[8] = INPUT();


--wbxh.wh[9] is wbxh.wh[9]
wbxh.wh[9] = INPUT();


--wbxh.wh[10] is wbxh.wh[10]
wbxh.wh[10] = INPUT();


--wbxh.wh[11] is wbxh.wh[11]
wbxh.wh[11] = INPUT();


--wbxh.wh[12] is wbxh.wh[12]
wbxh.wh[12] = INPUT();


--wbxh.wh[13] is wbxh.wh[13]
wbxh.wh[13] = INPUT();


--wbxh.wh[14] is wbxh.wh[14]
wbxh.wh[14] = INPUT();


--wbxh.wh[15] is wbxh.wh[15]
wbxh.wh[15] = INPUT();


--D1_reg[4][0] is shiftReg:l0|reg[4][0]
--register power-up is low

D1_reg[4][0] = DFFEAS(D1_reg[3][0], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][0] is shiftReg:l0|reg[3][0]
--register power-up is low

D1_reg[3][0] = DFFEAS(D1_reg[2][0], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][0] is shiftReg:l0|reg[5][0]
--register power-up is low

D1_reg[5][0] = DFFEAS(D1_reg[4][0], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L136 is Mux15~0
A1L136 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][0])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][0])))));


--D1_reg[2][0] is shiftReg:l0|reg[2][0]
--register power-up is low

D1_reg[2][0] = DFFEAS(D1_reg[1][0], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L137 is Mux15~1
A1L137 = (J1_counter_reg_bit[0] & ((A1L136 & ((D1_reg[2][0]))) # (!A1L136 & (D1_reg[4][0])))) # (!J1_counter_reg_bit[0] & (((A1L136))));


--A1L107 is Mux11~1
A1L107 = (J1_counter_reg_bit[3] & (J1_counter_reg_bit[0])) # (!J1_counter_reg_bit[3] & ((J1_counter_reg_bit[2])));


--D1_reg[1][0] is shiftReg:l0|reg[1][0]
--register power-up is low

D1_reg[1][0] = DFFEAS(D1_reg[0][0], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][0] is shiftReg:l0|reg[7][0]
--register power-up is low

D1_reg[7][0] = DFFEAS(D1_reg[6][0], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][0] is shiftReg:l0|reg[8][0]
--register power-up is low

D1_reg[8][0] = DFFEAS(D1_reg[7][0], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][0] is shiftReg:l0|reg[9][0]
--register power-up is low

D1_reg[9][0] = DFFEAS(D1_reg[8][0], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L138 is Mux15~2
A1L138 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][0])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][0])))));


--D1_reg[6][0] is shiftReg:l0|reg[6][0]
--register power-up is low

D1_reg[6][0] = DFFEAS(D1_reg[5][0], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L139 is Mux15~3
A1L139 = (J1_counter_reg_bit[1] & ((A1L138 & ((D1_reg[6][0]))) # (!A1L138 & (D1_reg[7][0])))) # (!J1_counter_reg_bit[1] & (((A1L138))));


--A1L140 is Mux15~4
A1L140 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][0])) # (!J1_counter_reg_bit[3] & ((A1L139)))));


--D1_reg[0][0] is shiftReg:l0|reg[0][0]
--register power-up is low

D1_reg[0][0] = DFFEAS(input[0], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L141 is Mux15~5
A1L141 = (A1L107 & ((A1L140 & ((D1_reg[0][0]))) # (!A1L140 & (A1L137)))) # (!A1L107 & (((A1L140))));


--A1L142 is Mux15~6
A1L142 = (A1L141 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[1][1] is shiftReg:l0|reg[1][1]
--register power-up is low

D1_reg[1][1] = DFFEAS(D1_reg[0][1], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[4][1] is shiftReg:l0|reg[4][1]
--register power-up is low

D1_reg[4][1] = DFFEAS(D1_reg[3][1], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][1] is shiftReg:l0|reg[3][1]
--register power-up is low

D1_reg[3][1] = DFFEAS(D1_reg[2][1], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][1] is shiftReg:l0|reg[5][1]
--register power-up is low

D1_reg[5][1] = DFFEAS(D1_reg[4][1], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L129 is Mux14~0
A1L129 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][1])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][1])))));


--D1_reg[2][1] is shiftReg:l0|reg[2][1]
--register power-up is low

D1_reg[2][1] = DFFEAS(D1_reg[1][1], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L130 is Mux14~1
A1L130 = (J1_counter_reg_bit[0] & ((A1L129 & ((D1_reg[2][1]))) # (!A1L129 & (D1_reg[4][1])))) # (!J1_counter_reg_bit[0] & (((A1L129))));


--D1_reg[7][1] is shiftReg:l0|reg[7][1]
--register power-up is low

D1_reg[7][1] = DFFEAS(D1_reg[6][1], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][1] is shiftReg:l0|reg[8][1]
--register power-up is low

D1_reg[8][1] = DFFEAS(D1_reg[7][1], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][1] is shiftReg:l0|reg[9][1]
--register power-up is low

D1_reg[9][1] = DFFEAS(D1_reg[8][1], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L131 is Mux14~2
A1L131 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][1])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][1])))));


--D1_reg[6][1] is shiftReg:l0|reg[6][1]
--register power-up is low

D1_reg[6][1] = DFFEAS(D1_reg[5][1], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L132 is Mux14~3
A1L132 = (J1_counter_reg_bit[1] & ((A1L131 & ((D1_reg[6][1]))) # (!A1L131 & (D1_reg[7][1])))) # (!J1_counter_reg_bit[1] & (((A1L131))));


--A1L133 is Mux14~4
A1L133 = (J1_counter_reg_bit[3] & (((A1L107)))) # (!J1_counter_reg_bit[3] & ((A1L107 & (A1L130)) # (!A1L107 & ((A1L132)))));


--D1_reg[0][1] is shiftReg:l0|reg[0][1]
--register power-up is low

D1_reg[0][1] = DFFEAS(input[1], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L134 is Mux14~5
A1L134 = (J1_counter_reg_bit[3] & ((A1L133 & ((D1_reg[0][1]))) # (!A1L133 & (D1_reg[1][1])))) # (!J1_counter_reg_bit[3] & (((A1L133))));


--A1L135 is Mux14~6
A1L135 = (A1L134 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][2] is shiftReg:l0|reg[4][2]
--register power-up is low

D1_reg[4][2] = DFFEAS(D1_reg[3][2], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][2] is shiftReg:l0|reg[3][2]
--register power-up is low

D1_reg[3][2] = DFFEAS(D1_reg[2][2], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][2] is shiftReg:l0|reg[5][2]
--register power-up is low

D1_reg[5][2] = DFFEAS(D1_reg[4][2], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L122 is Mux13~0
A1L122 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][2])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][2])))));


--D1_reg[2][2] is shiftReg:l0|reg[2][2]
--register power-up is low

D1_reg[2][2] = DFFEAS(D1_reg[1][2], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L123 is Mux13~1
A1L123 = (J1_counter_reg_bit[0] & ((A1L122 & ((D1_reg[2][2]))) # (!A1L122 & (D1_reg[4][2])))) # (!J1_counter_reg_bit[0] & (((A1L122))));


--D1_reg[1][2] is shiftReg:l0|reg[1][2]
--register power-up is low

D1_reg[1][2] = DFFEAS(D1_reg[0][2], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][2] is shiftReg:l0|reg[7][2]
--register power-up is low

D1_reg[7][2] = DFFEAS(D1_reg[6][2], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][2] is shiftReg:l0|reg[8][2]
--register power-up is low

D1_reg[8][2] = DFFEAS(D1_reg[7][2], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][2] is shiftReg:l0|reg[9][2]
--register power-up is low

D1_reg[9][2] = DFFEAS(D1_reg[8][2], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L124 is Mux13~2
A1L124 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][2])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][2])))));


--D1_reg[6][2] is shiftReg:l0|reg[6][2]
--register power-up is low

D1_reg[6][2] = DFFEAS(D1_reg[5][2], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L125 is Mux13~3
A1L125 = (J1_counter_reg_bit[1] & ((A1L124 & ((D1_reg[6][2]))) # (!A1L124 & (D1_reg[7][2])))) # (!J1_counter_reg_bit[1] & (((A1L124))));


--A1L126 is Mux13~4
A1L126 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][2])) # (!J1_counter_reg_bit[3] & ((A1L125)))));


--D1_reg[0][2] is shiftReg:l0|reg[0][2]
--register power-up is low

D1_reg[0][2] = DFFEAS(input[2], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L127 is Mux13~5
A1L127 = (A1L107 & ((A1L126 & ((D1_reg[0][2]))) # (!A1L126 & (A1L123)))) # (!A1L107 & (((A1L126))));


--A1L128 is Mux13~6
A1L128 = (A1L127 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[1][3] is shiftReg:l0|reg[1][3]
--register power-up is low

D1_reg[1][3] = DFFEAS(D1_reg[0][3], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[4][3] is shiftReg:l0|reg[4][3]
--register power-up is low

D1_reg[4][3] = DFFEAS(D1_reg[3][3], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][3] is shiftReg:l0|reg[3][3]
--register power-up is low

D1_reg[3][3] = DFFEAS(D1_reg[2][3], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][3] is shiftReg:l0|reg[5][3]
--register power-up is low

D1_reg[5][3] = DFFEAS(D1_reg[4][3], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L115 is Mux12~0
A1L115 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][3])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][3])))));


--D1_reg[2][3] is shiftReg:l0|reg[2][3]
--register power-up is low

D1_reg[2][3] = DFFEAS(D1_reg[1][3], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L116 is Mux12~1
A1L116 = (J1_counter_reg_bit[0] & ((A1L115 & ((D1_reg[2][3]))) # (!A1L115 & (D1_reg[4][3])))) # (!J1_counter_reg_bit[0] & (((A1L115))));


--D1_reg[7][3] is shiftReg:l0|reg[7][3]
--register power-up is low

D1_reg[7][3] = DFFEAS(D1_reg[6][3], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][3] is shiftReg:l0|reg[8][3]
--register power-up is low

D1_reg[8][3] = DFFEAS(D1_reg[7][3], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][3] is shiftReg:l0|reg[9][3]
--register power-up is low

D1_reg[9][3] = DFFEAS(D1_reg[8][3], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L117 is Mux12~2
A1L117 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][3])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][3])))));


--D1_reg[6][3] is shiftReg:l0|reg[6][3]
--register power-up is low

D1_reg[6][3] = DFFEAS(D1_reg[5][3], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L118 is Mux12~3
A1L118 = (J1_counter_reg_bit[1] & ((A1L117 & ((D1_reg[6][3]))) # (!A1L117 & (D1_reg[7][3])))) # (!J1_counter_reg_bit[1] & (((A1L117))));


--A1L119 is Mux12~4
A1L119 = (J1_counter_reg_bit[3] & (((A1L107)))) # (!J1_counter_reg_bit[3] & ((A1L107 & (A1L116)) # (!A1L107 & ((A1L118)))));


--D1_reg[0][3] is shiftReg:l0|reg[0][3]
--register power-up is low

D1_reg[0][3] = DFFEAS(input[3], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L120 is Mux12~5
A1L120 = (J1_counter_reg_bit[3] & ((A1L119 & ((D1_reg[0][3]))) # (!A1L119 & (D1_reg[1][3])))) # (!J1_counter_reg_bit[3] & (((A1L119))));


--A1L121 is Mux12~6
A1L121 = (A1L120 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][4] is shiftReg:l0|reg[4][4]
--register power-up is low

D1_reg[4][4] = DFFEAS(D1_reg[3][4], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][4] is shiftReg:l0|reg[3][4]
--register power-up is low

D1_reg[3][4] = DFFEAS(D1_reg[2][4], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][4] is shiftReg:l0|reg[5][4]
--register power-up is low

D1_reg[5][4] = DFFEAS(D1_reg[4][4], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L108 is Mux11~2
A1L108 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][4])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][4])))));


--D1_reg[2][4] is shiftReg:l0|reg[2][4]
--register power-up is low

D1_reg[2][4] = DFFEAS(D1_reg[1][4], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L109 is Mux11~3
A1L109 = (J1_counter_reg_bit[0] & ((A1L108 & ((D1_reg[2][4]))) # (!A1L108 & (D1_reg[4][4])))) # (!J1_counter_reg_bit[0] & (((A1L108))));


--D1_reg[1][4] is shiftReg:l0|reg[1][4]
--register power-up is low

D1_reg[1][4] = DFFEAS(D1_reg[0][4], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][4] is shiftReg:l0|reg[7][4]
--register power-up is low

D1_reg[7][4] = DFFEAS(D1_reg[6][4], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][4] is shiftReg:l0|reg[8][4]
--register power-up is low

D1_reg[8][4] = DFFEAS(D1_reg[7][4], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][4] is shiftReg:l0|reg[9][4]
--register power-up is low

D1_reg[9][4] = DFFEAS(D1_reg[8][4], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L110 is Mux11~4
A1L110 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][4])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][4])))));


--D1_reg[6][4] is shiftReg:l0|reg[6][4]
--register power-up is low

D1_reg[6][4] = DFFEAS(D1_reg[5][4], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L111 is Mux11~5
A1L111 = (J1_counter_reg_bit[1] & ((A1L110 & ((D1_reg[6][4]))) # (!A1L110 & (D1_reg[7][4])))) # (!J1_counter_reg_bit[1] & (((A1L110))));


--A1L112 is Mux11~6
A1L112 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][4])) # (!J1_counter_reg_bit[3] & ((A1L111)))));


--D1_reg[0][4] is shiftReg:l0|reg[0][4]
--register power-up is low

D1_reg[0][4] = DFFEAS(input[4], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L113 is Mux11~7
A1L113 = (A1L107 & ((A1L112 & ((D1_reg[0][4]))) # (!A1L112 & (A1L109)))) # (!A1L107 & (((A1L112))));


--A1L114 is Mux11~8
A1L114 = (A1L113 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[1][5] is shiftReg:l0|reg[1][5]
--register power-up is low

D1_reg[1][5] = DFFEAS(D1_reg[0][5], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[4][5] is shiftReg:l0|reg[4][5]
--register power-up is low

D1_reg[4][5] = DFFEAS(D1_reg[3][5], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][5] is shiftReg:l0|reg[3][5]
--register power-up is low

D1_reg[3][5] = DFFEAS(D1_reg[2][5], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][5] is shiftReg:l0|reg[5][5]
--register power-up is low

D1_reg[5][5] = DFFEAS(D1_reg[4][5], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L99 is Mux10~0
A1L99 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][5])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][5])))));


--D1_reg[2][5] is shiftReg:l0|reg[2][5]
--register power-up is low

D1_reg[2][5] = DFFEAS(D1_reg[1][5], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L100 is Mux10~1
A1L100 = (J1_counter_reg_bit[0] & ((A1L99 & ((D1_reg[2][5]))) # (!A1L99 & (D1_reg[4][5])))) # (!J1_counter_reg_bit[0] & (((A1L99))));


--D1_reg[7][5] is shiftReg:l0|reg[7][5]
--register power-up is low

D1_reg[7][5] = DFFEAS(D1_reg[6][5], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][5] is shiftReg:l0|reg[8][5]
--register power-up is low

D1_reg[8][5] = DFFEAS(D1_reg[7][5], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][5] is shiftReg:l0|reg[9][5]
--register power-up is low

D1_reg[9][5] = DFFEAS(D1_reg[8][5], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L101 is Mux10~2
A1L101 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][5])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][5])))));


--D1_reg[6][5] is shiftReg:l0|reg[6][5]
--register power-up is low

D1_reg[6][5] = DFFEAS(D1_reg[5][5], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L102 is Mux10~3
A1L102 = (J1_counter_reg_bit[1] & ((A1L101 & ((D1_reg[6][5]))) # (!A1L101 & (D1_reg[7][5])))) # (!J1_counter_reg_bit[1] & (((A1L101))));


--A1L103 is Mux10~4
A1L103 = (J1_counter_reg_bit[3] & (((A1L107)))) # (!J1_counter_reg_bit[3] & ((A1L107 & (A1L100)) # (!A1L107 & ((A1L102)))));


--D1_reg[0][5] is shiftReg:l0|reg[0][5]
--register power-up is low

D1_reg[0][5] = DFFEAS(input[5], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L104 is Mux10~5
A1L104 = (J1_counter_reg_bit[3] & ((A1L103 & ((D1_reg[0][5]))) # (!A1L103 & (D1_reg[1][5])))) # (!J1_counter_reg_bit[3] & (((A1L103))));


--A1L105 is Mux10~6
A1L105 = (A1L104 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][6] is shiftReg:l0|reg[4][6]
--register power-up is low

D1_reg[4][6] = DFFEAS(D1_reg[3][6], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][6] is shiftReg:l0|reg[3][6]
--register power-up is low

D1_reg[3][6] = DFFEAS(D1_reg[2][6], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][6] is shiftReg:l0|reg[5][6]
--register power-up is low

D1_reg[5][6] = DFFEAS(D1_reg[4][6], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L92 is Mux9~0
A1L92 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][6])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][6])))));


--D1_reg[2][6] is shiftReg:l0|reg[2][6]
--register power-up is low

D1_reg[2][6] = DFFEAS(D1_reg[1][6], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L93 is Mux9~1
A1L93 = (J1_counter_reg_bit[0] & ((A1L92 & ((D1_reg[2][6]))) # (!A1L92 & (D1_reg[4][6])))) # (!J1_counter_reg_bit[0] & (((A1L92))));


--D1_reg[1][6] is shiftReg:l0|reg[1][6]
--register power-up is low

D1_reg[1][6] = DFFEAS(D1_reg[0][6], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][6] is shiftReg:l0|reg[7][6]
--register power-up is low

D1_reg[7][6] = DFFEAS(D1_reg[6][6], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][6] is shiftReg:l0|reg[8][6]
--register power-up is low

D1_reg[8][6] = DFFEAS(D1_reg[7][6], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][6] is shiftReg:l0|reg[9][6]
--register power-up is low

D1_reg[9][6] = DFFEAS(D1_reg[8][6], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L94 is Mux9~2
A1L94 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][6])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][6])))));


--D1_reg[6][6] is shiftReg:l0|reg[6][6]
--register power-up is low

D1_reg[6][6] = DFFEAS(D1_reg[5][6], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L95 is Mux9~3
A1L95 = (J1_counter_reg_bit[1] & ((A1L94 & ((D1_reg[6][6]))) # (!A1L94 & (D1_reg[7][6])))) # (!J1_counter_reg_bit[1] & (((A1L94))));


--A1L96 is Mux9~4
A1L96 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][6])) # (!J1_counter_reg_bit[3] & ((A1L95)))));


--D1_reg[0][6] is shiftReg:l0|reg[0][6]
--register power-up is low

D1_reg[0][6] = DFFEAS(input[6], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L97 is Mux9~5
A1L97 = (A1L107 & ((A1L96 & ((D1_reg[0][6]))) # (!A1L96 & (A1L93)))) # (!A1L107 & (((A1L96))));


--A1L98 is Mux9~6
A1L98 = (A1L97 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[1][7] is shiftReg:l0|reg[1][7]
--register power-up is low

D1_reg[1][7] = DFFEAS(D1_reg[0][7], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[4][7] is shiftReg:l0|reg[4][7]
--register power-up is low

D1_reg[4][7] = DFFEAS(D1_reg[3][7], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][7] is shiftReg:l0|reg[3][7]
--register power-up is low

D1_reg[3][7] = DFFEAS(D1_reg[2][7], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][7] is shiftReg:l0|reg[5][7]
--register power-up is low

D1_reg[5][7] = DFFEAS(D1_reg[4][7], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L85 is Mux8~0
A1L85 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][7])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][7])))));


--D1_reg[2][7] is shiftReg:l0|reg[2][7]
--register power-up is low

D1_reg[2][7] = DFFEAS(D1_reg[1][7], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L86 is Mux8~1
A1L86 = (J1_counter_reg_bit[0] & ((A1L85 & ((D1_reg[2][7]))) # (!A1L85 & (D1_reg[4][7])))) # (!J1_counter_reg_bit[0] & (((A1L85))));


--D1_reg[7][7] is shiftReg:l0|reg[7][7]
--register power-up is low

D1_reg[7][7] = DFFEAS(D1_reg[6][7], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][7] is shiftReg:l0|reg[8][7]
--register power-up is low

D1_reg[8][7] = DFFEAS(D1_reg[7][7], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][7] is shiftReg:l0|reg[9][7]
--register power-up is low

D1_reg[9][7] = DFFEAS(D1_reg[8][7], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L87 is Mux8~2
A1L87 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][7])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][7])))));


--D1_reg[6][7] is shiftReg:l0|reg[6][7]
--register power-up is low

D1_reg[6][7] = DFFEAS(D1_reg[5][7], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L88 is Mux8~3
A1L88 = (J1_counter_reg_bit[1] & ((A1L87 & ((D1_reg[6][7]))) # (!A1L87 & (D1_reg[7][7])))) # (!J1_counter_reg_bit[1] & (((A1L87))));


--A1L89 is Mux8~4
A1L89 = (J1_counter_reg_bit[3] & (((A1L107)))) # (!J1_counter_reg_bit[3] & ((A1L107 & (A1L86)) # (!A1L107 & ((A1L88)))));


--D1_reg[0][7] is shiftReg:l0|reg[0][7]
--register power-up is low

D1_reg[0][7] = DFFEAS(input[7], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L90 is Mux8~5
A1L90 = (J1_counter_reg_bit[3] & ((A1L89 & ((D1_reg[0][7]))) # (!A1L89 & (D1_reg[1][7])))) # (!J1_counter_reg_bit[3] & (((A1L89))));


--A1L91 is Mux8~6
A1L91 = (A1L90 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][8] is shiftReg:l0|reg[4][8]
--register power-up is low

D1_reg[4][8] = DFFEAS(D1_reg[3][8], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][8] is shiftReg:l0|reg[3][8]
--register power-up is low

D1_reg[3][8] = DFFEAS(D1_reg[2][8], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][8] is shiftReg:l0|reg[5][8]
--register power-up is low

D1_reg[5][8] = DFFEAS(D1_reg[4][8], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L78 is Mux7~0
A1L78 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][8])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][8])))));


--D1_reg[2][8] is shiftReg:l0|reg[2][8]
--register power-up is low

D1_reg[2][8] = DFFEAS(D1_reg[1][8], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L79 is Mux7~1
A1L79 = (J1_counter_reg_bit[0] & ((A1L78 & ((D1_reg[2][8]))) # (!A1L78 & (D1_reg[4][8])))) # (!J1_counter_reg_bit[0] & (((A1L78))));


--D1_reg[1][8] is shiftReg:l0|reg[1][8]
--register power-up is low

D1_reg[1][8] = DFFEAS(D1_reg[0][8], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][8] is shiftReg:l0|reg[7][8]
--register power-up is low

D1_reg[7][8] = DFFEAS(D1_reg[6][8], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][8] is shiftReg:l0|reg[8][8]
--register power-up is low

D1_reg[8][8] = DFFEAS(D1_reg[7][8], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][8] is shiftReg:l0|reg[9][8]
--register power-up is low

D1_reg[9][8] = DFFEAS(D1_reg[8][8], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L80 is Mux7~2
A1L80 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][8])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][8])))));


--D1_reg[6][8] is shiftReg:l0|reg[6][8]
--register power-up is low

D1_reg[6][8] = DFFEAS(D1_reg[5][8], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L81 is Mux7~3
A1L81 = (J1_counter_reg_bit[1] & ((A1L80 & ((D1_reg[6][8]))) # (!A1L80 & (D1_reg[7][8])))) # (!J1_counter_reg_bit[1] & (((A1L80))));


--A1L82 is Mux7~4
A1L82 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][8])) # (!J1_counter_reg_bit[3] & ((A1L81)))));


--D1_reg[0][8] is shiftReg:l0|reg[0][8]
--register power-up is low

D1_reg[0][8] = DFFEAS(input[8], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L83 is Mux7~5
A1L83 = (A1L107 & ((A1L82 & ((D1_reg[0][8]))) # (!A1L82 & (A1L79)))) # (!A1L107 & (((A1L82))));


--A1L84 is Mux7~6
A1L84 = (A1L83 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[1][9] is shiftReg:l0|reg[1][9]
--register power-up is low

D1_reg[1][9] = DFFEAS(D1_reg[0][9], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[4][9] is shiftReg:l0|reg[4][9]
--register power-up is low

D1_reg[4][9] = DFFEAS(D1_reg[3][9], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][9] is shiftReg:l0|reg[3][9]
--register power-up is low

D1_reg[3][9] = DFFEAS(D1_reg[2][9], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][9] is shiftReg:l0|reg[5][9]
--register power-up is low

D1_reg[5][9] = DFFEAS(D1_reg[4][9], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L71 is Mux6~0
A1L71 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][9])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][9])))));


--D1_reg[2][9] is shiftReg:l0|reg[2][9]
--register power-up is low

D1_reg[2][9] = DFFEAS(D1_reg[1][9], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L72 is Mux6~1
A1L72 = (J1_counter_reg_bit[0] & ((A1L71 & ((D1_reg[2][9]))) # (!A1L71 & (D1_reg[4][9])))) # (!J1_counter_reg_bit[0] & (((A1L71))));


--D1_reg[7][9] is shiftReg:l0|reg[7][9]
--register power-up is low

D1_reg[7][9] = DFFEAS(D1_reg[6][9], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][9] is shiftReg:l0|reg[8][9]
--register power-up is low

D1_reg[8][9] = DFFEAS(D1_reg[7][9], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][9] is shiftReg:l0|reg[9][9]
--register power-up is low

D1_reg[9][9] = DFFEAS(D1_reg[8][9], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L73 is Mux6~2
A1L73 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][9])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][9])))));


--D1_reg[6][9] is shiftReg:l0|reg[6][9]
--register power-up is low

D1_reg[6][9] = DFFEAS(D1_reg[5][9], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L74 is Mux6~3
A1L74 = (J1_counter_reg_bit[1] & ((A1L73 & ((D1_reg[6][9]))) # (!A1L73 & (D1_reg[7][9])))) # (!J1_counter_reg_bit[1] & (((A1L73))));


--A1L75 is Mux6~4
A1L75 = (J1_counter_reg_bit[3] & (((A1L107)))) # (!J1_counter_reg_bit[3] & ((A1L107 & (A1L72)) # (!A1L107 & ((A1L74)))));


--D1_reg[0][9] is shiftReg:l0|reg[0][9]
--register power-up is low

D1_reg[0][9] = DFFEAS(input[9], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L76 is Mux6~5
A1L76 = (J1_counter_reg_bit[3] & ((A1L75 & ((D1_reg[0][9]))) # (!A1L75 & (D1_reg[1][9])))) # (!J1_counter_reg_bit[3] & (((A1L75))));


--A1L77 is Mux6~6
A1L77 = (A1L76 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][10] is shiftReg:l0|reg[4][10]
--register power-up is low

D1_reg[4][10] = DFFEAS(D1_reg[3][10], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][10] is shiftReg:l0|reg[3][10]
--register power-up is low

D1_reg[3][10] = DFFEAS(D1_reg[2][10], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][10] is shiftReg:l0|reg[5][10]
--register power-up is low

D1_reg[5][10] = DFFEAS(D1_reg[4][10], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L64 is Mux5~0
A1L64 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][10])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][10])))));


--D1_reg[2][10] is shiftReg:l0|reg[2][10]
--register power-up is low

D1_reg[2][10] = DFFEAS(D1_reg[1][10], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L65 is Mux5~1
A1L65 = (J1_counter_reg_bit[0] & ((A1L64 & ((D1_reg[2][10]))) # (!A1L64 & (D1_reg[4][10])))) # (!J1_counter_reg_bit[0] & (((A1L64))));


--D1_reg[1][10] is shiftReg:l0|reg[1][10]
--register power-up is low

D1_reg[1][10] = DFFEAS(D1_reg[0][10], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][10] is shiftReg:l0|reg[7][10]
--register power-up is low

D1_reg[7][10] = DFFEAS(D1_reg[6][10], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][10] is shiftReg:l0|reg[8][10]
--register power-up is low

D1_reg[8][10] = DFFEAS(D1_reg[7][10], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][10] is shiftReg:l0|reg[9][10]
--register power-up is low

D1_reg[9][10] = DFFEAS(D1_reg[8][10], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L66 is Mux5~2
A1L66 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][10])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][10])))));


--D1_reg[6][10] is shiftReg:l0|reg[6][10]
--register power-up is low

D1_reg[6][10] = DFFEAS(D1_reg[5][10], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L67 is Mux5~3
A1L67 = (J1_counter_reg_bit[1] & ((A1L66 & ((D1_reg[6][10]))) # (!A1L66 & (D1_reg[7][10])))) # (!J1_counter_reg_bit[1] & (((A1L66))));


--A1L68 is Mux5~4
A1L68 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][10])) # (!J1_counter_reg_bit[3] & ((A1L67)))));


--D1_reg[0][10] is shiftReg:l0|reg[0][10]
--register power-up is low

D1_reg[0][10] = DFFEAS(input[10], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L69 is Mux5~5
A1L69 = (A1L107 & ((A1L68 & ((D1_reg[0][10]))) # (!A1L68 & (A1L65)))) # (!A1L107 & (((A1L68))));


--A1L70 is Mux5~6
A1L70 = (A1L69 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[1][11] is shiftReg:l0|reg[1][11]
--register power-up is low

D1_reg[1][11] = DFFEAS(D1_reg[0][11], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[4][11] is shiftReg:l0|reg[4][11]
--register power-up is low

D1_reg[4][11] = DFFEAS(D1_reg[3][11], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][11] is shiftReg:l0|reg[3][11]
--register power-up is low

D1_reg[3][11] = DFFEAS(D1_reg[2][11], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][11] is shiftReg:l0|reg[5][11]
--register power-up is low

D1_reg[5][11] = DFFEAS(D1_reg[4][11], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L57 is Mux4~0
A1L57 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][11])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][11])))));


--D1_reg[2][11] is shiftReg:l0|reg[2][11]
--register power-up is low

D1_reg[2][11] = DFFEAS(D1_reg[1][11], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L58 is Mux4~1
A1L58 = (J1_counter_reg_bit[0] & ((A1L57 & ((D1_reg[2][11]))) # (!A1L57 & (D1_reg[4][11])))) # (!J1_counter_reg_bit[0] & (((A1L57))));


--D1_reg[7][11] is shiftReg:l0|reg[7][11]
--register power-up is low

D1_reg[7][11] = DFFEAS(D1_reg[6][11], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][11] is shiftReg:l0|reg[8][11]
--register power-up is low

D1_reg[8][11] = DFFEAS(D1_reg[7][11], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][11] is shiftReg:l0|reg[9][11]
--register power-up is low

D1_reg[9][11] = DFFEAS(D1_reg[8][11], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L59 is Mux4~2
A1L59 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][11])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][11])))));


--D1_reg[6][11] is shiftReg:l0|reg[6][11]
--register power-up is low

D1_reg[6][11] = DFFEAS(D1_reg[5][11], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L60 is Mux4~3
A1L60 = (J1_counter_reg_bit[1] & ((A1L59 & ((D1_reg[6][11]))) # (!A1L59 & (D1_reg[7][11])))) # (!J1_counter_reg_bit[1] & (((A1L59))));


--A1L61 is Mux4~4
A1L61 = (J1_counter_reg_bit[3] & (((A1L107)))) # (!J1_counter_reg_bit[3] & ((A1L107 & (A1L58)) # (!A1L107 & ((A1L60)))));


--D1_reg[0][11] is shiftReg:l0|reg[0][11]
--register power-up is low

D1_reg[0][11] = DFFEAS(input[11], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L62 is Mux4~5
A1L62 = (J1_counter_reg_bit[3] & ((A1L61 & ((D1_reg[0][11]))) # (!A1L61 & (D1_reg[1][11])))) # (!J1_counter_reg_bit[3] & (((A1L61))));


--A1L63 is Mux4~6
A1L63 = (A1L62 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][12] is shiftReg:l0|reg[4][12]
--register power-up is low

D1_reg[4][12] = DFFEAS(D1_reg[3][12], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][12] is shiftReg:l0|reg[3][12]
--register power-up is low

D1_reg[3][12] = DFFEAS(D1_reg[2][12], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][12] is shiftReg:l0|reg[5][12]
--register power-up is low

D1_reg[5][12] = DFFEAS(D1_reg[4][12], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L50 is Mux3~0
A1L50 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][12])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][12])))));


--D1_reg[2][12] is shiftReg:l0|reg[2][12]
--register power-up is low

D1_reg[2][12] = DFFEAS(D1_reg[1][12], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L51 is Mux3~1
A1L51 = (J1_counter_reg_bit[0] & ((A1L50 & ((D1_reg[2][12]))) # (!A1L50 & (D1_reg[4][12])))) # (!J1_counter_reg_bit[0] & (((A1L50))));


--D1_reg[1][12] is shiftReg:l0|reg[1][12]
--register power-up is low

D1_reg[1][12] = DFFEAS(D1_reg[0][12], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][12] is shiftReg:l0|reg[7][12]
--register power-up is low

D1_reg[7][12] = DFFEAS(D1_reg[6][12], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][12] is shiftReg:l0|reg[8][12]
--register power-up is low

D1_reg[8][12] = DFFEAS(D1_reg[7][12], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][12] is shiftReg:l0|reg[9][12]
--register power-up is low

D1_reg[9][12] = DFFEAS(D1_reg[8][12], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L52 is Mux3~2
A1L52 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][12])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][12])))));


--D1_reg[6][12] is shiftReg:l0|reg[6][12]
--register power-up is low

D1_reg[6][12] = DFFEAS(D1_reg[5][12], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L53 is Mux3~3
A1L53 = (J1_counter_reg_bit[1] & ((A1L52 & ((D1_reg[6][12]))) # (!A1L52 & (D1_reg[7][12])))) # (!J1_counter_reg_bit[1] & (((A1L52))));


--A1L54 is Mux3~4
A1L54 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][12])) # (!J1_counter_reg_bit[3] & ((A1L53)))));


--D1_reg[0][12] is shiftReg:l0|reg[0][12]
--register power-up is low

D1_reg[0][12] = DFFEAS(input[12], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L55 is Mux3~5
A1L55 = (A1L107 & ((A1L54 & ((D1_reg[0][12]))) # (!A1L54 & (A1L51)))) # (!A1L107 & (((A1L54))));


--A1L56 is Mux3~6
A1L56 = (A1L55 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][13] is shiftReg:l0|reg[4][13]
--register power-up is low

D1_reg[4][13] = DFFEAS(D1_reg[3][13], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][13] is shiftReg:l0|reg[3][13]
--register power-up is low

D1_reg[3][13] = DFFEAS(D1_reg[2][13], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][13] is shiftReg:l0|reg[5][13]
--register power-up is low

D1_reg[5][13] = DFFEAS(D1_reg[4][13], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L43 is Mux2~0
A1L43 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][13])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][13])))));


--D1_reg[2][13] is shiftReg:l0|reg[2][13]
--register power-up is low

D1_reg[2][13] = DFFEAS(D1_reg[1][13], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L44 is Mux2~1
A1L44 = (J1_counter_reg_bit[0] & ((A1L43 & ((D1_reg[2][13]))) # (!A1L43 & (D1_reg[4][13])))) # (!J1_counter_reg_bit[0] & (((A1L43))));


--D1_reg[1][13] is shiftReg:l0|reg[1][13]
--register power-up is low

D1_reg[1][13] = DFFEAS(D1_reg[0][13], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][13] is shiftReg:l0|reg[7][13]
--register power-up is low

D1_reg[7][13] = DFFEAS(D1_reg[6][13], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][13] is shiftReg:l0|reg[8][13]
--register power-up is low

D1_reg[8][13] = DFFEAS(D1_reg[7][13], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][13] is shiftReg:l0|reg[9][13]
--register power-up is low

D1_reg[9][13] = DFFEAS(D1_reg[8][13], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L45 is Mux2~2
A1L45 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][13])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][13])))));


--D1_reg[6][13] is shiftReg:l0|reg[6][13]
--register power-up is low

D1_reg[6][13] = DFFEAS(D1_reg[5][13], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L46 is Mux2~3
A1L46 = (J1_counter_reg_bit[1] & ((A1L45 & ((D1_reg[6][13]))) # (!A1L45 & (D1_reg[7][13])))) # (!J1_counter_reg_bit[1] & (((A1L45))));


--A1L47 is Mux2~4
A1L47 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][13])) # (!J1_counter_reg_bit[3] & ((A1L46)))));


--D1_reg[0][13] is shiftReg:l0|reg[0][13]
--register power-up is low

D1_reg[0][13] = DFFEAS(input[13], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L48 is Mux2~5
A1L48 = (A1L107 & ((A1L47 & ((D1_reg[0][13]))) # (!A1L47 & (A1L44)))) # (!A1L107 & (((A1L47))));


--A1L49 is Mux2~6
A1L49 = (A1L48 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][14] is shiftReg:l0|reg[4][14]
--register power-up is low

D1_reg[4][14] = DFFEAS(D1_reg[3][14], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][14] is shiftReg:l0|reg[3][14]
--register power-up is low

D1_reg[3][14] = DFFEAS(D1_reg[2][14], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][14] is shiftReg:l0|reg[5][14]
--register power-up is low

D1_reg[5][14] = DFFEAS(D1_reg[4][14], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L36 is Mux1~0
A1L36 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][14])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][14])))));


--D1_reg[2][14] is shiftReg:l0|reg[2][14]
--register power-up is low

D1_reg[2][14] = DFFEAS(D1_reg[1][14], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L37 is Mux1~1
A1L37 = (J1_counter_reg_bit[0] & ((A1L36 & ((D1_reg[2][14]))) # (!A1L36 & (D1_reg[4][14])))) # (!J1_counter_reg_bit[0] & (((A1L36))));


--D1_reg[1][14] is shiftReg:l0|reg[1][14]
--register power-up is low

D1_reg[1][14] = DFFEAS(D1_reg[0][14], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][14] is shiftReg:l0|reg[7][14]
--register power-up is low

D1_reg[7][14] = DFFEAS(D1_reg[6][14], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][14] is shiftReg:l0|reg[8][14]
--register power-up is low

D1_reg[8][14] = DFFEAS(D1_reg[7][14], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][14] is shiftReg:l0|reg[9][14]
--register power-up is low

D1_reg[9][14] = DFFEAS(D1_reg[8][14], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L38 is Mux1~2
A1L38 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][14])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][14])))));


--D1_reg[6][14] is shiftReg:l0|reg[6][14]
--register power-up is low

D1_reg[6][14] = DFFEAS(D1_reg[5][14], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L39 is Mux1~3
A1L39 = (J1_counter_reg_bit[1] & ((A1L38 & ((D1_reg[6][14]))) # (!A1L38 & (D1_reg[7][14])))) # (!J1_counter_reg_bit[1] & (((A1L38))));


--A1L40 is Mux1~4
A1L40 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][14])) # (!J1_counter_reg_bit[3] & ((A1L39)))));


--D1_reg[0][14] is shiftReg:l0|reg[0][14]
--register power-up is low

D1_reg[0][14] = DFFEAS(input[14], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L41 is Mux1~5
A1L41 = (A1L107 & ((A1L40 & ((D1_reg[0][14]))) # (!A1L40 & (A1L37)))) # (!A1L107 & (((A1L40))));


--A1L42 is Mux1~6
A1L42 = (A1L41 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--D1_reg[4][15] is shiftReg:l0|reg[4][15]
--register power-up is low

D1_reg[4][15] = DFFEAS(D1_reg[3][15], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[3][15] is shiftReg:l0|reg[3][15]
--register power-up is low

D1_reg[3][15] = DFFEAS(D1_reg[2][15], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[5][15] is shiftReg:l0|reg[5][15]
--register power-up is low

D1_reg[5][15] = DFFEAS(D1_reg[4][15], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L29 is Mux0~0
A1L29 = (J1_counter_reg_bit[0] & (((J1_counter_reg_bit[1])))) # (!J1_counter_reg_bit[0] & ((J1_counter_reg_bit[1] & (D1_reg[3][15])) # (!J1_counter_reg_bit[1] & ((D1_reg[5][15])))));


--D1_reg[2][15] is shiftReg:l0|reg[2][15]
--register power-up is low

D1_reg[2][15] = DFFEAS(D1_reg[1][15], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L30 is Mux0~1
A1L30 = (J1_counter_reg_bit[0] & ((A1L29 & ((D1_reg[2][15]))) # (!A1L29 & (D1_reg[4][15])))) # (!J1_counter_reg_bit[0] & (((A1L29))));


--D1_reg[1][15] is shiftReg:l0|reg[1][15]
--register power-up is low

D1_reg[1][15] = DFFEAS(D1_reg[0][15], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[7][15] is shiftReg:l0|reg[7][15]
--register power-up is low

D1_reg[7][15] = DFFEAS(D1_reg[6][15], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[8][15] is shiftReg:l0|reg[8][15]
--register power-up is low

D1_reg[8][15] = DFFEAS(D1_reg[7][15], clock, !reset,  , cycle,  ,  ,  ,  );


--D1_reg[9][15] is shiftReg:l0|reg[9][15]
--register power-up is low

D1_reg[9][15] = DFFEAS(D1_reg[8][15], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L31 is Mux0~2
A1L31 = (J1_counter_reg_bit[1] & (((J1_counter_reg_bit[0])))) # (!J1_counter_reg_bit[1] & ((J1_counter_reg_bit[0] & (D1_reg[8][15])) # (!J1_counter_reg_bit[0] & ((D1_reg[9][15])))));


--D1_reg[6][15] is shiftReg:l0|reg[6][15]
--register power-up is low

D1_reg[6][15] = DFFEAS(D1_reg[5][15], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L32 is Mux0~3
A1L32 = (J1_counter_reg_bit[1] & ((A1L31 & ((D1_reg[6][15]))) # (!A1L31 & (D1_reg[7][15])))) # (!J1_counter_reg_bit[1] & (((A1L31))));


--A1L33 is Mux0~4
A1L33 = (A1L107 & (((J1_counter_reg_bit[3])))) # (!A1L107 & ((J1_counter_reg_bit[3] & (D1_reg[1][15])) # (!J1_counter_reg_bit[3] & ((A1L32)))));


--D1_reg[0][15] is shiftReg:l0|reg[0][15]
--register power-up is low

D1_reg[0][15] = DFFEAS(input[15], clock, !reset,  , cycle,  ,  ,  ,  );


--A1L34 is Mux0~5
A1L34 = (A1L107 & ((A1L33 & ((D1_reg[0][15]))) # (!A1L33 & (A1L30)))) # (!A1L107 & (((A1L33))));


--A1L35 is Mux0~6
A1L35 = (A1L34 & (((!J1_counter_reg_bit[2] & !J1_counter_reg_bit[1])) # (!J1_counter_reg_bit[3])));


--wbxh.wx[0] is wbxh.wx[0]
wbxh.wx[0] = INPUT();


--wbxh.wx[1] is wbxh.wx[1]
wbxh.wx[1] = INPUT();


--wbxh.wx[2] is wbxh.wx[2]
wbxh.wx[2] = INPUT();


--wbxh.wx[3] is wbxh.wx[3]
wbxh.wx[3] = INPUT();


--wbxh.wx[4] is wbxh.wx[4]
wbxh.wx[4] = INPUT();


--wbxh.wx[5] is wbxh.wx[5]
wbxh.wx[5] = INPUT();


--wbxh.wx[6] is wbxh.wx[6]
wbxh.wx[6] = INPUT();


--wbxh.wx[7] is wbxh.wx[7]
wbxh.wx[7] = INPUT();


--wbxh.wx[8] is wbxh.wx[8]
wbxh.wx[8] = INPUT();


--wbxh.wx[9] is wbxh.wx[9]
wbxh.wx[9] = INPUT();


--wbxh.wx[10] is wbxh.wx[10]
wbxh.wx[10] = INPUT();


--wbxh.wx[11] is wbxh.wx[11]
wbxh.wx[11] = INPUT();


--wbxh.wx[12] is wbxh.wx[12]
wbxh.wx[12] = INPUT();


--wbxh.wx[13] is wbxh.wx[13]
wbxh.wx[13] = INPUT();


--wbxh.wx[14] is wbxh.wx[14]
wbxh.wx[14] = INPUT();


--wbxh.wx[15] is wbxh.wx[15]
wbxh.wx[15] = INPUT();


--input[0] is input[0]
input[0] = INPUT();


--input[1] is input[1]
input[1] = INPUT();


--input[2] is input[2]
input[2] = INPUT();


--input[3] is input[3]
input[3] = INPUT();


--input[4] is input[4]
input[4] = INPUT();


--input[5] is input[5]
input[5] = INPUT();


--input[6] is input[6]
input[6] = INPUT();


--input[7] is input[7]
input[7] = INPUT();


--input[8] is input[8]
input[8] = INPUT();


--input[9] is input[9]
input[9] = INPUT();


--input[10] is input[10]
input[10] = INPUT();


--input[11] is input[11]
input[11] = INPUT();


--input[12] is input[12]
input[12] = INPUT();


--input[13] is input[13]
input[13] = INPUT();


--input[14] is input[14]
input[14] = INPUT();


--input[15] is input[15]
input[15] = INPUT();


--F1L151 is LSTM_cell2:u0|w_ad[1]~13
F1L151 = (K31_q & (((F1L15)))) # (!K31_q & ((K3_q & (F1L15)) # (!K3_q & ((F1L3)))));


--E3L15 is LSTM_cell2:u0|nReg:r2|Q[11]~19
E3L15 = (K9_q) # ((K8_q) # ((K15_q) # (!E1L9)));


--V4_romout[2][6] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[2][6]
V4_romout[2][6] = (!E12_Q[15] & (E12_Q[9] $ (((E12_Q[8] & !E12_Q[11])))));


--V6L28 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][16]~148
V6L28 = (!E11_Q[15] & ((E11_Q[2] & (!E11_Q[3] & E11_Q[1])) # (!E11_Q[2] & (E11_Q[3]))));


--V6L44 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[1][16]~149
V6L44 = (!E11_Q[15] & ((E11_Q[6] & (!E11_Q[7] & E11_Q[5])) # (!E11_Q[6] & (E11_Q[7]))));


--V6L60 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[2][16]~150
V6L60 = (!E11_Q[15] & ((E11_Q[10] & (!E11_Q[11] & E11_Q[9])) # (!E11_Q[10] & (E11_Q[11]))));


--V4L13 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~32
V4L13 = (E12_Q[0] & ((E12_Q[1] & ((E12_Q[2]) # (E12_Q[3]))) # (!E12_Q[1] & ((!E12_Q[3]))))) # (!E12_Q[0] & (E12_Q[1] $ (((E12_Q[2] & E12_Q[3])))));


--V4L14 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~86
V4L14 = (V4L13 & !E12_Q[15]);


--V4L11 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~35
V4L11 = E12_Q[0] $ (((E12_Q[2] & (!E12_Q[3] & E12_Q[1])) # (!E12_Q[2] & (E12_Q[3]))));


--V4L12 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~87
V4L12 = (V4L11 & !E12_Q[15]);


--V4L9 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~38
V4L9 = (E12_Q[1] & ((E12_Q[3]) # ((E12_Q[0] & !E12_Q[2])))) # (!E12_Q[1] & ((E12_Q[3] & (E12_Q[0] & !E12_Q[2])) # (!E12_Q[3] & ((E12_Q[2])))));


--V4L10 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~88
V4L10 = (V4L9 & !E12_Q[15]);


--V4L7 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~41
V4L7 = (E12_Q[0] & (E12_Q[2] $ (((E12_Q[1] & E12_Q[3]))))) # (!E12_Q[0] & (!E12_Q[2] & ((E12_Q[1]) # (E12_Q[3]))));


--V4L8 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~89
V4L8 = (V4L7 & !E12_Q[15]);


--V4L5 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~44
V4L5 = (E12_Q[0] & ((E12_Q[3] & ((E12_Q[1]) # (!E12_Q[2]))) # (!E12_Q[3] & (!E12_Q[1])))) # (!E12_Q[0] & (!E12_Q[1] & ((E12_Q[3]) # (E12_Q[2]))));


--V4L6 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~90
V4L6 = (V4L5 & !E12_Q[15]);


--V4L3 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~47
V4L3 = (E12_Q[3] & (E12_Q[0] $ (((!E12_Q[1] & !E12_Q[2]))))) # (!E12_Q[3] & (!E12_Q[0] & ((E12_Q[1]) # (E12_Q[2]))));


--V4L4 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~91
V4L4 = (V4L3 & !E12_Q[15]);


--V4L16 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~50
V4L16 = E12_Q[2] $ (((!E12_Q[1] & ((E12_Q[3]) # (!E12_Q[0])))));


--V4L18 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~92
V4L18 = (V4L16) # (E12_Q[15]);


--V4L17 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~53
V4L17 = (E12_Q[1] & (((E12_Q[3] & !E12_Q[0])) # (!E12_Q[2]))) # (!E12_Q[1] & (E12_Q[2] $ (((!E12_Q[3] & E12_Q[0])))));


--V4_romout[0][14] is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][14]
V4_romout[0][14] = (V4L17 & !E12_Q[15]);


--V4L19 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][15]~56
V4L19 = (E12_Q[1] & (((!E12_Q[3])))) # (!E12_Q[1] & ((E12_Q[2] & ((!E12_Q[3]))) # (!E12_Q[2] & ((E12_Q[0]) # (E12_Q[3])))));


--V4L20 is output_layer:u1|mac_pe:u3|lpm_mult:Mult0|multcore:mult_core|romout[0][15]~93
V4L20 = (V4L19 & !E12_Q[15]);


--V6L22 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~92
V6L22 = (E11_Q[1] & ((E11_Q[0] & ((E11_Q[2]) # (E11_Q[3]))) # (!E11_Q[0] & (E11_Q[2] & E11_Q[3])))) # (!E11_Q[1] & (E11_Q[3] $ (((E11_Q[0]) # (E11_Q[2])))));


--V6L23 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][13]~151
V6L23 = (V6L22 & !E11_Q[15]);


--V6L21 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~95
V6L21 = (E11_Q[1] & (E11_Q[3] $ (E11_Q[2] $ (!E11_Q[0])))) # (!E11_Q[1] & ((E11_Q[2] & ((!E11_Q[0]))) # (!E11_Q[2] & (E11_Q[3] & E11_Q[0]))));


--V6_romout[0][12] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][12]
V6_romout[0][12] = (V6L21 & !E11_Q[15]);


--V6L18 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~98
V6L18 = (E11_Q[1] & ((E11_Q[2] & ((!E11_Q[0]) # (!E11_Q[3]))) # (!E11_Q[2] & (!E11_Q[3] & !E11_Q[0])))) # (!E11_Q[1] & (E11_Q[3] $ (((!E11_Q[2] & E11_Q[0])))));


--V6L19 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~152
V6L19 = (V6L18 & !E11_Q[15]);


--V6L15 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~101
V6L15 = (E11_Q[0] & ((E11_Q[2] & ((E11_Q[1]) # (E11_Q[3]))) # (!E11_Q[2] & ((!E11_Q[3]) # (!E11_Q[1]))))) # (!E11_Q[0] & (E11_Q[2] $ (((E11_Q[1] & E11_Q[3])))));


--V6_romout[0][10] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][10]
V6_romout[0][10] = (V6L15 & !E11_Q[15]);


--V6L12 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~104
V6L12 = (E11_Q[1] & ((E11_Q[3] & ((E11_Q[0]) # (E11_Q[2]))) # (!E11_Q[3] & ((!E11_Q[2]) # (!E11_Q[0]))))) # (!E11_Q[1] & (E11_Q[3] $ (((E11_Q[0] & E11_Q[2])))));


--V6L13 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~153
V6L13 = (V6L12 & !E11_Q[15]);


--V6L16 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~107
V6L16 = (E11_Q[0] & ((E11_Q[2] & ((!E11_Q[1]))) # (!E11_Q[2] & (E11_Q[3] & E11_Q[1])))) # (!E11_Q[0] & (((E11_Q[3] & E11_Q[1])) # (!E11_Q[2])));


--V6L17 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~154
V6L17 = (V6L16) # (E11_Q[15]);


--V6L11 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~110
V6L11 = (E11_Q[0] & ((E11_Q[3] & ((!E11_Q[1]))) # (!E11_Q[3] & (!E11_Q[2] & E11_Q[1])))) # (!E11_Q[0] & (E11_Q[1] & ((!E11_Q[2]) # (!E11_Q[3]))));


--V6_romout[0][7] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][7]
V6_romout[0][7] = (V6L11 & !E11_Q[15]);


--V6L8 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~113
V6L8 = (E11_Q[0] & ((E11_Q[3] & (E11_Q[2])) # (!E11_Q[3] & ((!E11_Q[1]) # (!E11_Q[2]))))) # (!E11_Q[0] & (E11_Q[3] & ((!E11_Q[1]) # (!E11_Q[2]))));


--V6L9 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~155
V6L9 = (V6L8 & !E11_Q[15]);


--V6L6 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~116
V6L6 = (E11_Q[1] & ((E11_Q[3] & ((!E11_Q[2]))) # (!E11_Q[3] & (!E11_Q[0] & E11_Q[2])))) # (!E11_Q[1] & (E11_Q[2] & ((!E11_Q[0]) # (!E11_Q[3]))));


--V6L7 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~156
V6L7 = (V6L6 & !E11_Q[15]);


--V6L25 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][14]~119
V6L25 = (E11_Q[0] & ((E11_Q[2] & ((!E11_Q[1]))) # (!E11_Q[2] & (E11_Q[3] & E11_Q[1])))) # (!E11_Q[0] & ((E11_Q[3] & ((E11_Q[1]) # (!E11_Q[2]))) # (!E11_Q[3] & (!E11_Q[2] & E11_Q[1]))));


--V6_romout[0][14] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][14]
V6_romout[0][14] = (V6L25 & !E11_Q[15]);


--V6L27 is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][15]~122
V6L27 = (E11_Q[1] & ((E11_Q[0] & ((E11_Q[3]) # (!E11_Q[2]))) # (!E11_Q[0] & (E11_Q[3] & !E11_Q[2])))) # (!E11_Q[1] & ((E11_Q[3] & (E11_Q[0] & !E11_Q[2])) # (!E11_Q[3] & ((E11_Q[2])))));


--V6_romout[0][15] is output_layer:u1|mac_pe:u2|lpm_mult:Mult0|multcore:mult_core|romout[0][15]
V6_romout[0][15] = (V6L27 & !E11_Q[15]);


--A1L237 is ~GND
A1L237 = GND;


--F1L103 is LSTM_cell2:u0|Add4~40_wirecell
F1L103 = !F1L102;


