MO main_tb NULL F:/ECE/HDL_Design/CA/CA_1/main_tb.v vlg66/main__tb.bin 1631615464
MO main NULL F:/ECE/HDL_Design/CA/CA_1/main.v vlg2D/main.bin 1632062196
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1631367760
