
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-09-08" />
<meta name="CreateTime" content="1694169250" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that specifies the power intent information of the designs" />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-08" />
<meta name="ModifiedTime" content="1694169250" />
<meta name="NextFile" content="Getting_Started.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vpmIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Getting_Started.html" title="Virtuoso Power Manager">Virtuoso Power Manager</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<p> 
<a id="pgfId-17053"></a></p>
<h2> <a href="Getting_Started.html#pgfId-857691">1</a></h2>
<h2> <a id="pgfId-70063"></a><a href="Getting_Started.html#pgfId-878194">Virtuoso Power Manager</a></h2>
<p> <a id="pgfId-70065"></a><a href="Getting_Started_re_vpm_license_req.html#pgfId-934582">Licensing Requirements of Virtuoso Power Manager</a></p>
<p> <a id="pgfId-70067"></a><a href="Getting_Started_re_power_mgr_toolbar.html#pgfId-924680">Power Manager Toolbar</a></p>
<h2> <a href="flow.html#pgfId-857691">2</a></h2>
<h2> <a id="pgfId-70071"></a><a href="flow.html#pgfId-878194">Virtuoso Power Manager Flow</a></h2>
<p> <a id="pgfId-70073"></a><a href="flow_ct_vpm_basic_flow.html#pgfId-737151">Basic Flow in Power Manager</a></p>
<p> <a id="pgfId-70075"></a><a href="flow_tk_vpm_recom_use_model.html#pgfId-930484">Recommended Use Model for Power Intent Creation and Verification</a></p>
<dd> <a id="pgfId-70077"></a><a href="flow_ct_power_intent_large.html#pgfId-935232">Power Intent of Large Designs</a></dd>
<h2> <a href="chap1.html#pgfId-857691">3</a></h2>
<h2> <a id="pgfId-70081"></a><a href="chap1.html#pgfId-878194">Setup for Automatic Extraction of Power Intent</a></h2>
<p> <a id="pgfId-70083"></a><a href="chap1_tk_reg_supply_nets.html#pgfId-932492">Registering Name-Based Supply Nets</a></p>
<p> <a id="pgfId-70085"></a><a href="chap1_tk_register_reg_exp.html#pgfId-946027">Registering Regular Expressions-Based Supply Nets</a></p>
<p> <a id="pgfId-70087"></a><a href="chap1_ct_register_netset_prop.html#pgfId-946201">Supply NetSet Properties Prefix Registration</a></p>
<p> <a id="pgfId-70089"></a><a href="chap1_tk_exclude_PG_nets.html#pgfId-933801">Excluding Power and Ground Nets from Name-Based Registration</a></p>
<dd> <a id="pgfId-70091"></a><a href="chap1_tk_reg_monitor_nets.html#pgfId-944002">Registering Monitor Nets</a></dd>
<dd> <a id="pgfId-70093"></a><a href="chap1_ct_UDM_reg.html#pgfId-950433">User-Defined Macros Registration</a></dd>
<p> <a id="pgfId-70095"></a><a href="chap1_tk_reg_libraries.html#pgfId-928623">Registering Libraries</a></p>
<p> <a id="pgfId-70097"></a><a href="chap1_ct_special_std_cell.html#pgfId-934816">Special Cell and Standard Cell Modeling</a></p>
<p> <a id="pgfId-70099"></a><a href="chap1_ct_sub_block_model.html#pgfId-955468">Design Sub-Block Modeling During Top-Level 1801 Design Model Extraction</a></p>
<p> <a id="pgfId-70101"></a><a href="chap1_ct_ref_libraries.html#pgfId-936825">Reference Libraries or Cells</a></p>
<p> <a id="pgfId-70103"></a><a href="chap1_ct_MLDB_lib.html#pgfId-927232">MLDB Libraries</a></p>
<p> <a id="pgfId-70105"></a><a href="chap1_tk_reg_devices_cells.html#pgfId-928492">Registering Device and Cell</a></p>
<p> <a id="pgfId-70107"></a><a href="chap1_ct_passive_devices.html#pgfId-939282">Passive Devices</a></p>
<dd> <a id="pgfId-70109"></a><a href="chap1_ct_passive_devices.html#pgfId-935297">Resistors as Short Devices</a></dd>
<dd> <a id="pgfId-70111"></a><a href="chap1_ct_passive_devices.html#pgfId-935669">Connectors</a></dd>
<p> <a id="pgfId-70113"></a><a href="chap1_ct_backtrace_special_cells.html#pgfId-934588">Backtrace Enable Signals of Special Cells</a></p>
<dd> <a id="pgfId-70115"></a><a href="chap1_ct_single_rail.html#pgfId-952869">Single Rail Cells</a></dd>
<dd> <a id="pgfId-70117"></a><a href="chap1_ct_stack_transis.html#pgfId-952048">Stack Transistors</a></dd>
<dd> <a id="pgfId-70119"></a><a href="chap1_ct_term_name_reg.html#pgfId-934761">Terminal Name Registration for Devices</a></dd>
<p> <a id="pgfId-70121"></a><a href="chap1_tk_perf_in_design_checks.html#pgfId-954253">Performing In-Design Checks</a></p>
<dd> <a id="pgfId-70123"></a><a href="chap1_tk_perf_in_design_checks.html#pgfId-961973">Voltage Tolerance</a></dd>
<p> <a id="pgfId-70125"></a><a href="chap1_tk_setting_supply_states.html#pgfId-960204">Setting Supply States</a></p>
<p> <a id="pgfId-70127"></a><a href="chap1_tk_reg_supply_set_PD.html#pgfId-928511">Registering Supply Set and Power Domain</a></p>
<p> <a id="pgfId-70129"></a><a href="chap1_tk_reg_port_attri.html#pgfId-939653">Registering Port Attributes</a></p>
<p> <a id="pgfId-70131"></a><a href="chap1_ct_misc_settings.html#pgfId-927787">Miscellaneous Settings</a></p>
<p> <a id="pgfId-70133"></a><a href="chap1_ct_setup_template.html#pgfId-937462">Setup File Template</a></p>
<p> <a id="pgfId-70135"></a><a href="chap1_tk_load_extrac_options.html#pgfId-937822">Loading Power Intent Extraction Options from a File</a></p>
<p> <a id="pgfId-70137"></a><a href="chap1_tk_save_extrac_options.html#pgfId-949345">Saving Power Intent Extraction Options to a File</a></p>
<h2> <a href="chap2.html#pgfId-857691">4</a></h2>
<h2> <a id="pgfId-70141"></a><a href="chap2.html#pgfId-878194">Power Intent Import</a></h2>
<p> <a id="pgfId-70143"></a><a href="chap2_ct_import_flow.html#pgfId-940947">Import Flow</a></p>
<p> <a id="pgfId-70145"></a><a href="chap2_tk_import_power_intent.html#pgfId-948103">Importing Power Intent</a></p>
<p> <a id="pgfId-70147"></a><a href="chap2_ct_redirect_netset.html#pgfId-942804">Redirected netSet Property Creation and Optimization</a></p>
<p> <a id="pgfId-70149"></a><a href="chap2_ct_tie_connec_res.html#pgfId-942849">Tie Connection Resolution</a></p>
<p> <a id="pgfId-70151"></a><a href="chap2_ct_hand_low_power_special.html#pgfId-942995">Handling of Low Power Special Cells</a></p>
<p> <a id="pgfId-70153"></a><a href="chap2_ct_support_hier_1801.html#pgfId-943051">Support of Hierarchical 1801 for Import Flow</a></p>
<dd> <a id="pgfId-70155"></a><a href="chap2_ct_support_hier_1801.html#pgfId-943153">Honoring Command Sequence and Precedence</a></dd>
<p> <a id="pgfId-70157"></a><a href="chap2_tk_remove_power_intent.html#pgfId-943211">Removing Imported Power Intent</a></p>
<h2> <a href="indesignchecks.html#pgfId-857691">5</a></h2>
<h2> <a id="pgfId-70161"></a><a href="indesignchecks.html#pgfId-878194">Running In-Design Checks</a></h2>
<p> <a id="pgfId-70163"></a><a href="indesignchecks_tk_def_severity_checks.html#pgfId-940710">Defining the Severity of Design Checks</a></p>
<p> <a id="pgfId-70165"></a><a href="indesignchecks_ct_level_shift_checks.html#pgfId-947454">Level Shifter Checks</a></p>
<p> <a id="pgfId-70167"></a><a href="indesignchecks_ct_isolation_checks.html#pgfId-947611">Isolation Checks</a></p>
<p> <a id="pgfId-70169"></a><a href="indesignchecks_ct_bulk_checks.html#pgfId-948579">Bulk Checks</a></p>
<p> <a id="pgfId-70171"></a><a href="indesignchecks_tk_check_foreground.html#pgfId-949525">Checking a Design in Foreground Mode</a></p>
<p> <a id="pgfId-70173"></a><a href="indesignchecks_tk_check_background.html#pgfId-949797">Checking a Design in Background Mode</a></p>
<p> <a id="pgfId-70175"></a><a href="indesignchecks_tk_load_violations_db.html#pgfId-948450">Loading the Violations Database</a></p>
<p> <a id="pgfId-70177"></a><a href="indesignchecks_tk_filter_violations.html#pgfId-948452">Filtering Violations</a></p>
<p> <a id="pgfId-70179"></a><a href="indesignchecks_tk_gen_sig_info.html#pgfId-942849">Generating Signal Information</a></p>
<h2> <a href="chap3.html#pgfId-857691">6</a></h2>
<h2> <a id="pgfId-70183"></a><a href="chap3.html#pgfId-878194">Exporting Power Intent of a Design</a></h2>
<p> <a id="pgfId-70185"></a><a href="chap3_ct_export_flow.html#pgfId-942716">Export Flow</a></p>
<p> <a id="pgfId-70187"></a><a href="chap3_tk_extract_power_intent.html#pgfId-942754">Extracting the Power Intent from a Design</a></p>
<dd> <a id="pgfId-70189"></a><a href="chap3_ct_identi_design_obj.html#pgfId-942955">Identification of Design Objects</a></dd>
<dd> <a id="pgfId-70191"></a><a href="chap3_ct_design_partition.html#pgfId-943120">Design Partitioning</a></dd>
<p> <a id="pgfId-70193"></a><a href="chap3_ct_create_power_domains.html#pgfId-942969">Creation of Power Domains</a></p>
<dd> <a id="pgfId-70195"></a><a href="chap3_ct_create_power_domains.html#pgfId-967561">Default Power Domain</a></dd>
<dd> <a id="pgfId-70197"></a><a href="chap3_ct_power_view.html#pgfId-942981">Power View</a></dd>
<p> <a id="pgfId-70199"></a><a href="chap3_tk_export_1801_design_model.html#pgfId-942983">Exporting 1801 Design Model</a></p>
<p> <a id="pgfId-70201"></a><a href="chap3_tk_export_1801_power_model.html#pgfId-947419">Exporting 1801 Power Model</a></p>
<p> <a id="pgfId-70203"></a><a href="chap3_tk_export_liberty_power_model.html#pgfId-947599">Exporting Liberty Power Model</a></p>
<p> <a id="pgfId-70205"></a><a href="chap3_ct_special_iso_cell_power_model_exp.html#pgfId-941456">Special Isolation Cells in Liberty Power Model Export</a></p>
<p> <a id="pgfId-70207"></a><a href="chap3_ct_export_switch_enable_cond.html#pgfId-968104">Export of Switch Function and Isolation Enable Condition Expressions</a></p>
<h2> <a href="chap4.html#pgfId-857691">7</a></h2>
<h2> <a id="pgfId-70211"></a><a href="chap4.html#pgfId-878194">Verifying Power Intent of a Design</a></h2>
<p> <a id="pgfId-70213"></a><a href="chap4_tk_prep_run_clp.html#pgfId-940856">Preparing and Running CLP</a></p>
<p> <a id="pgfId-70215"></a><a href="chap4_ct_check_des_hier.html#pgfId-940160">Checking Design Hierarchy</a></p>
<dd> <a id="pgfId-70217"></a><a href="chap4_ct_check_des_hier.html#pgfId-940169">Power Intent Check</a></dd>
<p> <a id="pgfId-70219"></a><a href="chap4_ct_power_intent_ver.html#pgfId-941647">Power Intent Verification Requirements</a></p>
<h2> <a href="VPM_envVars.html#pgfId-1032287">A</a></h2>
<h2> <a id="pgfId-70223"></a><a href="VPM_envVars.html#pgfId-1032288">Virtuoso Power Manager Environment Variables</a></h2>
<dd> <a id="pgfId-70225"></a><a href="VPM_envVars_re_add_not_in.html#pgfId-1093385">addNotInGndPgFunction</a></dd>
<dd> <a id="pgfId-70227"></a><a href="VPM_envVars_re_allow_const_exp.html#pgfId-1110070">allowConstantExpressions</a></dd>
<dd> <a id="pgfId-70229"></a><a href="VPM_envVars_re_allow_without_elements.html#pgfId-1074987">allowDomainWithoutElements</a></dd>
<dd> <a id="pgfId-70231"></a><a href="VPM_envVars_re_allow_empty_domains.html#pgfId-1097326">allowEmptyDomains</a></dd>
<dd> <a id="pgfId-70233"></a><a href="VPM_envVars_re_allow_inout_ldo.html#pgfId-1091336">allowInoutLDOPins</a></dd>
<dd> <a id="pgfId-70235"></a><a href="VPM_envVars_re_allow_inout_monitor.html#pgfId-1091346">allowInoutMonitorPins</a></dd>
<dd> <a id="pgfId-70237"></a><a href="VPM_envVars_re_allow_inout_port_regul.html#pgfId-1093623">allowInOutPortAsRegulated</a></dd>
<dd> <a id="pgfId-70239"></a><a href="VPM_envVars_re_allow_unconnec_attr_liberty.html#pgfId-1095561">allowIsUnconnectedAsAttrInLiberty</a></dd>
<dd> <a id="pgfId-70241"></a><a href="VPM_envVars_re_consider_short_thresh.html#pgfId-1100564">considerShortThreshold</a></dd>
<dd> <a id="pgfId-70243"></a><a href="VPM_envVars_re_create_extrac_log.html#pgfId-1087084">createExtractionLogFile</a></dd>
<dd> <a id="pgfId-70245"></a><a href="VPM_envVars_re_create_pins_import.html#pgfId-1097484">createPinsOnImport</a></dd>
<dd> <a id="pgfId-70247"></a><a href="VPM_envVars_re_delimit_inter_power.html#pgfId-1095696">delimiterForInternalPower</a></dd>
<dd> <a id="pgfId-70249"></a><a href="VPM_envVars_re_enable_cdm_attr.html#pgfId-1107007">enableCDMAttr</a></dd>
<dd> <a id="pgfId-70251"></a><a href="VPM_envVars_re_export_switch_function.html#pgfId-1112806">exportSwitchFunctionDerivationForAllUsedVirtualSupplies</a></dd>
<dd> <a id="pgfId-70253"></a><a href="VPM_envVars_re_export_iso_enable_cond.html#pgfId-1112836">exportIsoEnableConditionDerivationForAllTopIsolatedPorts</a></dd>
<dd> <a id="pgfId-70255"></a><a href="VPM_envVars_re_extrac_log_path.html#pgfId-1097566">extractionLogPath</a></dd>
<dd> <a id="pgfId-70257"></a><a href="VPM_envVars_re_extract_para_diode.html#pgfId-1097788">extractParasiticDiode</a></dd>
<dd> <a id="pgfId-70259"></a><a href="VPM_envVars_re_lp_db_global_search_libs.html#pgfId-1086390">lpDBGlobalSearchLibs</a></dd>
<dd> <a id="pgfId-70261"></a><a href="VPM_envVars_re_lp_db_global_search_views.html#pgfId-1086690">lpDBGlobalSearchViews</a></dd>
<dd> <a id="pgfId-70263"></a><a href="VPM_envVars_re_lp_db_purge_design.html#pgfId-1089922">lpDBPurgeOnDesignPurge</a></dd>
<dd> <a id="pgfId-70265"></a><a href="VPM_envVars_re_lp_is_single_rail_input.html#pgfId-1098323">lsSingleRailInputPrefix</a></dd>
<dd> <a id="pgfId-70267"></a><a href="VPM_envVars_re_maxConsecutiveTxChannelCrossingsForABT.html#pgfId-1114564">maxConsecutiveTxChannelCrossingsForABT</a></dd>
<dd> <a id="pgfId-70269"></a><a href="VPM_envVars_re_maxConsecutiveTxGateCrossingsForABT.html#pgfId-1114720">maxConsecutiveTxGateCrossingsForABT</a></dd>
<dd> <a id="pgfId-70271"></a><a href="VPM_envVars_re_maxInputPinsForAlgoStdCellABT.html#pgfId-1114197">maxInputPinsForAlgoStdCellABT</a></dd>
<dd> <a id="pgfId-70273"></a><a href="VPM_envVars_re_maxInputPinsForAlgoStdCellABT.html#pgfId-1114475">maxOutputPinsForAlgoStdCellABT</a></dd>
<dd> <a id="pgfId-70275"></a><a href="VPM_envVars_re_override_SigType_From_Setup.html#pgfId-1114221">overrideSigTypeFromSetup</a></dd>
<dd> <a id="pgfId-70277"></a><a href="VPM_envVars_re_min_time_elapse_progress.html#pgfId-1101432">minTimeElapseForProgressInfo</a></dd>
<dd> <a id="pgfId-70279"></a><a href="VPM_envVars_re_override_SigType_From_Setup.html#pgfId-1112589">overrideSigTypeFromSetup</a></dd>
<dd> <a id="pgfId-70281"></a><a href="VPM_envVars_re_power_down_func_IO.html#pgfId-1092481">powerDownFunctionForIOPorts</a></dd>
<dd> <a id="pgfId-70283"></a><a href="VPM_envVars_re_lp_print_alive_permit_attr.html#pgfId-1104889">printAliveAndPermitAttributesinDotlib</a></dd>
<dd> <a id="pgfId-70285"></a><a href="VPM_envVars_re_print_bus_direct_liberty.html#pgfId-1096097">printBusBitDirectionInLiberty</a></dd>
<dd> <a id="pgfId-70287"></a><a href="VPM_envVars_re_print_coup_supplies.html#pgfId-1100229">printCoupledSupplies</a></dd>
<dd> <a id="pgfId-70289"></a><a href="VPM_envVars_re_print_model_sda.html#pgfId-1094084">printModelInSDA</a></dd>
<dd> <a id="pgfId-70291"></a><a href="VPM_envVars_re_print_progress_info.html#pgfId-1101216">printProgressInfo</a></dd>
<dd> <a id="pgfId-70293"></a><a href="VPM_envVars_re_print_supply_net.html#pgfId-1091326">printSupplyNetInfo</a></dd>
<dd> <a id="pgfId-70295"></a><a href="VPM_envVars_re_reduce_bool_exp.html#pgfId-1110026">reduceBoolExpressions</a></dd>
<dd> <a id="pgfId-70297"></a><a href="VPM_envVars_re_remove_hier_ad_sup.html#pgfId-1106921">removeHierADSupForPorts</a></dd>
<dd> <a id="pgfId-70299"></a><a href="VPM_envVars_re_remove_hier_sup_inports.html#pgfId-1106619">removeHierSupForInPorts</a></dd>
<dd> <a id="pgfId-70301"></a><a href="VPM_envVars_re_remove_hier_sup_out_ports.html#pgfId-1106576">removeHierSupForOutPorts</a></dd>
<dd> <a id="pgfId-70303"></a><a href="VPM_envVars_re_remove_inter_net_pg.html#pgfId-1098007">removeInternalNetFromPgFn</a></dd>
<dd> <a id="pgfId-70305"></a><a href="VPM_envVars_re_remove_pst.html#pgfId-1100384">removePST</a></dd>
<dd> <a id="pgfId-70307"></a><a href="VPM_envVars_re_run_idc_background.html#pgfId-1104259">runIDCInBackground</a></dd>
<dd> <a id="pgfId-70309"></a><a href="VPM_envVars_re_separator_for_bit.html#pgfId-1095866">separatorForBit</a></dd>
<dd> <a id="pgfId-70311"></a><a href="VPM_envVars_re_signal_ports_derivation.html#pgfId-1113130">signalPortsForIsoEnableConditionDerivation</a></dd>
<dd> <a id="pgfId-70313"></a><a href="VPM_envVars_re_single_rail_attr_propa.html#pgfId-1100892">singleRailAttrPropagation</a></dd>
<dd> <a id="pgfId-70315"></a><a href="VPM_envVars_re_special_cell_info.html#pgfId-1096003">specialCellInfoFile</a></dd>
<dd> <a id="pgfId-70317"></a><a href="VPM_envVars_re_stop_view_list.html#pgfId-1086066">stopViewList</a></dd>
<dd> <a id="pgfId-70319"></a><a href="VPM_envVars_re_switch_pin_for_no_port_switch.html#pgfId-1093808">switchPinForNoPortAtSwitchablePower</a></dd>
<dd> <a id="pgfId-70321"></a><a href="VPM_envVars_re_switch_view_list.html#pgfId-1085898">switchViewList</a></dd>
<dd> <a id="pgfId-70323"></a><a href="VPM_envVars_re_update_related_supplies.html#pgfId-1104573">updateRelatedSuppliesForNorNandIsoPorts</a></dd>
<dd> <a id="pgfId-70325"></a><a href="VPM_envVars_re_update_short_attr.html#pgfId-1106275">updateShortAttribute</a></dd>
<dd> <a id="pgfId-70327"></a><a href="VPM_envVars_re_update_unconn_ports.html#pgfId-1107218">updateUnconnPortsforAD</a></dd>
<dd> <a id="pgfId-70329"></a><a href="VPM_envVars_re_use_and_multi.html#pgfId-1092779">useANDForMultipleSupplies</a></dd>
<dd> <a id="pgfId-70331"></a><a href="VPM_envVars_re_use_nand_nor_iso.html#pgfId-1100469">useNandNorBaseIsolationTypes</a></dd>
<dd> <a id="pgfId-70333"></a><a href="VPM_envVars_re_vb_hier_scope_level.html#pgfId-1105346">vbHierScopeLevel</a></dd>
<dd> <a id="pgfId-70335"></a><a href="VPM_envVars_re_vb_max_hier_depth.html#pgfId-1105917">vbMaxHierDepth</a></dd>
<dd> <a id="pgfId-70337"></a><a href="VPM_envVars_re_switch_function_derivation.html#pgfId-1113283">virtualSuppliesForSwitchFunctionDerivation</a></dd>
<dd> <a id="pgfId-70339"></a><a href="VPM_envVars_re_write_mixed_format.html#pgfId-1095365">writeMixedFormatPST</a></dd>
<h2> <a href="VPM_SKILL.html#pgfId-77307">B</a></h2>
<h2> <a id="pgfId-70343"></a><a href="VPM_SKILL.html#pgfId-960911">Virtuoso Power Manager SKILL Functions</a></h2>
<dd> <a id="pgfId-70345"></a><a href="VPM_SKILL_re_vpm_define_power_switch.html#pgfId-981568">vpmDefinePowerSwitchInstance</a></dd>
<dd> <a id="pgfId-70347"></a><a href="VPM_SKILL_re_vpm_export_dot_lib.html#pgfId-973428">vpmExportDotLib</a></dd>
<dd> <a id="pgfId-70349"></a><a href="VPM_SKILL_re_vpm_export_power_intent.html#pgfId-974319">vpmExportPowerIntent</a></dd>
<dd> <a id="pgfId-70351"></a><a href="VPM_SKILL_re_vpm_export_power_model.html#pgfId-975111">vpmExportPowerModel</a></dd>
<dd> <a id="pgfId-70353"></a><a href="VPM_SKILL_re_vpm_export_power_intent_setup.html#pgfId-974804">vpmExportPowerIntentSetup</a></dd>
<dd> <a id="pgfId-70355"></a><a href="VPM_SKILL_re_vpm_extract_power_intent.html#pgfId-975585">vpmExtractPowerIntent</a></dd>
<dd> <a id="pgfId-70357"></a><a href="VPM_SKILL_re_vpm_gen_sig_info.html#pgfId-985814">vpmGenerateSigInfo</a></dd>
<dd> <a id="pgfId-70359"></a><a href="VPM_SKILL_re_vpm_imp_power_intent.html#pgfId-980075">vpmImportPowerIntent</a></dd>
<dd> <a id="pgfId-70361"></a><a href="VPM_SKILL_re_vpm_imp_power_intent_setup.html#pgfId-976342">vpmImportPowerIntentSetup</a></dd>
<dd> <a id="pgfId-70363"></a><a href="VPM_SKILL_re_vpm_load_in_des_viol.html#pgfId-985982">vpmLoadInDesignViolations</a></dd>
<dd> <a id="pgfId-70365"></a><a href="VPM_SKILL_re_vpm_rem_imp_power_intent.html#pgfId-976487">vpmRemoveImportedPowerIntent</a></dd>
<dd> <a id="pgfId-70367"></a><a href="VPM_SKILL_re_rem_power_switch_inst.html#pgfId-982011">vpmRemovePowerSwitchInstance</a></dd>
<dd> <a id="pgfId-70369"></a><a href="VPM_SKILL_re_vpm_run_in_des_checks.html#pgfId-985669">vpmRunInDesignChecks</a></dd>
<dd> <a id="pgfId-70371"></a><a href="VPM_SKILL_re_vpm_set_viol_browse_opt.html#pgfId-987016">vpmSetViolationBrowserOptions</a></dd>
<h2> <a href="1801commands.html#pgfId-1036971">C</a></h2>
<h2> <a id="pgfId-70375"></a><a href="1801commands.html#pgfId-1038680">Support in Power Manager</a></h2>
<p> <a id="pgfId-70377"></a><a href="1801commands_re_gen_1801_command_support.html#pgfId-1133558">General 1801 Command Support</a></p>
<p> <a id="pgfId-70379"></a><a href="1801commands_re_spec_cell_1801_command_support.html#pgfId-1211328">Special Cell Definition Command Support</a></p>
<dd> <a id="pgfId-70381"></a><a href="1801commands_re_spec_cell_1801_command_support.html#pgfId-1212958">Customized Commands</a></dd>
<p> <a id="pgfId-70383"></a><a href="1801commands_re_liberty_attr_support.html#pgfId-1109732">Liberty Attributes Support</a></p>
<h2> <a href="form_desc.html#pgfId-931937">D</a></h2>
<h2> <a id="pgfId-70387"></a><a href="form_desc.html#pgfId-931938">Virtuoso Power Manager Forms</a></h2>
<p> <a id="pgfId-70389"></a><a href="form_desc_re_add_1801_file_bind_form.html#pgfId-931982">Add 1801 File Binding Form</a></p>
<p> <a id="pgfId-70391"></a><a href="form_desc_re_add_device_form.html#pgfId-932036">Add Device Form</a></p>
<p> <a id="pgfId-70393"></a><a href="form_desc_re_add_port_attr_form.html#pgfId-932061">Add Port Attributes Form</a></p>
<p> <a id="pgfId-70395"></a><a href="form_desc_re_add_power_domain_form.html#pgfId-932102">Add Power Domain Form</a></p>
<p> <a id="pgfId-70397"></a><a href="form_desc_re_add_supply_nets_form.html#pgfId-932136">Add Supply Nets Form</a></p>
<p> <a id="pgfId-70399"></a><a href="form_desc_re_add_supp_sets_form.html#pgfId-932169">Add Supply Sets Form</a></p>
<p> <a id="pgfId-70401"></a><a href="form_desc_re_add_supp_state_form.html#pgfId-932210">Add Supply State Form</a></p>
<p> <a id="pgfId-70403"></a><a href="form_desc_re_exp_liberty_model_form.html#pgfId-934707">Export Liberty Model Form</a></p>
<p> <a id="pgfId-70405"></a><a href="form_desc_re_export_power_intent_form.html#pgfId-934650">Export Power Intent Form</a></p>
<p> <a id="pgfId-70407"></a><a href="form_desc_re_gen_sig_info_form.html#pgfId-932235">Generate Signal Information Form</a></p>
<p> <a id="pgfId-70409"></a><a href="form_desc_re_imp_power_intent_form.html#pgfId-934219">Import Power Intent Form</a></p>
<p> <a id="pgfId-70411"></a><a href="form_desc_re_load_viol_form.html#pgfId-932265">Load Violations Form</a></p>
<p> <a id="pgfId-70413"></a><a href="form_desc_re_setup_form.html#pgfId-937755">Power Manager Setup Form</a></p>
<dd> <a id="pgfId-70415"></a><a href="form_desc_re_setup_form.html#pgfId-937792">Supply Nets</a></dd>
<dd> <a id="pgfId-70417"></a><a href="form_desc_re_setup_form.html#pgfId-937831">Libraries</a></dd>
<dd> <a id="pgfId-70419"></a><a href="form_desc_re_setup_form.html#pgfId-937879">Devices</a></dd>
<dd> <a id="pgfId-70421"></a><a href="form_desc_re_setup_form.html#pgfId-937896">In-Design Checks</a></dd>
<dd> <a id="pgfId-70423"></a><a href="form_desc_re_setup_form.html#pgfId-938994">Export</a></dd>
<dd> <a id="pgfId-70425"></a><a href="form_desc_re_setup_form.html#pgfId-939022">Miscellaneous</a></dd>
<p> <a id="pgfId-70427"></a><a href="form_desc_re_prep_clp_form.html#pgfId-935170">Prepare CLP Form</a></p>
<p> <a id="pgfId-70429"></a><a href="form_desc_re_run_clp_form.html#pgfId-935210">Run CLP Form</a></p>
<p> <a id="pgfId-70431"></a><a href="form_desc_re_run_in_des_checks_form.html#pgfId-932003">Run In-Design Checks</a></p>
<p> <a id="pgfId-70433"></a><a href="form_desc_re_run_in_des_non_block_form.html#pgfId-933208">Run In-Design Checks (Non-Blocking)</a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="Getting_Started.html" id="nex" title="Virtuoso Power Manager">Virtuoso Power Manager</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>