# Mips_Pipelined_processor
This is an implementation of a five staged pipe-lined processor, as a part of Computer Architecture course  
