Analysis & Synthesis report for DUT
Tue Nov 27 16:45:49 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DUT|FSM:a0|current_state
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "RegisterBank:a6"
 13. Port Connectivity Checks: "ALU:a1"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 27 16:45:49 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; DUT                                         ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,580                                       ;
;     Total combinational functions  ; 987                                         ;
;     Dedicated logic registers      ; 740                                         ;
; Total registers                    ; 740                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DUT                ; DUT                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; FSM.vhd                          ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/FSM.vhd          ;         ;
; and_ir.vhd                       ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/and_ir.vhd       ;         ;
; zp.vhd                           ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/zp.vhd           ;         ;
; SE10.vhd                         ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/SE10.vhd         ;         ;
; RegisterBank.vhd                 ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd ;         ;
; instr_reg.vhd                    ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/instr_reg.vhd    ;         ;
; mem.vhd                          ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/mem.vhd          ;         ;
; DUT.vhd                          ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/DUT.vhd          ;         ;
; SE7.vhd                          ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/SE7.vhd          ;         ;
; penc.vhd                         ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/penc.vhd         ;         ;
; t2.vhd                           ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/t2.vhd           ;         ;
; t1.vhd                           ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/t1.vhd           ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; /home/shubhang/Microprocessors/Simulation/ALU.vhd          ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,580     ;
;                                             ;           ;
; Total combinational functions               ; 987       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 814       ;
;     -- 3 input functions                    ; 129       ;
;     -- <=2 input functions                  ; 44        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 956       ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 740       ;
;     -- Dedicated logic registers            ; 740       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 740       ;
; Total fan-out                               ; 5981      ;
; Average fan-out                             ; 3.42      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Entity Name  ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+--------------+
; |DUT                       ; 987 (11)          ; 740 (0)      ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |DUT                 ; DUT          ; work         ;
;    |ALU:a1|                ; 88 (88)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|ALU:a1          ; ALU          ; work         ;
;    |FSM:a0|                ; 56 (56)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|FSM:a0          ; FSM          ; work         ;
;    |RegisterBank:a6|       ; 187 (187)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|RegisterBank:a6 ; RegisterBank ; work         ;
;    |instr_reg:a3|          ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|instr_reg:a3    ; instr_reg    ; work         ;
;    |mem:a4|                ; 415 (415)         ; 512 (512)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|mem:a4          ; mem          ; work         ;
;    |penc:a5|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|penc:a5         ; penc         ; work         ;
;    |t1:a9|                 ; 103 (103)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|t1:a9           ; t1           ; work         ;
;    |t2:a10|                ; 102 (102)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DUT|t2:a10          ; t2           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DUT|FSM:a0|current_state                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; current_state.S17 ; current_state.S16 ; current_state.S15 ; current_state.S14 ; current_state.S13 ; current_state.S12 ; current_state.S11 ; current_state.S10 ; current_state.S9 ; current_state.S8 ; current_state.S7 ; current_state.S6 ; current_state.S5 ; current_state.S4 ; current_state.S3 ; current_state.S2 ; current_state.S1 ; current_state.S0 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; current_state.S0  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; current_state.S1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; current_state.S2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; current_state.S3  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; current_state.S4  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S5  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S6  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S7  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S8  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S9  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S10 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S11 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S12 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S13 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S14 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S15 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S16 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S17 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 740   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 704   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; RegisterBank:a6|RAM[5][0]               ; 4       ;
; RegisterBank:a6|RAM[5][3]               ; 4       ;
; RegisterBank:a6|RAM[2][0]               ; 3       ;
; RegisterBank:a6|RAM[1][0]               ; 3       ;
; RegisterBank:a6|RAM[0][0]               ; 3       ;
; RegisterBank:a6|RAM[2][1]               ; 3       ;
; RegisterBank:a6|RAM[2][2]               ; 3       ;
; RegisterBank:a6|RAM[1][2]               ; 3       ;
; RegisterBank:a6|RAM[0][2]               ; 3       ;
; RegisterBank:a6|RAM[3][2]               ; 3       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DUT|instr_reg:a3|irReg[2]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DUT|RegisterBank:a6|pc[1]      ;
; 12:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; Yes        ; |DUT|t1:a9|t1_reg[0]            ;
; 20:1               ; 16 bits   ; 208 LEs       ; 112 LEs              ; 96 LEs                 ; Yes        ; |DUT|t2:a10|t2_reg[13]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DUT|FSM:a0|rf_a1_in1           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DUT|FSM:a0|current_state       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DUT|FSM:a0|current_state       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DUT|ALU:a1|alu_out1[6]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DUT|RegisterBank:a6|RAM[2][15] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DUT|RegisterBank:a6|Mux19      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DUT|ALU:a1|alu_b[6]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DUT|ALU:a1|alu_a[8]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DUT|FSM:a0|current_state       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DUT|RegisterBank:a6|RAM        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DUT|RegisterBank:a6|RAM        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DUT|ALU:a1|alu_b[3]            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |DUT|penc:a5|decod_out[6]       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DUT|penc:a5|penc_out[0]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterBank:a6"                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; r0_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5_out[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:a1"                                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; alu_z ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 740                         ;
;     CLR               ; 16                          ;
;     ENA               ; 672                         ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SLD       ; 16                          ;
;     SCLR              ; 2                           ;
;     plain             ; 18                          ;
; cycloneiii_lcell_comb ; 989                         ;
;     arith             ; 31                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 958                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 814                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 7.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 27 16:45:23 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file FSM.vhd
    Info (12022): Found design unit 1: FSM-FSM_prototype File: /home/shubhang/Microprocessors/Simulation/FSM.vhd Line: 23
    Info (12023): Found entity 1: FSM File: /home/shubhang/Microprocessors/Simulation/FSM.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file and_ir.vhd
    Info (12022): Found design unit 1: and_ir-behave File: /home/shubhang/Microprocessors/Simulation/and_ir.vhd Line: 16
    Info (12023): Found entity 1: and_ir File: /home/shubhang/Microprocessors/Simulation/and_ir.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file zp.vhd
    Info (12022): Found design unit 1: zp-behave File: /home/shubhang/Microprocessors/Simulation/zp.vhd Line: 15
    Info (12023): Found entity 1: zp File: /home/shubhang/Microprocessors/Simulation/zp.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file SE10.vhd
    Info (12022): Found design unit 1: SE10-behave File: /home/shubhang/Microprocessors/Simulation/SE10.vhd Line: 14
    Info (12023): Found entity 1: SE10 File: /home/shubhang/Microprocessors/Simulation/SE10.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file RegisterBank.vhd
    Info (12022): Found design unit 1: RegisterBank-behaveReg File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 61
    Info (12023): Found entity 1: RegisterBank File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info (12022): Found design unit 1: instr_reg-behave File: /home/shubhang/Microprocessors/Simulation/instr_reg.vhd Line: 16
    Info (12023): Found entity 1: instr_reg File: /home/shubhang/Microprocessors/Simulation/instr_reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: mem-mem_prototype File: /home/shubhang/Microprocessors/Simulation/mem.vhd Line: 15
    Info (12023): Found entity 1: mem File: /home/shubhang/Microprocessors/Simulation/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-DutWrap File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 16
    Info (12023): Found entity 1: DUT File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file SE7.vhd
    Info (12022): Found design unit 1: SE7-behave File: /home/shubhang/Microprocessors/Simulation/SE7.vhd Line: 14
    Info (12023): Found entity 1: SE7 File: /home/shubhang/Microprocessors/Simulation/SE7.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file penc.vhd
    Info (12022): Found design unit 1: penc-behave File: /home/shubhang/Microprocessors/Simulation/penc.vhd Line: 17
    Info (12023): Found entity 1: penc File: /home/shubhang/Microprocessors/Simulation/penc.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file t2.vhd
    Info (12022): Found design unit 1: t2-behave File: /home/shubhang/Microprocessors/Simulation/t2.vhd Line: 18
    Info (12023): Found entity 1: t2 File: /home/shubhang/Microprocessors/Simulation/t2.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file t1.vhd
    Info (12022): Found design unit 1: t1-behave File: /home/shubhang/Microprocessors/Simulation/t1.vhd Line: 18
    Info (12023): Found entity 1: t1 File: /home/shubhang/Microprocessors/Simulation/t1.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-Flames File: /home/shubhang/Microprocessors/Simulation/ALU.vhd Line: 18
    Info (12023): Found entity 1: ALU File: /home/shubhang/Microprocessors/Simulation/ALU.vhd Line: 8
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(131): object "alu_z" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 131
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r0_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r1_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r2_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r3_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r4_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r6_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at DUT.vhd(145): object "r7_out" assigned a value but never read File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 145
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:a0" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 158
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:a1" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 159
Warning (10492): VHDL Process Statement warning at ALU.vhd(84): signal "alu_out1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/Simulation/ALU.vhd Line: 84
Info (12128): Elaborating entity "and_ir" for hierarchy "and_ir:a2" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 160
Info (12128): Elaborating entity "instr_reg" for hierarchy "instr_reg:a3" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 161
Info (12128): Elaborating entity "mem" for hierarchy "mem:a4" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 162
Info (12128): Elaborating entity "penc" for hierarchy "penc:a5" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 163
Info (12128): Elaborating entity "RegisterBank" for hierarchy "RegisterBank:a6" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 164
Warning (10492): VHDL Process Statement warning at RegisterBank.vhd(136): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 136
Warning (10492): VHDL Process Statement warning at RegisterBank.vhd(139): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 139
Warning (10492): VHDL Process Statement warning at RegisterBank.vhd(142): signal "pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 142
Info (12128): Elaborating entity "SE7" for hierarchy "SE7:a7" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 165
Info (12128): Elaborating entity "SE10" for hierarchy "SE10:a8" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 166
Info (12128): Elaborating entity "t1" for hierarchy "t1:a9" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 167
Info (12128): Elaborating entity "t2" for hierarchy "t2:a10" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 168
Info (12128): Elaborating entity "zp" for hierarchy "zp:a11" File: /home/shubhang/Microprocessors/Simulation/DUT.vhd Line: 169
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:a4|mem" is uninferred due to asynchronous read logic File: /home/shubhang/Microprocessors/Simulation/mem.vhd Line: 20
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[1]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[1]~_emulated" and latch "RegisterBank:a6|pc_direct_out[1]~1" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[0]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[0]~_emulated" and latch "RegisterBank:a6|pc_direct_out[0]~5" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[3]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[3]~_emulated" and latch "RegisterBank:a6|pc_direct_out[3]~9" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[2]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[2]~_emulated" and latch "RegisterBank:a6|pc_direct_out[2]~13" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[4]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[4]~_emulated" and latch "RegisterBank:a6|pc_direct_out[4]~17" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[5]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[5]~_emulated" and latch "RegisterBank:a6|pc_direct_out[5]~21" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[6]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[6]~_emulated" and latch "RegisterBank:a6|pc_direct_out[6]~25" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[7]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[7]~_emulated" and latch "RegisterBank:a6|pc_direct_out[7]~29" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[8]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[8]~_emulated" and latch "RegisterBank:a6|pc_direct_out[8]~33" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[9]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[9]~_emulated" and latch "RegisterBank:a6|pc_direct_out[9]~37" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[10]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[10]~_emulated" and latch "RegisterBank:a6|pc_direct_out[10]~41" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[11]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[11]~_emulated" and latch "RegisterBank:a6|pc_direct_out[11]~45" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[12]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[12]~_emulated" and latch "RegisterBank:a6|pc_direct_out[12]~49" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[13]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[13]~_emulated" and latch "RegisterBank:a6|pc_direct_out[13]~53" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[14]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[14]~_emulated" and latch "RegisterBank:a6|pc_direct_out[14]~57" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
    Warning (13310): Register "RegisterBank:a6|pc_direct_out[15]" is converted into an equivalent circuit using register "RegisterBank:a6|pc_direct_out[15]~_emulated" and latch "RegisterBank:a6|pc_direct_out[15]~61" File: /home/shubhang/Microprocessors/Simulation/RegisterBank.vhd Line: 116
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1646 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 1636 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1271 megabytes
    Info: Processing ended: Tue Nov 27 16:45:49 2018
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:58


