read -sv run_verilog_mid/adder_32b_14_72_fd0491f0e3513f911ad2e7dcdb3eb439.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_72_fd0491f0e3513f911ad2e7dcdb3eb439_yosys.v
