ncsim: 08.20-s012: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> run
ASSERT/WARNING (time 0 FS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
0 % complete
ASSERT/WARNING (time 62034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
1 % complete
ASSERT/WARNING (time 124034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
2 % complete
ASSERT/WARNING (time 186034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
3 % complete
ASSERT/WARNING (time 248034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
4 % complete
ASSERT/WARNING (time 310034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
5 % complete
ASSERT/WARNING (time 372034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
6 % complete
ASSERT/WARNING (time 434034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
7 % complete
ASSERT/WARNING (time 496034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
8 % complete
ASSERT/WARNING (time 558034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
9 % complete
ASSERT/WARNING (time 620034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
10 % complete
ASSERT/WARNING (time 682034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
11 % complete
ASSERT/WARNING (time 744034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
12 % complete
ASSERT/WARNING (time 806034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
13 % complete
ASSERT/WARNING (time 868034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
14 % complete
ASSERT/WARNING (time 930034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
15 % complete
ASSERT/WARNING (time 992034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
16 % complete
ASSERT/WARNING (time 1054034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
17 % complete
ASSERT/WARNING (time 1116034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
18 % complete
ASSERT/WARNING (time 1178034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
19 % complete
ASSERT/WARNING (time 1240034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
20 % complete
ASSERT/WARNING (time 1302034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
21 % complete
ASSERT/WARNING (time 1364034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
22 % complete
ASSERT/WARNING (time 1426034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
23 % complete
ASSERT/WARNING (time 1488034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
24 % complete
ASSERT/WARNING (time 1550034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
25 % complete
ASSERT/WARNING (time 1612034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
26 % complete
ASSERT/WARNING (time 1674034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
27 % complete
ASSERT/WARNING (time 1736034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
28 % complete
ASSERT/WARNING (time 1798034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
29 % complete
ASSERT/WARNING (time 1860034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
30 % complete
ASSERT/WARNING (time 1922034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
31 % complete
ASSERT/WARNING (time 1984034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
32 % complete
ASSERT/WARNING (time 2046034 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
33 % complete
Simulation interrupted at 2081874 NS + 3
./dec.vhd:96 			dout_buf2(i) <= dout_buf(i) or dout_buf2(i-1);
ncsim> exit
