
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.463914                       # Number of seconds simulated
sim_ticks                                1463914275500                       # Number of ticks simulated
final_tick                               1463914275500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32661                       # Simulator instruction rate (inst/s)
host_op_rate                                    57242                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               95625440                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825884                       # Number of bytes of host memory used
host_seconds                                 15308.84                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           54016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       548521856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          548575872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    112508928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112508928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4285327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4285749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        878976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             878976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              36898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          374695339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             374732238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         36898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            36898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        76854861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76854861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        76854861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             36898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         374695339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            451587098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4285749                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     878976                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8571498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1757952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              546603968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1971904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               112440512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               548575872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            112508928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  30811                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1040                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      3398147                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            540442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            525041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            529358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            583720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            522172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            521093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            534443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            513580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            514893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            517690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           529197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           546412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           549632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           545952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           542883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            112478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            112431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            112207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            121014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            110075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            102174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           103421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           109392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           112308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           112954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           112045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           112003                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1463908519500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8571498                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1757952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4270785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4269902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 101979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4294536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.461161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.308038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.745124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       111002      2.58%      2.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3861511     89.92%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       175031      4.08%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34224      0.80%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16839      0.39%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12771      0.30%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10357      0.24%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8652      0.20%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64149      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4294536                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.800043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.551330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         92766     91.02%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6715      6.59%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1879      1.84%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          414      0.41%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           80      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           21      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101917                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.238370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.207314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39840     39.09%     39.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1593      1.56%     40.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57979     56.89%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1508      1.48%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              930      0.91%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               34      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101917                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 225218631250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            385356512500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42703435000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26370.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45120.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       373.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    374.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4908143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1094891                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     283443.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    58.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              16273656000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8879475000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             33304822200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5753436480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          95615382720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         717536735460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         248927019750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1126290527610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            769.372121                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 409578103750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   48883120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1005447471250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              16193036160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               8835486000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             33312536400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5631165360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          95615382720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         714321522495                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         251747382000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1125656511135                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.939023                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 414123045000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   48883120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1000902530000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       2927828551                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2927828551                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9963649                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.663961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283805885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9964673                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.481204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1169066500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.663961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597505789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597505789                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211588931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211588931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72216954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72216954                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283805885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283805885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283805885                       # number of overall hits
system.cpu.dcache.overall_hits::total       283805885                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9703083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9703083                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       261590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       261590                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9964673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9964673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9964673                       # number of overall misses
system.cpu.dcache.overall_misses::total       9964673                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 489990037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 489990037500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12763830500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12763830500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 502753868000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 502753868000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 502753868000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 502753868000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221292014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221292014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293770558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293770558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293770558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293770558                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.043847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043847                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003609                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033920                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033920                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50498.386698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50498.386698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48793.266180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48793.266180                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50453.624319                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50453.624319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50453.624319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50453.624319                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2621273                       # number of writebacks
system.cpu.dcache.writebacks::total           2621273                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9703083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9703083                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       261590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       261590                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9964673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9964673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9964673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9964673                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 480286954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 480286954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12502240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12502240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 492789195000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 492789195000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 492789195000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 492789195000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.043847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.043847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033920                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49498.386698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49498.386698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47793.266180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47793.266180                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49453.624319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49453.624319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49453.624319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49453.624319                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                25                       # number of replacements
system.cpu.icache.tags.tagsinuse           375.815160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1601223.430260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   375.815160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.367007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.367007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.388672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636291                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317511                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317511                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317511                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317511                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317511                       # number of overall hits
system.cpu.icache.overall_hits::total       677317511                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37352500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37352500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37352500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37352500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37352500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37352500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88303.782506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88303.782506                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88303.782506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88303.782506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88303.782506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88303.782506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36929500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36929500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36929500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36929500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36929500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36929500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87303.782506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87303.782506                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87303.782506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87303.782506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87303.782506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87303.782506                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4445564                       # number of replacements
system.l2.tags.tagsinuse                  8008.588133                       # Cycle average of tags in use
system.l2.tags.total_refs                    14523027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4453725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.260872                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              325690557500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1754.002753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.083386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6253.501994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.214112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.763367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1132                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996216                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24644084                       # Number of tag accesses
system.l2.tags.data_accesses                 24644084                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2621273                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2621273                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           25                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               25                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             143753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143753                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5535593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5535593                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5679346                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5679347                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              5679346                       # number of overall hits
system.l2.overall_hits::total                 5679347                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           117837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              117837                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              422                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      4167490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4167490                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 422                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4285327                       # number of demand (read+write) misses
system.l2.demand_misses::total                4285749                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                422                       # number of overall misses
system.l2.overall_misses::cpu.data            4285327                       # number of overall misses
system.l2.overall_misses::total               4285749                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10600447000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10600447000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36277500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 407574087000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 407574087000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  418174534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     418210811500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36277500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 418174534000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    418210811500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2621273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2621273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           25                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         261590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            261590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9703083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9703083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9964673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9965096                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9964673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9965096                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.450464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.450464                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997636                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.429502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.429502                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.430052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.430076                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.430052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.430076                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89958.561403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89958.561403                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85965.639810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85965.639810                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97798.455905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97798.455905                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85965.639810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 97582.876173                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97581.732271                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85965.639810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 97582.876173                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97581.732271                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               878976                       # number of writebacks
system.l2.writebacks::total                    878976                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       690204                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        690204                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       117837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         117837                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      4167490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4167490                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4285327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4285749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4285327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4285749                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9422077000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9422077000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     32057500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32057500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 365899187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 365899187000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32057500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 375321264000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 375353321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32057500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 375321264000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 375353321500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.450464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.450464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.429502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.429502                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.430052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.430076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.430052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.430076                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79958.561403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79958.561403                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75965.639810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75965.639810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87798.455905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87798.455905                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75965.639810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 87582.876173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87581.732271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75965.639810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 87582.876173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87581.732271                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            4167912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       878976                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3398147                       # Transaction distribution
system.membus.trans_dist::ReadExReq            117837                       # Transaction distribution
system.membus.trans_dist::ReadExResp           117837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4167912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12848621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12848621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12848621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    661084800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    661084800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               661084800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           8562872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8562872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8562872                       # Request fanout histogram
system.membus.reqLayer2.occupancy         15632589500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41062793250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19928770                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9963674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         858645                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       858645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9703506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3500249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10908963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           261590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          261590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9703083                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29892994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29893865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1611001088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1611058432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4445564                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14410660                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059584                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13552014     94.04%     94.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 858646      5.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14410660                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15206981000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1057500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24911682500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
