<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rlInterRxGainPhConf_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rlInterRxGainPhConf_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Inter-Rx gain and phase offset configuration.  
 <a href="structrl_inter_rx_gain_ph_conf__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rl__sensor_8h_source.html">control/mmwavelink/include/rl_sensor.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae325455ec8613aaeafe8d77bf4fadac9"><td class="memItemLeft" align="right" valign="top"><a id="ae325455ec8613aaeafe8d77bf4fadac9"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#ae325455ec8613aaeafe8d77bf4fadac9">profileIndx</a></td></tr>
<tr class="memdesc:ae325455ec8613aaeafe8d77bf4fadac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field indicates the profile Index for which this configuration applies. <br /></td></tr>
<tr class="separator:ae325455ec8613aaeafe8d77bf4fadac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a300c5803bb2b273cf78fa97acbb4a69e"><td class="memItemLeft" align="right" valign="top"><a id="a300c5803bb2b273cf78fa97acbb4a69e"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a300c5803bb2b273cf78fa97acbb4a69e">digCompEn</a></td></tr>
<tr class="memdesc:a300c5803bb2b273cf78fa97acbb4a69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field can be used to enable or disable different digital compensation. <br />
 Bits Assignment <br />
 b0 Digital RX gain compensation enable <br />
 b1 Digital RX phase compensation enable <br />
 b2 Digital RX delay compensation enable <br />
 b3 Digital RX frequency shift enable <br />
 b4 Digital TX frequency shift enable (for debug purpose only) <br />
 b31:5 RESERVED <br />
 Value Description <br />
 0 Disable <br />
 1 Enable <br />
. <br /></td></tr>
<tr class="separator:a300c5803bb2b273cf78fa97acbb4a69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f35976314ce760483d0ab49511654f"><td class="memItemLeft" align="right" valign="top"><a id="a85f35976314ce760483d0ab49511654f"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a85f35976314ce760483d0ab49511654f">reserved1</a></td></tr>
<tr class="memdesc:a85f35976314ce760483d0ab49511654f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a85f35976314ce760483d0ab49511654f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca88c87f16b53b7f8a661daebb3ce81f"><td class="memItemLeft" align="right" valign="top"><a id="aca88c87f16b53b7f8a661daebb3ce81f"></a>
rlInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#aca88c87f16b53b7f8a661daebb3ce81f">digRxGainComp</a> [RL_RX_CNT]</td></tr>
<tr class="memdesc:aca88c87f16b53b7f8a661daebb3ce81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The digital gain compensation for each RX channels <br />
 One byte per RX (8-bit signed number) <br />
 Byte Assignment <br />
 0 RX0 digital gain <br />
 1 RX1 digital gain <br />
 2 RX2 digital gain <br />
 3 RX3 digital gain <br />
 1 LSB = 0.1 dB, signed <br />
 Valid Range: -120 to 119 <br />
. <br /></td></tr>
<tr class="separator:aca88c87f16b53b7f8a661daebb3ce81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c374436f97b1078c124a80b0b5e99b"><td class="memItemLeft" align="right" valign="top">rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a88c374436f97b1078c124a80b0b5e99b">digRxPhShiftComp</a> [RL_RX_CNT]</td></tr>
<tr class="memdesc:a88c374436f97b1078c124a80b0b5e99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The digital phase shift compensation for each RX channels <br />
 Two bytes per RX <br />
 Bits Assignment <br />
 b15:0 RX0 digital phase shift <br />
 b31:16 RX1 digital phase shift <br />
 b47:32 RX2 digital phase shift <br />
 b63:48 RX3 digital phase shift <br />
 1 LSB = 360 degree / 2^16 ~ 0.0055 (degree), unsigned <br />
 Valid Range: 0 to 65535 <br />
.  <a href="#a88c374436f97b1078c124a80b0b5e99b">More...</a><br /></td></tr>
<tr class="separator:a88c374436f97b1078c124a80b0b5e99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339fdc493f661dee5cf52131fc3f0888"><td class="memItemLeft" align="right" valign="top"><a id="a339fdc493f661dee5cf52131fc3f0888"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a339fdc493f661dee5cf52131fc3f0888">digRxDelayComp</a> [RL_RX_CNT]</td></tr>
<tr class="memdesc:a339fdc493f661dee5cf52131fc3f0888"><td class="mdescLeft">&#160;</td><td class="mdescRight">The digital delay compensation for each RX channels <br />
 One byte per RX (8-bit unsigned number) <br />
 Byte Assignment <br />
 0 RX0 digital delay <br />
 1 RX1 digital delay <br />
 2 RX2 digital delay <br />
 3 RX3 digital delay <br />
 1 LSB = 556ps/16, unsigned <br />
 Valid Range: 0 to 255 <br />
 The RX ADC output is delayed by this amount. The LSB becomes twice of the above <br />
 if ADC low power mode is enabled. <br />
. <br /></td></tr>
<tr class="separator:a339fdc493f661dee5cf52131fc3f0888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7528fb176c78011af1b896c7c4518b41"><td class="memItemLeft" align="right" valign="top"><a id="a7528fb176c78011af1b896c7c4518b41"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a7528fb176c78011af1b896c7c4518b41">reserved2</a> [4U]</td></tr>
<tr class="memdesc:a7528fb176c78011af1b896c7c4518b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a7528fb176c78011af1b896c7c4518b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240dc53db65eda281547343f8f7d5e14"><td class="memItemLeft" align="right" valign="top">rlInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a240dc53db65eda281547343f8f7d5e14">digRxFreqShift</a> [RL_RX_CNT]</td></tr>
<tr class="memdesc:a240dc53db65eda281547343f8f7d5e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">The digital frequency shift compensation for each RX channels <br />
 Two bytes per RX <br />
 Bits Assignment <br />
 b15:0 RX0 digital frequency shift <br />
 b31:16 RX1 digital frequency shift <br />
 b47:32 RX2 digital frequency shift <br />
 b63:48 RX3 digital frequency shift <br />
 1 LSB = (ADC Sampling Rate Hz*floor(100MHz/ADC Sampling Rate Hz))*1/2^16,signed <br />
 Valid Range: -32768 to 32767 <br />
 The frequency range of interest in RX digital output is shifted by this amount. <br />
 As an example, this may be used to view the spectrum beyond the conventional <br />
 [0 to Output Sampling Rate] range in Complex 1X mode, say [FREQ_SHIFT to Output <br />
 Sampling Rate + FREQ_SHIFT]. <br />
.  <a href="#a240dc53db65eda281547343f8f7d5e14">More...</a><br /></td></tr>
<tr class="separator:a240dc53db65eda281547343f8f7d5e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad620b5ba4f88f37e9a1493734ceb13a0"><td class="memItemLeft" align="right" valign="top">rlInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#ad620b5ba4f88f37e9a1493734ceb13a0">digTxFreqShift</a> [RL_RX_CNT]</td></tr>
<tr class="memdesc:ad620b5ba4f88f37e9a1493734ceb13a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The digital frequency shift compensation for each TX channels, this is supported <br />
 only for TX0 and TX1 in AWR2243. xWR6243 supports digital frequency shift for all <br />
 3 TX channels. <br />
 Two bytes per TX <br />
 Bits Assignment <br />
 b15:0 TX0 digital frequency shift <br />
 b31:16 TX1 digital frequency shift <br />
 b47:32 TX2 digital frequency shift (RESERVED for AWR2243) <br />
 b63:48 RESERVED <br />
 1 LSB = 100MHz/2^16, signed <br />
 Valid Range: -32768 to 32767 <br />
 The frequency of the TX output may be shifted wrt the RX mixer LO frequency by <br />
 this amount. If such functionality is not desired, this register should be set <br />
 to 0. This register cannot be used in conjunction with TX phase shifter. <br />
 <br />
 This may be useful in factory calibration of IF frequency dependent effects. <br />
 As an example, in cascaded applications, the IF frequency at which a corner <br />
 reflector’s beat frequency appears at the RX mixer output can be varied using <br />
 this and cascade RX IF imbalances can be measured. <br />
.  <a href="#ad620b5ba4f88f37e9a1493734ceb13a0">More...</a><br /></td></tr>
<tr class="separator:ad620b5ba4f88f37e9a1493734ceb13a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978d48a205679452376dae682ad1ff2a"><td class="memItemLeft" align="right" valign="top"><a id="a978d48a205679452376dae682ad1ff2a"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_inter_rx_gain_ph_conf__t.html#a978d48a205679452376dae682ad1ff2a">reserved3</a> [4U]</td></tr>
<tr class="memdesc:a978d48a205679452376dae682ad1ff2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a978d48a205679452376dae682ad1ff2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Inter-Rx gain and phase offset configuration. </p>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l04310">4310</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a240dc53db65eda281547343f8f7d5e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240dc53db65eda281547343f8f7d5e14">&#9670;&nbsp;</a></span>digRxFreqShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlInt16_t rlInterRxGainPhConf_t::digRxFreqShift[RL_RX_CNT]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The digital frequency shift compensation for each RX channels <br />
 Two bytes per RX <br />
 Bits Assignment <br />
 b15:0 RX0 digital frequency shift <br />
 b31:16 RX1 digital frequency shift <br />
 b47:32 RX2 digital frequency shift <br />
 b63:48 RX3 digital frequency shift <br />
 1 LSB = (ADC Sampling Rate Hz*floor(100MHz/ADC Sampling Rate Hz))*1/2^16,signed <br />
 Valid Range: -32768 to 32767 <br />
 The frequency range of interest in RX digital output is shifted by this amount. <br />
 As an example, this may be used to view the spectrum beyond the conventional <br />
 [0 to Output Sampling Rate] range in Complex 1X mode, say [FREQ_SHIFT to Output <br />
 Sampling Rate + FREQ_SHIFT]. <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: This field is NOT applicable when ADC_OUT_FMT is 00 (real output). </dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l04446">4446</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="a88c374436f97b1078c124a80b0b5e99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c374436f97b1078c124a80b0b5e99b">&#9670;&nbsp;</a></span>digRxPhShiftComp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt16_t rlInterRxGainPhConf_t::digRxPhShiftComp[RL_RX_CNT]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The digital phase shift compensation for each RX channels <br />
 Two bytes per RX <br />
 Bits Assignment <br />
 b15:0 RX0 digital phase shift <br />
 b31:16 RX1 digital phase shift <br />
 b47:32 RX2 digital phase shift <br />
 b63:48 RX3 digital phase shift <br />
 1 LSB = 360 degree / 2^16 ~ 0.0055 (degree), unsigned <br />
 Valid Range: 0 to 65535 <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: This field is NOT applicable when ADC_OUT_FMT is 00 (real output) <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l04394">4394</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="ad620b5ba4f88f37e9a1493734ceb13a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad620b5ba4f88f37e9a1493734ceb13a0">&#9670;&nbsp;</a></span>digTxFreqShift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlInt16_t rlInterRxGainPhConf_t::digTxFreqShift[RL_RX_CNT]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The digital frequency shift compensation for each TX channels, this is supported <br />
 only for TX0 and TX1 in AWR2243. xWR6243 supports digital frequency shift for all <br />
 3 TX channels. <br />
 Two bytes per TX <br />
 Bits Assignment <br />
 b15:0 TX0 digital frequency shift <br />
 b31:16 TX1 digital frequency shift <br />
 b47:32 TX2 digital frequency shift (RESERVED for AWR2243) <br />
 b63:48 RESERVED <br />
 1 LSB = 100MHz/2^16, signed <br />
 Valid Range: -32768 to 32767 <br />
 The frequency of the TX output may be shifted wrt the RX mixer LO frequency by <br />
 this amount. If such functionality is not desired, this register should be set <br />
 to 0. This register cannot be used in conjunction with TX phase shifter. <br />
 <br />
 This may be useful in factory calibration of IF frequency dependent effects. <br />
 As an example, in cascaded applications, the IF frequency at which a corner <br />
 reflector’s beat frequency appears at the RX mixer output can be varied using <br />
 this and cascade RX IF imbalances can be measured. <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: The TX frequency shifting involves some sharing of digital modulation hardware, <br />
 which imposes following constraints: <br />
<ul>
<li>Not more than 2 distinct non-zero values can be set in DIGITAL_TX_FREQ_SHIFT TX0, TX1, TX2 <br />
</li>
<li>Not more than 2 TX's in the device can be simultaneously enabled in the <br />
 Chirp Configuration API's if using DIGITAL_TX_FREQ_SHIFT in this API. <br />
</li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l04473">4473</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>control/mmwavelink/include/<a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2022, Texas Instruments Incorporated</small>
</body>
</html>
