0.7
2020.2
Oct 19 2021
02:56:52
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_CRC_check.v,1652180379,verilog,,,,tb_CRC_check,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MDIO.v,1649073407,verilog,,,,tb_MDIO,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v,1652170970,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_CRC_check.v,,CRC_check,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M,,,,,
