SERIAL_ADDER.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/sim/SERIAL_ADDER.v,
SERIAL_ADDER_SerialAdder_0_1.v,verilog,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_SerialAdder_0_1/sim/SERIAL_ADDER_SerialAdder_0_1.v,
SERIAL_ADDER_rst_clk_100MHz_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/SERIAL_ADDER/ip/SERIAL_ADDER_rst_clk_100MHz_100M_1/sim/SERIAL_ADDER_rst_clk_100MHz_100M_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
