{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/edward/scp/quartus-new-arch/scp.bdf " "Source file: /home/edward/scp/quartus-new-arch/scp.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1540684430094 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1540684430094 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/edward/scp/quartus-new-arch/scp.bdf " "Source file: /home/edward/scp/quartus-new-arch/scp.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1540684430120 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1540684430120 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/edward/scp/quartus-new-arch/scp.bdf " "Source file: /home/edward/scp/quartus-new-arch/scp.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1540684430147 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1540684430147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540684431571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540684431573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 17:53:51 2018 " "Processing started: Sat Oct 27 17:53:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540684431573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684431573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scp -c scp " "Command: quartus_map --read_settings_files=on --write_settings_files=off scp -c scp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684431573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540684432088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540684432089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 scp " "Found entity 1: scp" {  } { { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/ram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/ram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller " "Found entity 1: ram_controller" {  } { { "mem/ram_controller.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem/mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448074 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ram_init_file \"startup/mmu.mif\" mmu.v(24) " "Verilog HDL Attribute warning at mmu.v(24): synthesis attribute \"ram_init_file\" with value \"\"startup/mmu.mif\"\" has no object and is ignored" {  } { { "mem/mmu.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/mmu.v" 24 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1540684448075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mmu.v 1 1 " "Found 1 design units, including 1 entities, in source file mem/mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "mem/mmu.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/mmu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "reg/regfile.v" "" { Text "/home/edward/scp/quartus-new-arch/reg/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/edward/scp/quartus-new-arch/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "/home/edward/scp/quartus-new-arch/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scp " "Elaborating entity \"scp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540684448164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:inst " "Elaborating entity \"mem\" for hierarchy \"mem:inst\"" {  } { { "scp.bdf" "inst" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram mem:inst\|ram:inst " "Elaborating entity \"ram\" for hierarchy \"mem:inst\|ram:inst\"" {  } { { "mem/mem.bdf" "inst" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:inst\|ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\"" {  } { { "mem/ram.v" "altsyncram_component" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:inst\|ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\"" {  } { { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:inst\|ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file startup/mem_init.mif " "Parameter \"init_file\" = \"startup/mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 98304 " "Parameter \"numwords_a\" = \"98304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684448271 ""}  } { { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540684448271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlr1 " "Found entity 1: altsyncram_vlr1" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlr1 mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated " "Elaborating entity \"altsyncram_vlr1\" for hierarchy \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448385 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "98304 65536 /home/edward/scp/quartus-new-arch/startup/mem_init.mif " "Memory depth (98304) in the design file differs from memory depth (65536) in the Memory Initialization File \"/home/edward/scp/quartus-new-arch/startup/mem_init.mif\" -- setting initial value for remaining addresses to 0" {  } { { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1540684448416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pma " "Found entity 1: decode_pma" {  } { { "db/decode_pma.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/decode_pma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pma mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|decode_pma:decode3 " "Elaborating entity \"decode_pma\" for hierarchy \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|decode_pma:decode3\"" {  } { { "db/altsyncram_vlr1.tdf" "decode3" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i2a " "Found entity 1: decode_i2a" {  } { { "db/decode_i2a.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/decode_i2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684448956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684448956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i2a mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|decode_i2a:rden_decode " "Elaborating entity \"decode_i2a\" for hierarchy \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|decode_i2a:rden_decode\"" {  } { { "db/altsyncram_vlr1.tdf" "rden_decode" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684448956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oib " "Found entity 1: mux_oib" {  } { { "db/mux_oib.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/mux_oib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540684449017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684449017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oib mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|mux_oib:mux2 " "Elaborating entity \"mux_oib\" for hierarchy \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|mux_oib:mux2\"" {  } { { "db/altsyncram_vlr1.tdf" "mux2" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller mem:inst\|ram_controller:inst1 " "Elaborating entity \"ram_controller\" for hierarchy \"mem:inst\|ram_controller:inst1\"" {  } { { "mem/mem.bdf" "inst1" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 320 336 592 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu mem:inst\|mmu:inst2 " "Elaborating entity \"mmu\" for hierarchy \"mem:inst\|mmu:inst2\"" {  } { { "mem/mem.bdf" "inst2" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 464 336 536 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449027 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "page_table mmu.v(24) " "Verilog HDL warning at mmu.v(24): object page_table used but never assigned" {  } { { "mem/mmu.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/mmu.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1540684449027 "|scp|mem:inst|mmu:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "scp.bdf" "inst1" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 104 64 224 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst1\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst1\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "/home/edward/scp/quartus-new-arch/pll.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "/home/edward/scp/quartus-new-arch/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449055 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1540684449059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "/home/edward/scp/quartus-new-arch/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684449059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 8.000000 MHz " "Parameter \"output_clock_frequency0\" = \"8.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 8.000000 MHz " "Parameter \"output_clock_frequency1\" = \"8.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 62500 ps " "Parameter \"phase_shift1\" = \"62500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540684449059 ""}  } { { "pll/pll_0002.v" "" { Text "/home/edward/scp/quartus-new-arch/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540684449059 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a8 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a9 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a10 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a11 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a12 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a13 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a14 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a15 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a16 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a17 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a18 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a19 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a20 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a21 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a22 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a23 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a24 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a25 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a26 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a27 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a28 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a29 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a30 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a31 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a32 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a33 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a34 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a35 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a36 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a37 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a38 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a39 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a40 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a41 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a42 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a43 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a44 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a45 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a46 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a47 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a48 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a49 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a50 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a51 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a52 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a53 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a54 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a55 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a56 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a57 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a58 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a59 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a60 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a61 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a62 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a63 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a64 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a65 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a66 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a67 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a68 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a69 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a70 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a71 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a72 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a73 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a74 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a75 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a76 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a77 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a78 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a79 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a80 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a81 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a82 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a83 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2039 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a84 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a85 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a86 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a87 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a88 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a89 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a90 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a91 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a92 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a93 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a94 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a95 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a96 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a97 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a98 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2399 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a99 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a100 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a101 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a102 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a103 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a104 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a105 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a106 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a107 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a108 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a109 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a110 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a111 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a112 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a113 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a114 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a115 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a116 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a117 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a118 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2879 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a119 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a120 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a121 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a122 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a123 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a124 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a125 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a126 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a127 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a128 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a129 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3143 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a130 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a131 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3191 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a132 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3215 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a133 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a134 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a135 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3287 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a136 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3311 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a137 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3335 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a138 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a139 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a140 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3407 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a141 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a142 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3455 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a143 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3479 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a144 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a145 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a146 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3551 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a147 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3575 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a148 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3599 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a149 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a150 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a151 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3671 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a152 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a153 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a154 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3743 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a155 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a156 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3791 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a157 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a158 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3839 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a159 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3863 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a160 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3887 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a161 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a162 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3935 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a163 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a164 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 3983 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a165 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a166 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a167 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4055 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a168 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4079 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a169 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4103 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a170 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4127 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a171 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4151 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a172 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4175 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a173 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a174 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a175 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4247 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a176 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4271 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a177 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a178 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4319 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a179 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a180 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a181 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4391 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a182 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a183 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4439 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a184 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4463 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a185 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a186 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4511 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a187 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a188 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4559 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a189 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4583 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a190 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4607 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a191 " "Synthesized away node \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 4631 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540684449292 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a191"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1540684449292 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1540684449292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540684449875 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vlr1.tdf" "" { Text "/home/edward/scp/quartus-new-arch/db/altsyncram_vlr1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem/ram.v" "" { Text "/home/edward/scp/quartus-new-arch/mem/ram.v" 88 0 0 } } { "mem/mem.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/mem/mem.bdf" { { 160 360 576 288 "inst" "" } } } } { "scp.bdf" "" { Schematic "/home/edward/scp/quartus-new-arch/scp.bdf" { { 152 384 608 344 "inst" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684450104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540684450321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540684450321 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1540684450363 ""}  } { { "altera_pll.v" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1540684450363 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1540684450385 ""}  } { { "altera_pll.v" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1540684450385 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1540684450385 ""}  } { { "altera_pll.v" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1540684450385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540684450417 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540684450417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540684450417 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540684450417 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1540684450417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540684450417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540684450448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 17:54:10 2018 " "Processing ended: Sat Oct 27 17:54:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540684450448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540684450448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540684450448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540684450448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540684451749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540684451750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 17:54:11 2018 " "Processing started: Sat Oct 27 17:54:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540684451750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540684451750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off scp -c scp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off scp -c scp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540684451750 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1540684451806 ""}
{ "Info" "0" "" "Project  = scp" {  } {  } 0 0 "Project  = scp" 0 0 "Fitter" 0 0 1540684451808 ""}
{ "Info" "0" "" "Revision = scp" {  } {  } 0 0 "Revision = scp" 0 0 "Fitter" 0 0 1540684451808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540684451991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540684451991 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "scp 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"scp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540684451998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540684452054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540684452055 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1540684452171 ""}  } { { "altera_pll.v" "" { Text "/home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1540684452171 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1540684452194 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a7 " "Atom \"mem:inst\|ram:inst\|altsyncram:altsyncram_component\|altsyncram_vlr1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1540684452218 "|scp|mem:inst|ram:inst|altsyncram:altsyncram_component|altsyncram_vlr1:auto_generated|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1540684452218 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540684452545 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540684452570 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540684452723 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540684452726 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1540684461250 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 8 global CLKCTRL_G3 " "pll:inst1\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 8 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1540684461308 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1540684461308 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684461309 ""}
{ "Info" "ISTA_SDC_FOUND" "scp.sdc " "Reading SDC File: 'scp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540684462574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "scp.sdc 2 CLOCK_50_2 port " "Ignored filter at scp.sdc(2): CLOCK_50_2 could not be matched with a port" {  } { { "/home/edward/scp/quartus-new-arch/scp.sdc" "" { Text "/home/edward/scp/quartus-new-arch/scp.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540684462575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock scp.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at scp.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLOCK_50_2\" -period 20.000ns \[get_ports \{CLOCK_50_2\}\] " "create_clock -name \"CLOCK_50_2\" -period 20.000ns \[get_ports \{CLOCK_50_2\}\]" {  } { { "/home/edward/scp/quartus-new-arch/scp.sdc" "" { Text "/home/edward/scp/quartus-new-arch/scp.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1540684462576 ""}  } { { "/home/edward/scp/quartus-new-arch/scp.sdc" "" { Text "/home/edward/scp/quartus-new-arch/scp.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540684462576 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540684462577 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540684462577 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1540684462577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1540684462577 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684462578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684462578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684462578 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1540684462578 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1540684462579 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540684462580 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540684462580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540684462580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540684462580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540684462580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 125.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540684462580 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540684462580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540684462586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540684462587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540684462587 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540684462587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540684462587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540684462588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540684462588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1540684462588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540684462588 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DATA " "Node \"PS2_DATA\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CARD_CS " "Node \"SD_CARD_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CARD_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CARD_MISO " "Node \"SD_CARD_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CARD_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CARD_MOSI " "Node \"SD_CARD_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CARD_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CARD_SCLK " "Node \"SD_CARD_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CARD_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SERIAL_RX " "Node \"SERIAL_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SERIAL_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SERIAL_TX " "Node \"SERIAL_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SERIAL_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPEAKER " "Node \"SPEAKER\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPEAKER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_B\[0\] " "Node \"VGA_COL_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_B\[1\] " "Node \"VGA_COL_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_G\[0\] " "Node \"VGA_COL_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_G\[1\] " "Node \"VGA_COL_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_G\[2\] " "Node \"VGA_COL_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_R\[0\] " "Node \"VGA_COL_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_R\[1\] " "Node \"VGA_COL_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_COL_R\[2\] " "Node \"VGA_COL_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_COL_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_H " "Node \"VGA_SYNC_H\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_H" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_V " "Node \"VGA_SYNC_V\" is assigned to location or region, but does not exist in design" {  } { { "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edward/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_V" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1540684462623 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1540684462623 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684462624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540684468098 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1540684468241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684470210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540684471855 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540684472222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684472222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540684473788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y12 X68_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "/home/edward/scp/quartus-new-arch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23"} { { 12 { 0 ""} 57 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540684478533 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540684478533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540684478704 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1540684478704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540684478704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684478705 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540684480032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540684480066 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540684480464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540684480464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540684480867 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540684482942 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1540684483150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edward/scp/quartus-new-arch/output_files/scp.fit.smsg " "Generated suppressed messages file /home/edward/scp/quartus-new-arch/output_files/scp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540684483206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1973 " "Peak virtual memory: 1973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540684483669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 17:54:43 2018 " "Processing ended: Sat Oct 27 17:54:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540684483669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540684483669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540684483669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540684483669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540684485102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540684485103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 17:54:44 2018 " "Processing started: Sat Oct 27 17:54:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540684485103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540684485103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off scp -c scp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off scp -c scp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540684485103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540684486056 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540684490231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540684490566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 17:54:50 2018 " "Processing ended: Sat Oct 27 17:54:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540684490566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540684490566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540684490566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540684490566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540684490759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540684491725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540684491725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 17:54:51 2018 " "Processing started: Sat Oct 27 17:54:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540684491725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684491725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta scp -c scp " "Command: quartus_sta scp -c scp" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684491726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1540684491780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684492598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684492598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684492658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684492658 ""}
{ "Info" "ISTA_SDC_FOUND" "scp.sdc " "Reading SDC File: 'scp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "scp.sdc 2 CLOCK_50_2 port " "Ignored filter at scp.sdc(2): CLOCK_50_2 could not be matched with a port" {  } { { "/home/edward/scp/quartus-new-arch/scp.sdc" "" { Text "/home/edward/scp/quartus-new-arch/scp.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock scp.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at scp.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"CLOCK_50_2\" -period 20.000ns \[get_ports \{CLOCK_50_2\}\] " "create_clock -name \"CLOCK_50_2\" -period 20.000ns \[get_ports \{CLOCK_50_2\}\]" {  } { { "/home/edward/scp/quartus-new-arch/scp.sdc" "" { Text "/home/edward/scp/quartus-new-arch/scp.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1540684493219 ""}  } { { "/home/edward/scp/quartus-new-arch/scp.sdc" "" { Text "/home/edward/scp/quartus-new-arch/scp.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493219 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540684493220 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -phase 180.00 -duty_cycle 50.00 -name \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1540684493220 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493220 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684493222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684493222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684493222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493222 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540684493223 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540684493230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684493238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684493238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684493238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684493238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.284               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   61.284               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684493238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493238 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540684493249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684493294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494804 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684494857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684494857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684494857 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494857 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684494863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684494863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684494863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684494863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.256               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   61.256               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684494863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684494863 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540684494872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684495084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496368 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684496437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684496437 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684496437 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496437 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.402               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   61.402               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496442 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1540684496454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684496647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684496647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1540684496647 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496647 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.403               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   61.403               0.000 inst1\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540684496652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684496652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684498252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684498253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1153 " "Peak virtual memory: 1153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540684498288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 17:54:58 2018 " "Processing ended: Sat Oct 27 17:54:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540684498288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540684498288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540684498288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684498288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540684499578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540684499579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 17:54:59 2018 " "Processing started: Sat Oct 27 17:54:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540684499579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540684499579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off scp -c scp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off scp -c scp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540684499579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1540684500562 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1540684500602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "scp.vo /home/edward/scp/quartus-new-arch/simulation/modelsim/ simulation " "Generated file scp.vo in folder \"/home/edward/scp/quartus-new-arch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1540684501055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540684501136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 17:55:01 2018 " "Processing ended: Sat Oct 27 17:55:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540684501136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540684501136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540684501136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540684501136 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1540684501306 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 231 s " "Quartus Prime Full Compilation was successful. 0 errors, 231 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540684501307 ""}
