$date
	Fri Nov  3 22:26:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uio_oe [7:0] $end
$var wire 8 " uio_out [7:0] $end
$var wire 8 # uo_out [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 8 ' ui_in [7:0] $end
$var reg 8 ( uio_in [7:0] $end
$scope module tt_um_perceptron $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 ) ui_in [7:0] $end
$var wire 8 * uio_in [7:0] $end
$var wire 8 + uio_oe [7:0] $end
$var wire 8 , uio_out [7:0] $end
$var wire 8 - uo_out [7:0] $end
$var wire 8 . y_current [7:0] $end
$var parameter 32 / inp_dim $end
$var parameter 32 0 inp_n_samples $end
$var parameter 32 1 out_dim $end
$var reg 8 2 delta [7:0] $end
$var reg 8 3 z1 [7:0] $end
$var integer 32 4 mac_out_flag [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 1
b11 0
b10 /
$end
#0
$dumpvars
b0 4
b0 3
bx 2
bz .
b11111111 -
b0 ,
b11111111 +
bx *
bx )
bx (
bx '
1&
x%
1$
b11111111 #
b0 "
b11111111 !
$end
#50000000
0$
#100000000
1$
#150000000
0$
#200000000
bx #
bx -
1$
#250000000
0$
#300000000
1$
#350000000
0$
#400000000
1$
#450000000
0$
#500000000
1$
#550000000
0$
#600000000
1$
#650000000
0$
#700000000
1$
#750000000
0$
#800000000
1$
#850000000
0$
#900000000
0&
1$
#950000000
0$
#1000000000
b0 2
1$
#1050000000
0$
#1100000000
1$
#1150000000
0$
#1200000000
1$
#1250000000
0$
#1300000000
1$
#1350000000
0$
#1400000000
1$
#1450000000
0$
#1500000000
1$
#1550000000
0$
#1600000000
1$
#1650000000
0$
#1700000000
1$
#1750000000
0$
#1800000000
1$
#1850000000
0$
#1900000000
1&
1$
#1950000000
0$
#2000000000
bx 2
1$
#2050000000
0$
#2100000000
1$
#2150000000
0$
#2200000000
1$
#2250000000
0$
#2300000000
1$
#2350000000
0$
#2400000000
1$
#2450000000
0$
#2500000000
1$
#2550000000
0$
#2600000000
1$
#2650000000
0$
#2700000000
1$
#2750000000
0$
#2800000000
1$
#2850000000
0$
#2900000000
1$
#2900000001
