vhdl xil_defaultlib  \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_2_0_1/sim/UPzynq20_test_design_axi_gpio_2_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_3_0/sim/UPzynq20_test_design_axi_gpio_3_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_rst_ps7_0_50M_0_1/sim/UPzynq20_test_design_rst_ps7_0_50M_0.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0_S00_AXI.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/afe0/hdl/IP_AXI_LEDS_v1_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_LEDS_0_0/sim/UPzynq20_test_design_IP_AXI_LEDS_0_0.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0_S00_AXI.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/c5d2/hdl/IP_AXI_PWM_v1_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_PWM_0_0/sim/UPzynq20_test_design_IP_AXI_PWM_0_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_LEDS_0_1/sim/UPzynq20_test_design_IP_AXI_LEDS_0_1.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/88b1/hdl/IP_AXI_SerialBus_v1_0_S00_AXI.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/88b1/hdl/IP_AXI_SerialBus_v1_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_SerialBus_0_2/sim/UPzynq20_test_design_IP_AXI_SerialBus_0_2.vhd" \
"../../../bd/UPzynq20_test_design/ipshared/bc19/DifferentialSignal.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_DifferentialSignal_0_0/sim/UPzynq20_test_design_DifferentialSignal_0_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_DifferentialSignal_1_0/sim/UPzynq20_test_design_DifferentialSignal_1_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_0_1/sim/UPzynq20_test_design_axi_gpio_0_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_1_1/sim/UPzynq20_test_design_axi_gpio_0_1.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_1_0/sim/UPzynq20_test_design_axi_gpio_1_0.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_axi_gpio_0_2_1/sim/UPzynq20_test_design_axi_gpio_0_2.vhd" \
"../../../bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_LEDS_1_0/sim/UPzynq20_test_design_IP_AXI_LEDS_1_0.vhd" \
"../../../bd/UPzynq20_test_design/sim/UPzynq20_test_design.vhd" \

nosort
