// Seed: 1316327706
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    output wire id_5
);
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    output logic id_3,
    input supply0 id_4
);
  tri1  id_6;
  uwire id_7;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_0,
      id_6,
      id_2
  );
  tri1 id_8 = 1'd0;
  always @(id_7 or posedge id_6) id_3 <= 1'b0;
  wire id_9;
endmodule
