Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 18:33:58 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 main/graph/mem_req_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_mem/ram_data_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 0.921ns (9.434%)  route 8.842ns (90.566%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3113, routed)        1.553     5.061    main/graph/clk_100mhz_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  main/graph/mem_req_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  main/graph/mem_req_out_reg[4]/Q
                         net (fo=114, routed)         8.197    13.713    main/graph/mem_req_out_reg[14]_0[4]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.837 r  main/graph/ram_data_a[9]_i_8/O
                         net (fo=1, routed)           0.645    14.483    main/graph/ram_data_a[9]_i_8_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.607 r  main/graph/ram_data_a[9]_i_3/O
                         net (fo=1, routed)           0.000    14.607    main/graph/ram_data_a[9]_i_3_n_0
    SLICE_X29Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    14.824 r  main/graph/ram_data_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.824    main/gmem/data_mem/ram_data_a_reg[14]_0[9]
    SLICE_X29Y20         FDRE                                         r  main/gmem/data_mem/ram_data_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3113, routed)        1.436    14.766    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  main/gmem/data_mem/ram_data_a_reg[9]/C
                         clock pessimism              0.179    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.064    14.973    main/gmem/data_mem/ram_data_a_reg[9]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  0.149    




