INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/edptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edptb
ERROR: [VRFC 10-3155] cannot access memory 'EDP_AD_EX' directly [/home/alan/kl10-fpga-rtl/rtl/edptb.v:139]
ERROR: [VRFC 10-2865] module 'edptb' ignored due to previous errors [/home/alan/kl10-fpga-rtl/rtl/edptb.v:2]
