<def f='linux/arch/x86/events/perf_event.h' l='476' ll='495'/>
<size>8</size>
<mbr r='x86_pmu_config::bits' o='0' t='struct (anonymous struct at /root/linux-4.15.10/arch/x86/events/amd/../perf_event.h:477:2)'/>
<mbr r='x86_pmu_config::value' o='0' t='u64'/>
<use f='linux/arch/x86/events/intel/core.c' l='2882' macro='1' c='intel_pebs_aliases_core2'/>
<use f='linux/arch/x86/events/intel/core.c' l='2910' macro='1' c='intel_pebs_aliases_snb'/>
<use f='linux/arch/x86/events/intel/core.c' l='2934' macro='1' c='intel_pebs_aliases_precdist'/>
<use f='linux/arch/x86/events/intel/core.c' l='3194' macro='1' c='bdw_limit_period'/>
<use f='linux/arch/x86/events/intel/core.c' l='3965' macro='1' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='3968' macro='1' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='4091' macro='1' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='4094' macro='1' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='4130' macro='1' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='4133' macro='1' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='4170' macro='1' c='intel_pmu_init'/>
<size>8</size>
