{
"Synplify Pro (R) Job Log" : {
	"Date" : "11:24:11    02-Sep-2025",
	"Working Directory" : "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1",
	"Install" : "C:/lscc/diamond/3.14/synpbase"
},
"hdl_info_gen" :{
   "Job Flow" : "Sequential",
   "Start Time" : "11:23:54",
   "Runtime" : "02s",
   "Executable Run Time" : "02s",
   "hdl_info_gen" : {
      "executable" : "bin64/c_vhdl.exe",
      "Run Directory" : "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1",
      "Run State" : "Complete",
      "Return Code" : "0",
      "Has Errors" : "no",
      "Run Start Time" : "11:23:54",
      "Run Time" : "02s",
      "Exe Run Time" : "02s",
      "Memory Usage" : "-",
      "Up-to-date (run skipped)" : "no"
   }
},
"impl1" :{
   "Job Flow" : "Sequential",
   "Start Time" : "11:23:56",
   "Runtime" : "15s",
   "Executable Run Time" : "14s",
   "synthesis" : {
      "Job Flow" : "Sequential",
      "Start Time" : "11:23:56",
      "Runtime" : "15s",
      "Executable Run Time" : "14s",
      "compile" : {
         "Job Flow" : "Sequential",
         "Start Time" : "11:23:56",
         "Runtime" : "09s",
         "Executable Run Time" : "08s",
         "compile_flow" : {
            "Job Flow" : "Sequential",
            "Start Time" : "11:23:56",
            "Runtime" : "04s",
            "Executable Run Time" : "03s",
            "compiler" : {
               "executable" : "bin64/c_hdl.exe",
               "Run Directory" : "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "11:23:56",
               "Run Time" : "04s",
               "Exe Run Time" : "03s",
               "Memory Usage" : "-",
               "Up-to-date (run skipped)" : "no"
            },
            "multi_srs_gen" : {
               "executable" : "bin64/syn_nfilter.exe",
               "Run Directory" : "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "11:24:00",
               "Run Time" : "00s",
               "Exe Run Time" : "00s",
               "Memory Usage" : "-",
               "Up-to-date (run skipped)" : "no"
            }
         },
         "premap" : {
            "executable" : "bin64/m_gen_lattice.exe",
            "Run Directory" : "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "11:24:00",
            "Run Time" : "05s",
            "Exe Run Time" : "05s",
            "Memory Usage" : "-",
            "Up-to-date (run skipped)" : "no"
         }
      },
      "map" : {
         "Job Flow" : "Sequential",
         "Start Time" : "11:24:05",
         "Runtime" : "06s",
         "Executable Run Time" : "06s",
         "fpga_mapper" : {
            "executable" : "bin64/m_gen_lattice.exe",
            "Run Directory" : "C:/Users/ResTIC16/Documents/aula placa fpga/blink_VHDL/impl1",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "11:24:05",
            "Run Time" : "06s",
            "Exe Run Time" : "06s",
            "Memory Usage" : "-",
            "Up-to-date (run skipped)" : "no"
         }
      }
   }
}
}