module top_module (
  input a, 
  input b, 
  output q
);

  // Combinational logic implementation
  assign q = a & b;

endmodule
