INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sim_1/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
