|memtest_deca
clock_50_i => clock_50_i.IN20
SDRAM_A[0] <= tester:my_memtst.DRAM_ADDR[0]
SDRAM_A[1] <= tester:my_memtst.DRAM_ADDR[1]
SDRAM_A[2] <= tester:my_memtst.DRAM_ADDR[2]
SDRAM_A[3] <= tester:my_memtst.DRAM_ADDR[3]
SDRAM_A[4] <= tester:my_memtst.DRAM_ADDR[4]
SDRAM_A[5] <= tester:my_memtst.DRAM_ADDR[5]
SDRAM_A[6] <= tester:my_memtst.DRAM_ADDR[6]
SDRAM_A[7] <= tester:my_memtst.DRAM_ADDR[7]
SDRAM_A[8] <= tester:my_memtst.DRAM_ADDR[8]
SDRAM_A[9] <= tester:my_memtst.DRAM_ADDR[9]
SDRAM_A[10] <= tester:my_memtst.DRAM_ADDR[10]
SDRAM_A[11] <= tester:my_memtst.DRAM_ADDR[11]
SDRAM_A[12] <= tester:my_memtst.DRAM_ADDR[12]
SDRAM_BA[0] <= tester:my_memtst.DRAM_BA_0
SDRAM_BA[1] <= tester:my_memtst.DRAM_BA_1
SDRAM_DQ[0] <> tester:my_memtst.DRAM_DQ[0]
SDRAM_DQ[1] <> tester:my_memtst.DRAM_DQ[1]
SDRAM_DQ[2] <> tester:my_memtst.DRAM_DQ[2]
SDRAM_DQ[3] <> tester:my_memtst.DRAM_DQ[3]
SDRAM_DQ[4] <> tester:my_memtst.DRAM_DQ[4]
SDRAM_DQ[5] <> tester:my_memtst.DRAM_DQ[5]
SDRAM_DQ[6] <> tester:my_memtst.DRAM_DQ[6]
SDRAM_DQ[7] <> tester:my_memtst.DRAM_DQ[7]
SDRAM_DQ[8] <> tester:my_memtst.DRAM_DQ[8]
SDRAM_DQ[9] <> tester:my_memtst.DRAM_DQ[9]
SDRAM_DQ[10] <> tester:my_memtst.DRAM_DQ[10]
SDRAM_DQ[11] <> tester:my_memtst.DRAM_DQ[11]
SDRAM_DQ[12] <> tester:my_memtst.DRAM_DQ[12]
SDRAM_DQ[13] <> tester:my_memtst.DRAM_DQ[13]
SDRAM_DQ[14] <> tester:my_memtst.DRAM_DQ[14]
SDRAM_DQ[15] <> tester:my_memtst.DRAM_DQ[15]
SDRAM_DQMH <= tester:my_memtst.DRAM_UDQM
SDRAM_DQML <= tester:my_memtst.DRAM_LDQM
SDRAM_CKE <= <VCC>
SDRAM_nCS <= tester:my_memtst.DRAM_CS_N
SDRAM_nWE <= tester:my_memtst.DRAM_WE_N
SDRAM_nRAS <= tester:my_memtst.DRAM_RAS_N
SDRAM_nCAS <= tester:my_memtst.DRAM_CAS_N
SDRAM_CLK <= tester:my_memtst.DRAM_CLK
ps2_clk_io => ps2_clk_io.IN1
ps2_data_io => ps2_data_io.IN1
ps2_mouse_clk_io <> ps2_mouse_clk_io
ps2_mouse_data_io <> <UNC>
AUDIO_L <= <GND>
AUDIO_R <= <GND>
ear_i => ~NO_FANOUT~
mic_o <= <GND>
VGA_R[0] <= vgaout:showrez.r[0]
VGA_R[1] <= vgaout:showrez.r[1]
VGA_R[2] <= vgaout:showrez.r[0]
VGA_G[0] <= vgaout:showrez.g[0]
VGA_G[1] <= vgaout:showrez.g[1]
VGA_G[2] <= vgaout:showrez.g[0]
VGA_B[0] <= vgaout:showrez.b[0]
VGA_B[1] <= vgaout:showrez.b[1]
VGA_B[2] <= vgaout:showrez.b[0]
VGA_HS <= vgaout:showrez.hs
VGA_VS <= vgaout:showrez.vs


|memtest_deca|pll:pll
areset => altpll:altpll_component.areset
configupdate => altpll:altpll_component.configupdate
inclk0 => altpll:altpll_component.inclk[0]
scanclk => altpll:altpll_component.scanclk
scanclkena => altpll:altpll_component.scanclkena
scandata => altpll:altpll_component.scandata
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked
scandataout <= altpll:altpll_component.scandataout
scandone <= altpll:altpll_component.scandone


|memtest_deca|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => pll_altpll:auto_generated.scanclk
scanclkena => pll_altpll:auto_generated.scanclkena
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => pll_altpll:auto_generated.scandata
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => pll_altpll:auto_generated.configupdate
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= pll_altpll:auto_generated.scandataout
scandone <= pll_altpll:auto_generated.scandone
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|memtest_deca|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
configupdate => pll1.CONFIGUPDATE
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
scanclk => pll1.SCANCLK
scanclkena => pll1.SCANCLKENA
scandata => pll1.SCANDATA
scandataout <= pll1.SCANDATAOUT
scandone <= pll1.SCANDONE


|memtest_deca|pll_reconfig:pll_reconfig
clock => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.clock
counter_param[0] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_param[0]
counter_param[1] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_param[1]
counter_param[2] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_param[2]
counter_type[0] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_type[0]
counter_type[1] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_type[1]
counter_type[2] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_type[2]
counter_type[3] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.counter_type[3]
data_in[0] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[0]
data_in[1] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[1]
data_in[2] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[2]
data_in[3] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[3]
data_in[4] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[4]
data_in[5] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[5]
data_in[6] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[6]
data_in[7] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[7]
data_in[8] => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_in[8]
pll_areset_in => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_areset_in
pll_scandataout => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scandataout
pll_scandone => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scandone
read_param => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.read_param
reconfig => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.reconfig
reset => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.reset
reset_rom_address => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.reset_rom_address
rom_data_in => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_data_in
write_from_rom => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.write_from_rom
write_param => pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.write_param
busy <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.busy
data_out[0] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[0]
data_out[1] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[1]
data_out[2] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[2]
data_out[3] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[3]
data_out[4] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[4]
data_out[5] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[5]
data_out[6] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[6]
data_out[7] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[7]
data_out[8] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.data_out[8]
pll_areset <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_areset
pll_configupdate <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_configupdate
pll_scanclk <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scanclk
pll_scanclkena <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scanclkena
pll_scandata <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.pll_scandata
rom_address_out[0] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[0]
rom_address_out[1] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[1]
rom_address_out[2] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[2]
rom_address_out[3] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[3]
rom_address_out[4] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[4]
rom_address_out[5] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[5]
rom_address_out[6] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[6]
rom_address_out[7] <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.rom_address_out[7]
write_rom_ena <= pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component.write_rom_ena


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
clock => altsyncram:altsyncram4.clock0
clock => write_nominal_state.CLK
clock => write_init_state.CLK
clock => write_init_nominal_state.CLK
clock => write_data_state.CLK
clock => tmp_seq_ena_state.CLK
clock => tmp_nominal_data_out_state.CLK
clock => shift_reg17.CLK
clock => shift_reg16.CLK
clock => shift_reg15.CLK
clock => shift_reg14.CLK
clock => shift_reg13.CLK
clock => shift_reg12.CLK
clock => shift_reg11.CLK
clock => shift_reg10.CLK
clock => shift_reg9.CLK
clock => shift_reg8.CLK
clock => shift_reg7.CLK
clock => shift_reg6.CLK
clock => shift_reg5.CLK
clock => shift_reg4.CLK
clock => shift_reg3.CLK
clock => shift_reg2.CLK
clock => shift_reg1.CLK
clock => shift_reg0.CLK
clock => rom_second_state.CLK
clock => rom_second_last_state.CLK
clock => rom_last_state.CLK
clock => rom_init_state.CLK
clock => rom_first_state.CLK
clock => rom_data_state.CLK
clock => reset_state.CLK
clock => reconfig_wait_state.CLK
clock => reconfig_seq_ena_state.CLK
clock => reconfig_seq_data_state.CLK
clock => reconfig_post_state.CLK
clock => reconfig_init_state.CLK
clock => reconfig_counter_state.CLK
clock => read_last_state.CLK
clock => read_last_nominal_state.CLK
clock => read_init_state.CLK
clock => read_init_nominal_state.CLK
clock => read_first_state.CLK
clock => read_first_nominal_state.CLK
clock => read_data_state.CLK
clock => read_data_nominal_state.CLK
clock => nominal_data17.CLK
clock => nominal_data16.CLK
clock => nominal_data15.CLK
clock => nominal_data14.CLK
clock => nominal_data13.CLK
clock => nominal_data12.CLK
clock => nominal_data11.CLK
clock => nominal_data10.CLK
clock => nominal_data9.CLK
clock => nominal_data8.CLK
clock => nominal_data7.CLK
clock => nominal_data6.CLK
clock => nominal_data5.CLK
clock => nominal_data4.CLK
clock => nominal_data3.CLK
clock => nominal_data2.CLK
clock => nominal_data1.CLK
clock => nominal_data0.CLK
clock => idle_state.CLK
clock => counter_type_latch_reg[0].CLK
clock => counter_type_latch_reg[1].CLK
clock => counter_type_latch_reg[2].CLK
clock => counter_type_latch_reg[3].CLK
clock => counter_param_latch_reg[0].CLK
clock => counter_param_latch_reg[1].CLK
clock => counter_param_latch_reg[2].CLK
clock => configupdate_state.CLK
clock => configupdate2_state.CLK
clock => C4_ena_state.CLK
clock => C4_data_state.CLK
clock => C3_ena_state.CLK
clock => C3_data_state.CLK
clock => C2_ena_state.CLK
clock => C2_data_state.CLK
clock => C1_ena_state.CLK
clock => C1_data_state.CLK
clock => C0_ena_state.CLK
clock => C0_data_state.CLK
clock => areset_state.CLK
clock => areset_init_state_1.CLK
clock => addr_from_rom2[0].CLK
clock => addr_from_rom2[1].CLK
clock => addr_from_rom2[2].CLK
clock => addr_from_rom2[3].CLK
clock => addr_from_rom2[4].CLK
clock => addr_from_rom2[5].CLK
clock => addr_from_rom2[6].CLK
clock => addr_from_rom2[7].CLK
clock => addr_from_rom[0].CLK
clock => addr_from_rom[1].CLK
clock => addr_from_rom[2].CLK
clock => addr_from_rom[3].CLK
clock => addr_from_rom[4].CLK
clock => addr_from_rom[5].CLK
clock => addr_from_rom[6].CLK
clock => addr_from_rom[7].CLK
clock => lpm_counter:cntr1.clock
clock => lpm_counter:cntr12.clock
clock => lpm_counter:cntr13.clock
clock => lpm_counter:cntr14.clock
clock => lpm_counter:cntr15.clock
clock => lpm_counter:cntr16.clock
clock => lpm_counter:cntr2.clock
clock => lpm_counter:cntr3.clock
clock => pll_scanclk.DATAIN
clock => configupdate3_state.CLK
counter_param[0] => read_init_nominal_state.IN1
counter_param[0] => counter_param_latch_reg[0].DATAIN
counter_param[1] => read_init_nominal_state.IN1
counter_param[1] => counter_param_latch_reg[1].DATAIN
counter_param[2] => read_init_nominal_state.IN1
counter_param[2] => counter_param_latch_reg[2].DATAIN
counter_type[0] => counter_type_latch_reg[0].DATAIN
counter_type[1] => read_init_nominal_state.IN1
counter_type[1] => counter_type_latch_reg[1].DATAIN
counter_type[2] => read_init_nominal_state.IN0
counter_type[2] => counter_type_latch_reg[2].DATAIN
counter_type[3] => read_init_nominal_state.IN1
counter_type[3] => counter_type_latch_reg[3].DATAIN
data_in[0] => wire_w_lg_shift_reg_load_enable187w[0].IN1
data_in[0] => nominal_data8.DATAIN
data_in[0] => lpm_add_sub:add_sub6.cin
data_in[0] => lpm_compare:cmpr7.dataa[0]
data_in[1] => wire_w_lg_shift_reg_load_enable179w[0].IN1
data_in[1] => nominal_data9.DATAIN
data_in[1] => lpm_add_sub:add_sub6.dataa[0]
data_in[1] => lpm_compare:cmpr7.dataa[1]
data_in[2] => wire_w_lg_shift_reg_load_enable171w[0].IN1
data_in[2] => nominal_data10.DATAIN
data_in[2] => lpm_add_sub:add_sub6.dataa[1]
data_in[2] => lpm_compare:cmpr7.dataa[2]
data_in[3] => wire_w_lg_shift_reg_load_enable163w[0].IN1
data_in[3] => nominal_data11.DATAIN
data_in[3] => lpm_add_sub:add_sub6.dataa[2]
data_in[3] => lpm_compare:cmpr7.dataa[3]
data_in[4] => wire_w_lg_shift_reg_load_enable155w[0].IN1
data_in[4] => nominal_data12.DATAIN
data_in[4] => lpm_add_sub:add_sub6.dataa[3]
data_in[4] => lpm_compare:cmpr7.dataa[4]
data_in[5] => wire_w_lg_shift_reg_load_enable147w[0].IN1
data_in[5] => nominal_data13.DATAIN
data_in[5] => lpm_add_sub:add_sub6.dataa[4]
data_in[5] => lpm_compare:cmpr7.dataa[5]
data_in[6] => wire_w_lg_shift_reg_load_enable139w[0].IN1
data_in[6] => nominal_data14.DATAIN
data_in[6] => lpm_add_sub:add_sub6.dataa[5]
data_in[6] => lpm_compare:cmpr7.dataa[6]
data_in[7] => wire_w_lg_shift_reg_load_enable131w[0].IN1
data_in[7] => nominal_data15.DATAIN
data_in[7] => lpm_add_sub:add_sub6.dataa[6]
data_in[7] => lpm_compare:cmpr7.dataa[7]
data_in[8] => wire_w_lg_shift_reg_load_enable123w[0].IN1
data_in[8] => nominal_data16.DATAIN
data_in[8] => lpm_add_sub:add_sub6.dataa[7]
data_out[0] <= wire_shift_reg_w_lg_w_lg_q217w218w.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= wire_shift_reg_w_lg_w_lg_q223w224w.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= wire_shift_reg_w_lg_w_lg_q228w229w.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= wire_shift_reg_w_lg_w_lg_q233w234w.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= wire_shift_reg_w_lg_w_lg_q238w239w.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= wire_shift_reg_w_lg_w_lg_q243w244w.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= wire_shift_reg_w_lg_w_lg_q248w249w.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= wire_shift_reg_w_lg_w_lg_q253w254w.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= wire_shift_reg_w_lg_w_lg_q258w259w.DB_MAX_OUTPUT_PORT_TYPE
pll_areset <= pll_areset.DB_MAX_OUTPUT_PORT_TYPE
pll_areset_in => pll_areset.IN1
pll_configupdate <= pll_configupdate.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclk <= clock.DB_MAX_OUTPUT_PORT_TYPE
pll_scanclkena <= pll_scanclkena.DB_MAX_OUTPUT_PORT_TYPE
pll_scandata <= pll_scandata.DB_MAX_OUTPUT_PORT_TYPE
pll_scandataout => ~NO_FANOUT~
pll_scandone => reconfig_wait_state.IN1
pll_scandone => areset_init_state_1.DATAIN
pll_scandone => wire_reconfig_post_state_w_lg_q1849w[0].IN1
pll_scandone => idle_state.IN1
pll_scandone => wire_reconfig_wait_state_w_lg_q1853w[0].IN1
read_param => input_latch_enable.IN0
read_param => read_init_nominal_state.IN1
read_param => wire_idle_state_w_lg_q1743w[0].IN1
reconfig => reconfig_init_state.IN1
reconfig => wire_idle_state_w_lg_w_lg_w_lg_q1743w1744w1745w[0].IN1
reset => write_nominal_state.ACLR
reset => write_init_state.ACLR
reset => write_init_nominal_state.ACLR
reset => write_data_state.ACLR
reset => shift_reg17.ACLR
reset => shift_reg16.ACLR
reset => shift_reg15.ACLR
reset => shift_reg14.ACLR
reset => shift_reg13.ACLR
reset => shift_reg12.ACLR
reset => shift_reg11.ACLR
reset => shift_reg10.ACLR
reset => shift_reg9.ACLR
reset => shift_reg8.ACLR
reset => shift_reg7.ACLR
reset => shift_reg6.ACLR
reset => shift_reg5.ACLR
reset => shift_reg4.ACLR
reset => shift_reg3.ACLR
reset => shift_reg2.ACLR
reset => shift_reg1.ACLR
reset => shift_reg0.ACLR
reset => rom_second_state.ACLR
reset => rom_second_last_state.ACLR
reset => rom_last_state.ACLR
reset => rom_init_state.ACLR
reset => rom_first_state.ACLR
reset => rom_data_state.ACLR
reset => reset_state.PRESET
reset => reconfig_wait_state.ACLR
reset => reconfig_seq_ena_state.ACLR
reset => reconfig_seq_data_state.ACLR
reset => reconfig_post_state.ACLR
reset => reconfig_init_state.ACLR
reset => reconfig_counter_state.ACLR
reset => read_last_state.ACLR
reset => read_last_nominal_state.ACLR
reset => read_init_state.ACLR
reset => read_init_nominal_state.ACLR
reset => read_first_state.ACLR
reset => read_first_nominal_state.ACLR
reset => read_data_state.ACLR
reset => read_data_nominal_state.ACLR
reset => nominal_data17.ACLR
reset => nominal_data16.ACLR
reset => nominal_data15.ACLR
reset => nominal_data14.ACLR
reset => nominal_data13.ACLR
reset => nominal_data12.ACLR
reset => nominal_data11.ACLR
reset => nominal_data10.ACLR
reset => nominal_data9.ACLR
reset => nominal_data8.ACLR
reset => nominal_data7.ACLR
reset => nominal_data6.ACLR
reset => nominal_data5.ACLR
reset => nominal_data4.ACLR
reset => nominal_data3.ACLR
reset => nominal_data2.ACLR
reset => nominal_data1.ACLR
reset => nominal_data0.ACLR
reset => idle_state.ACLR
reset => counter_type_latch_reg[0].ACLR
reset => counter_type_latch_reg[1].ACLR
reset => counter_type_latch_reg[2].ACLR
reset => counter_type_latch_reg[3].ACLR
reset => counter_param_latch_reg[0].ACLR
reset => counter_param_latch_reg[1].ACLR
reset => counter_param_latch_reg[2].ACLR
reset => areset_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => rom_init_state.IN1
reset_rom_address => idle_state.IN1
reset_rom_address => rom_data_state.IN1
reset_rom_address => wire_rom_last_state_w_lg_q1753w[0].IN1
reset_rom_address => rom_second_last_state.IN1
reset_rom_address => wire_rom_second_last_state_w_lg_q1754w[0].IN1
reset_rom_address => rom_second_state.IN1
rom_address_out[0] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[1] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[2] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[3] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[4] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[5] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[6] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_address_out[7] <= wire_w_lg_read_addr_counter_out1887w.DB_MAX_OUTPUT_PORT_TYPE
rom_data_in => wire_w_lg_rom_data_in1946w[0].IN1
write_from_rom => rom_init_state.IN1
write_from_rom => wire_idle_state_w_lg_w_lg_w_lg_w_lg_q1743w1744w1745w1746w[0].IN1
write_param => input_latch_enable.IN1
write_param => shift_reg_load_nominal_enable.IN1
write_param => wire_idle_state_w_lg_w_lg_q1743w1744w[0].IN1
write_rom_ena <= write_rom_ena.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4
wren_a => altsyncram_lcj3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lcj3:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lcj3:auto_generated.address_a[0]
address_a[1] => altsyncram_lcj3:auto_generated.address_a[1]
address_a[2] => altsyncram_lcj3:auto_generated.address_a[2]
address_a[3] => altsyncram_lcj3:auto_generated.address_a[3]
address_a[4] => altsyncram_lcj3:auto_generated.address_a[4]
address_a[5] => altsyncram_lcj3:auto_generated.address_a[5]
address_a[6] => altsyncram_lcj3:auto_generated.address_a[6]
address_a[7] => altsyncram_lcj3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lcj3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lcj3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_0fg:auto_generated.dataa[0]
dataa[1] => add_sub_0fg:auto_generated.dataa[1]
dataa[2] => add_sub_0fg:auto_generated.dataa[2]
dataa[3] => add_sub_0fg:auto_generated.dataa[3]
dataa[4] => add_sub_0fg:auto_generated.dataa[4]
dataa[5] => add_sub_0fg:auto_generated.dataa[5]
dataa[6] => add_sub_0fg:auto_generated.dataa[6]
dataa[7] => add_sub_0fg:auto_generated.dataa[7]
dataa[8] => add_sub_0fg:auto_generated.dataa[8]
datab[0] => add_sub_0fg:auto_generated.datab[0]
datab[1] => add_sub_0fg:auto_generated.datab[1]
datab[2] => add_sub_0fg:auto_generated.datab[2]
datab[3] => add_sub_0fg:auto_generated.datab[3]
datab[4] => add_sub_0fg:auto_generated.datab[4]
datab[5] => add_sub_0fg:auto_generated.datab[5]
datab[6] => add_sub_0fg:auto_generated.datab[6]
datab[7] => add_sub_0fg:auto_generated.datab[7]
datab[8] => add_sub_0fg:auto_generated.datab[8]
cin => add_sub_0fg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0fg:auto_generated.result[0]
result[1] <= add_sub_0fg:auto_generated.result[1]
result[2] <= add_sub_0fg:auto_generated.result[2]
result[3] <= add_sub_0fg:auto_generated.result[3]
result[4] <= add_sub_0fg:auto_generated.result[4]
result[5] <= add_sub_0fg:auto_generated.result[5]
result[6] <= add_sub_0fg:auto_generated.result[6]
result[7] <= add_sub_0fg:auto_generated.result[7]
result[8] <= add_sub_0fg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5|add_sub_0fg:auto_generated
cin => op_1.IN18
cin => op_1.IN19
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_3uf:auto_generated.dataa[0]
dataa[1] => add_sub_3uf:auto_generated.dataa[1]
dataa[2] => add_sub_3uf:auto_generated.dataa[2]
dataa[3] => add_sub_3uf:auto_generated.dataa[3]
dataa[4] => add_sub_3uf:auto_generated.dataa[4]
dataa[5] => add_sub_3uf:auto_generated.dataa[5]
dataa[6] => add_sub_3uf:auto_generated.dataa[6]
dataa[7] => add_sub_3uf:auto_generated.dataa[7]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
cin => add_sub_3uf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_3uf:auto_generated.result[0]
result[1] <= add_sub_3uf:auto_generated.result[1]
result[2] <= add_sub_3uf:auto_generated.result[2]
result[3] <= add_sub_3uf:auto_generated.result[3]
result[4] <= add_sub_3uf:auto_generated.result[4]
result[5] <= add_sub_3uf:auto_generated.result[5]
result[6] <= add_sub_3uf:auto_generated.result[6]
result[7] <= add_sub_3uf:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6|add_sub_3uf:auto_generated
cin => op_1.IN16
cin => op_1.IN17
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7
dataa[0] => cmpr_0dh:auto_generated.dataa[0]
dataa[1] => cmpr_0dh:auto_generated.dataa[1]
dataa[2] => cmpr_0dh:auto_generated.dataa[2]
dataa[3] => cmpr_0dh:auto_generated.dataa[3]
dataa[4] => cmpr_0dh:auto_generated.dataa[4]
dataa[5] => cmpr_0dh:auto_generated.dataa[5]
dataa[6] => cmpr_0dh:auto_generated.dataa[6]
dataa[7] => cmpr_0dh:auto_generated.dataa[7]
datab[0] => cmpr_0dh:auto_generated.datab[0]
datab[1] => cmpr_0dh:auto_generated.datab[1]
datab[2] => cmpr_0dh:auto_generated.datab[2]
datab[3] => cmpr_0dh:auto_generated.datab[3]
datab[4] => cmpr_0dh:auto_generated.datab[4]
datab[5] => cmpr_0dh:auto_generated.datab[5]
datab[6] => cmpr_0dh:auto_generated.datab[6]
datab[7] => cmpr_0dh:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_0dh:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7|cmpr_0dh:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1
clock => cntr_stn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_stn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_stn:auto_generated.sload
data[0] => cntr_stn:auto_generated.data[0]
data[1] => cntr_stn:auto_generated.data[1]
data[2] => cntr_stn:auto_generated.data[2]
data[3] => cntr_stn:auto_generated.data[3]
data[4] => cntr_stn:auto_generated.data[4]
data[5] => cntr_stn:auto_generated.data[5]
data[6] => cntr_stn:auto_generated.data[6]
data[7] => cntr_stn:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_stn:auto_generated.q[0]
q[1] <= cntr_stn:auto_generated.q[1]
q[2] <= cntr_stn:auto_generated.q[2]
q[3] <= cntr_stn:auto_generated.q[3]
q[4] <= cntr_stn:auto_generated.q[4]
q[5] <= cntr_stn:auto_generated.q[5]
q[6] <= cntr_stn:auto_generated.q[6]
q[7] <= cntr_stn:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12
clock => cntr_stn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_stn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_stn:auto_generated.sload
data[0] => cntr_stn:auto_generated.data[0]
data[1] => cntr_stn:auto_generated.data[1]
data[2] => cntr_stn:auto_generated.data[2]
data[3] => cntr_stn:auto_generated.data[3]
data[4] => cntr_stn:auto_generated.data[4]
data[5] => cntr_stn:auto_generated.data[5]
data[6] => cntr_stn:auto_generated.data[6]
data[7] => cntr_stn:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_stn:auto_generated.q[0]
q[1] <= cntr_stn:auto_generated.q[1]
q[2] <= cntr_stn:auto_generated.q[2]
q[3] <= cntr_stn:auto_generated.q[3]
q[4] <= cntr_stn:auto_generated.q[4]
q[5] <= cntr_stn:auto_generated.q[5]
q[6] <= cntr_stn:auto_generated.q[6]
q[7] <= cntr_stn:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13
clock => cntr_hqn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_hqn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_hqn:auto_generated.sload
data[0] => cntr_hqn:auto_generated.data[0]
data[1] => cntr_hqn:auto_generated.data[1]
data[2] => cntr_hqn:auto_generated.data[2]
data[3] => cntr_hqn:auto_generated.data[3]
data[4] => cntr_hqn:auto_generated.data[4]
data[5] => cntr_hqn:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= cntr_hqn:auto_generated.q[0]
q[1] <= cntr_hqn:auto_generated.q[1]
q[2] <= cntr_hqn:auto_generated.q[2]
q[3] <= cntr_hqn:auto_generated.q[3]
q[4] <= cntr_hqn:auto_generated.q[4]
q[5] <= cntr_hqn:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[5].IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14
clock => cntr_jqn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jqn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jqn:auto_generated.sload
data[0] => cntr_jqn:auto_generated.data[0]
data[1] => cntr_jqn:auto_generated.data[1]
data[2] => cntr_jqn:auto_generated.data[2]
data[3] => cntr_jqn:auto_generated.data[3]
data[4] => cntr_jqn:auto_generated.data[4]
data[5] => cntr_jqn:auto_generated.data[5]
data[6] => cntr_jqn:auto_generated.data[6]
data[7] => cntr_jqn:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_jqn:auto_generated.q[0]
q[1] <= cntr_jqn:auto_generated.q[1]
q[2] <= cntr_jqn:auto_generated.q[2]
q[3] <= cntr_jqn:auto_generated.q[3]
q[4] <= cntr_jqn:auto_generated.q[4]
q[5] <= cntr_jqn:auto_generated.q[5]
q[6] <= cntr_jqn:auto_generated.q[6]
q[7] <= cntr_jqn:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15
clock => cntr_gqn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gqn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_gqn:auto_generated.sload
data[0] => cntr_gqn:auto_generated.data[0]
data[1] => cntr_gqn:auto_generated.data[1]
data[2] => cntr_gqn:auto_generated.data[2]
data[3] => cntr_gqn:auto_generated.data[3]
data[4] => cntr_gqn:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_gqn:auto_generated.q[0]
q[1] <= cntr_gqn:auto_generated.q[1]
q[2] <= cntr_gqn:auto_generated.q[2]
q[3] <= cntr_gqn:auto_generated.q[3]
q[4] <= cntr_gqn:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16
clock => cntr_stn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_stn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_stn:auto_generated.sload
data[0] => cntr_stn:auto_generated.data[0]
data[1] => cntr_stn:auto_generated.data[1]
data[2] => cntr_stn:auto_generated.data[2]
data[3] => cntr_stn:auto_generated.data[3]
data[4] => cntr_stn:auto_generated.data[4]
data[5] => cntr_stn:auto_generated.data[5]
data[6] => cntr_stn:auto_generated.data[6]
data[7] => cntr_stn:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_stn:auto_generated.q[0]
q[1] <= cntr_stn:auto_generated.q[1]
q[2] <= cntr_stn:auto_generated.q[2]
q[3] <= cntr_stn:auto_generated.q[3]
q[4] <= cntr_stn:auto_generated.q[4]
q[5] <= cntr_stn:auto_generated.q[5]
q[6] <= cntr_stn:auto_generated.q[6]
q[7] <= cntr_stn:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN0
sload => _.IN1
sload => _.IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2
clock => cntr_0kn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0kn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_0kn:auto_generated.sload
data[0] => cntr_0kn:auto_generated.data[0]
data[1] => cntr_0kn:auto_generated.data[1]
data[2] => cntr_0kn:auto_generated.data[2]
data[3] => cntr_0kn:auto_generated.data[3]
data[4] => cntr_0kn:auto_generated.data[4]
data[5] => cntr_0kn:auto_generated.data[5]
data[6] => cntr_0kn:auto_generated.data[6]
data[7] => cntr_0kn:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_0kn:auto_generated.q[0]
q[1] <= cntr_0kn:auto_generated.q[1]
q[2] <= cntr_0kn:auto_generated.q[2]
q[3] <= cntr_0kn:auto_generated.q[3]
q[4] <= cntr_0kn:auto_generated.q[4]
q[5] <= cntr_0kn:auto_generated.q[5]
q[6] <= cntr_0kn:auto_generated.q[6]
q[7] <= cntr_0kn:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3
clock => cntr_gqn:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gqn:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_gqn:auto_generated.sload
data[0] => cntr_gqn:auto_generated.data[0]
data[1] => cntr_gqn:auto_generated.data[1]
data[2] => cntr_gqn:auto_generated.data[2]
data[3] => cntr_gqn:auto_generated.data[3]
data[4] => cntr_gqn:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_gqn:auto_generated.q[0]
q[1] <= cntr_gqn:auto_generated.q[1]
q[2] <= cntr_gqn:auto_generated.q[2]
q[3] <= cntr_gqn:auto_generated.q[3]
q[4] <= cntr_gqn:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[4].IN1


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11
data[0] => decode_c2g:auto_generated.data[0]
data[1] => decode_c2g:auto_generated.data[1]
data[2] => decode_c2g:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c2g:auto_generated.eq[0]
eq[1] <= decode_c2g:auto_generated.eq[1]
eq[2] <= decode_c2g:auto_generated.eq[2]
eq[3] <= decode_c2g:auto_generated.eq[3]
eq[4] <= decode_c2g:auto_generated.eq[4]


|memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11|decode_c2g:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|reconfig_70:reconfig_70
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_70:reconfig_70|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_p1r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p1r3:auto_generated.address_a[0]
address_a[1] => altsyncram_p1r3:auto_generated.address_a[1]
address_a[2] => altsyncram_p1r3:auto_generated.address_a[2]
address_a[3] => altsyncram_p1r3:auto_generated.address_a[3]
address_a[4] => altsyncram_p1r3:auto_generated.address_a[4]
address_a[5] => altsyncram_p1r3:auto_generated.address_a[5]
address_a[6] => altsyncram_p1r3:auto_generated.address_a[6]
address_a[7] => altsyncram_p1r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p1r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p1r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_80:reconfig_80
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_80:reconfig_80|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_q1r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q1r3:auto_generated.address_a[0]
address_a[1] => altsyncram_q1r3:auto_generated.address_a[1]
address_a[2] => altsyncram_q1r3:auto_generated.address_a[2]
address_a[3] => altsyncram_q1r3:auto_generated.address_a[3]
address_a[4] => altsyncram_q1r3:auto_generated.address_a[4]
address_a[5] => altsyncram_q1r3:auto_generated.address_a[5]
address_a[6] => altsyncram_q1r3:auto_generated.address_a[6]
address_a[7] => altsyncram_q1r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q1r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q1r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_90:reconfig_90
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_90:reconfig_90|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_r1r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r1r3:auto_generated.address_a[0]
address_a[1] => altsyncram_r1r3:auto_generated.address_a[1]
address_a[2] => altsyncram_r1r3:auto_generated.address_a[2]
address_a[3] => altsyncram_r1r3:auto_generated.address_a[3]
address_a[4] => altsyncram_r1r3:auto_generated.address_a[4]
address_a[5] => altsyncram_r1r3:auto_generated.address_a[5]
address_a[6] => altsyncram_r1r3:auto_generated.address_a[6]
address_a[7] => altsyncram_r1r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r1r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r1r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_100:reconfig_100
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_100:reconfig_100|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_33r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_33r3:auto_generated.address_a[0]
address_a[1] => altsyncram_33r3:auto_generated.address_a[1]
address_a[2] => altsyncram_33r3:auto_generated.address_a[2]
address_a[3] => altsyncram_33r3:auto_generated.address_a[3]
address_a[4] => altsyncram_33r3:auto_generated.address_a[4]
address_a[5] => altsyncram_33r3:auto_generated.address_a[5]
address_a[6] => altsyncram_33r3:auto_generated.address_a[6]
address_a[7] => altsyncram_33r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_33r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_33r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_110:reconfig_110
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_110:reconfig_110|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_43r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_43r3:auto_generated.address_a[0]
address_a[1] => altsyncram_43r3:auto_generated.address_a[1]
address_a[2] => altsyncram_43r3:auto_generated.address_a[2]
address_a[3] => altsyncram_43r3:auto_generated.address_a[3]
address_a[4] => altsyncram_43r3:auto_generated.address_a[4]
address_a[5] => altsyncram_43r3:auto_generated.address_a[5]
address_a[6] => altsyncram_43r3:auto_generated.address_a[6]
address_a[7] => altsyncram_43r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_43r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_43r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_120:reconfig_120
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_120:reconfig_120|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_53r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_53r3:auto_generated.address_a[0]
address_a[1] => altsyncram_53r3:auto_generated.address_a[1]
address_a[2] => altsyncram_53r3:auto_generated.address_a[2]
address_a[3] => altsyncram_53r3:auto_generated.address_a[3]
address_a[4] => altsyncram_53r3:auto_generated.address_a[4]
address_a[5] => altsyncram_53r3:auto_generated.address_a[5]
address_a[6] => altsyncram_53r3:auto_generated.address_a[6]
address_a[7] => altsyncram_53r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_53r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_53r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_130:reconfig_130
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_130:reconfig_130|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_63r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_63r3:auto_generated.address_a[0]
address_a[1] => altsyncram_63r3:auto_generated.address_a[1]
address_a[2] => altsyncram_63r3:auto_generated.address_a[2]
address_a[3] => altsyncram_63r3:auto_generated.address_a[3]
address_a[4] => altsyncram_63r3:auto_generated.address_a[4]
address_a[5] => altsyncram_63r3:auto_generated.address_a[5]
address_a[6] => altsyncram_63r3:auto_generated.address_a[6]
address_a[7] => altsyncram_63r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_63r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_63r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_140:reconfig_140
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_140:reconfig_140|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_73r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_73r3:auto_generated.address_a[0]
address_a[1] => altsyncram_73r3:auto_generated.address_a[1]
address_a[2] => altsyncram_73r3:auto_generated.address_a[2]
address_a[3] => altsyncram_73r3:auto_generated.address_a[3]
address_a[4] => altsyncram_73r3:auto_generated.address_a[4]
address_a[5] => altsyncram_73r3:auto_generated.address_a[5]
address_a[6] => altsyncram_73r3:auto_generated.address_a[6]
address_a[7] => altsyncram_73r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_73r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_73r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_150:reconfig_150
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_150:reconfig_150|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_83r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_83r3:auto_generated.address_a[0]
address_a[1] => altsyncram_83r3:auto_generated.address_a[1]
address_a[2] => altsyncram_83r3:auto_generated.address_a[2]
address_a[3] => altsyncram_83r3:auto_generated.address_a[3]
address_a[4] => altsyncram_83r3:auto_generated.address_a[4]
address_a[5] => altsyncram_83r3:auto_generated.address_a[5]
address_a[6] => altsyncram_83r3:auto_generated.address_a[6]
address_a[7] => altsyncram_83r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_83r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_83r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_160:reconfig_160
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_160:reconfig_160|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_93r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_93r3:auto_generated.address_a[0]
address_a[1] => altsyncram_93r3:auto_generated.address_a[1]
address_a[2] => altsyncram_93r3:auto_generated.address_a[2]
address_a[3] => altsyncram_93r3:auto_generated.address_a[3]
address_a[4] => altsyncram_93r3:auto_generated.address_a[4]
address_a[5] => altsyncram_93r3:auto_generated.address_a[5]
address_a[6] => altsyncram_93r3:auto_generated.address_a[6]
address_a[7] => altsyncram_93r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_93r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_93r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|reconfig_167:reconfig_167
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]


|memtest_deca|reconfig_167:reconfig_167|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_g3r3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g3r3:auto_generated.address_a[0]
address_a[1] => altsyncram_g3r3:auto_generated.address_a[1]
address_a[2] => altsyncram_g3r3:auto_generated.address_a[2]
address_a[3] => altsyncram_g3r3:auto_generated.address_a[3]
address_a[4] => altsyncram_g3r3:auto_generated.address_a[4]
address_a[5] => altsyncram_g3r3:auto_generated.address_a[5]
address_a[6] => altsyncram_g3r3:auto_generated.address_a[6]
address_a[7] => altsyncram_g3r3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g3r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g3r3:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|memtest_deca|reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => rden_a_store.DATAIN


|memtest_deca|tester:my_memtst
clk => clk.IN1
rst_n => reset_req.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => rst_cnt.OUTPUTSELECT
rst_n => always1.IN1
sz[0] => sdram:my_dram.sz[0]
sz[1] => sdram:my_dram.sz[1]
passcount[0] <= passcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[1] <= passcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[2] <= passcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[3] <= passcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[4] <= passcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[5] <= passcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[6] <= passcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[7] <= passcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[8] <= passcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[9] <= passcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[10] <= passcount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[11] <= passcount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[12] <= passcount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[13] <= passcount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[14] <= passcount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[15] <= passcount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[16] <= passcount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[17] <= passcount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[18] <= passcount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[19] <= passcount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[20] <= passcount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[21] <= passcount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[22] <= passcount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[23] <= passcount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[24] <= passcount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[25] <= passcount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[26] <= passcount[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[27] <= passcount[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[28] <= passcount[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[29] <= passcount[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[30] <= passcount[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
passcount[31] <= passcount[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[0] <= failcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[1] <= failcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[2] <= failcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[3] <= failcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[4] <= failcount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[5] <= failcount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[6] <= failcount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[7] <= failcount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[8] <= failcount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[9] <= failcount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[10] <= failcount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[11] <= failcount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[12] <= failcount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[13] <= failcount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[14] <= failcount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[15] <= failcount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[16] <= failcount[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[17] <= failcount[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[18] <= failcount[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[19] <= failcount[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[20] <= failcount[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[21] <= failcount[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[22] <= failcount[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[23] <= failcount[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[24] <= failcount[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[25] <= failcount[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[26] <= failcount[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[27] <= failcount[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[28] <= failcount[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[29] <= failcount[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[30] <= failcount[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
failcount[31] <= failcount[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= sdram:my_dram.DRAM_CLK
DRAM_DQ[0] <> sdram:my_dram.DRAM_DQ[0]
DRAM_DQ[1] <> sdram:my_dram.DRAM_DQ[1]
DRAM_DQ[2] <> sdram:my_dram.DRAM_DQ[2]
DRAM_DQ[3] <> sdram:my_dram.DRAM_DQ[3]
DRAM_DQ[4] <> sdram:my_dram.DRAM_DQ[4]
DRAM_DQ[5] <> sdram:my_dram.DRAM_DQ[5]
DRAM_DQ[6] <> sdram:my_dram.DRAM_DQ[6]
DRAM_DQ[7] <> sdram:my_dram.DRAM_DQ[7]
DRAM_DQ[8] <> sdram:my_dram.DRAM_DQ[8]
DRAM_DQ[9] <> sdram:my_dram.DRAM_DQ[9]
DRAM_DQ[10] <> sdram:my_dram.DRAM_DQ[10]
DRAM_DQ[11] <> sdram:my_dram.DRAM_DQ[11]
DRAM_DQ[12] <> sdram:my_dram.DRAM_DQ[12]
DRAM_DQ[13] <> sdram:my_dram.DRAM_DQ[13]
DRAM_DQ[14] <> sdram:my_dram.DRAM_DQ[14]
DRAM_DQ[15] <> sdram:my_dram.DRAM_DQ[15]
DRAM_ADDR[0] <= sdram:my_dram.DRAM_ADDR[0]
DRAM_ADDR[1] <= sdram:my_dram.DRAM_ADDR[1]
DRAM_ADDR[2] <= sdram:my_dram.DRAM_ADDR[2]
DRAM_ADDR[3] <= sdram:my_dram.DRAM_ADDR[3]
DRAM_ADDR[4] <= sdram:my_dram.DRAM_ADDR[4]
DRAM_ADDR[5] <= sdram:my_dram.DRAM_ADDR[5]
DRAM_ADDR[6] <= sdram:my_dram.DRAM_ADDR[6]
DRAM_ADDR[7] <= sdram:my_dram.DRAM_ADDR[7]
DRAM_ADDR[8] <= sdram:my_dram.DRAM_ADDR[8]
DRAM_ADDR[9] <= sdram:my_dram.DRAM_ADDR[9]
DRAM_ADDR[10] <= sdram:my_dram.DRAM_ADDR[10]
DRAM_ADDR[11] <= sdram:my_dram.DRAM_ADDR[11]
DRAM_ADDR[12] <= sdram:my_dram.DRAM_ADDR[12]
DRAM_LDQM <= sdram:my_dram.DRAM_LDQM
DRAM_UDQM <= sdram:my_dram.DRAM_UDQM
DRAM_WE_N <= sdram:my_dram.DRAM_WE_N
DRAM_CAS_N <= sdram:my_dram.DRAM_CAS_N
DRAM_RAS_N <= sdram:my_dram.DRAM_RAS_N
DRAM_CS_N <= sdram:my_dram.DRAM_CS_N
DRAM_BA_0 <= sdram:my_dram.DRAM_BA_0
DRAM_BA_1 <= sdram:my_dram.DRAM_BA_1


|memtest_deca|tester:my_memtst|rnd_vec_gen:my_rnd
clk => saved[0].CLK
clk => saved[1].CLK
clk => saved[2].CLK
clk => saved[3].CLK
clk => saved[4].CLK
clk => saved[5].CLK
clk => saved[6].CLK
clk => saved[7].CLK
clk => saved[8].CLK
clk => saved[9].CLK
clk => saved[10].CLK
clk => saved[11].CLK
clk => saved[12].CLK
clk => saved[13].CLK
clk => saved[14].CLK
clk => saved[15].CLK
clk => saved[16].CLK
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
clk => lfsr[16].CLK
save => saved[0].ENA
save => saved[1].ENA
save => saved[2].ENA
save => saved[3].ENA
save => saved[4].ENA
save => saved[5].ENA
save => saved[6].ENA
save => saved[7].ENA
save => saved[8].ENA
save => saved[9].ENA
save => saved[10].ENA
save => saved[11].ENA
save => saved[12].ENA
save => saved[13].ENA
save => saved[14].ENA
save => saved[15].ENA
save => saved[16].ENA
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
restore => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
next => lfsr.OUTPUTSELECT
out[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= lfsr[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= lfsr[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= lfsr[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= lfsr[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= lfsr[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= lfsr[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= lfsr[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= lfsr[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= lfsr[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= lfsr[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= lfsr[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= lfsr[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= lfsr[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= lfsr[15].DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|tester:my_memtst|sdram:my_dram
clk => clk.IN1
rst_n => initstate.OUTPUTSELECT
rst_n => initstate.OUTPUTSELECT
rst_n => initstate.OUTPUTSELECT
rst_n => initstate.OUTPUTSELECT
rst_n => initstate.OUTPUTSELECT
rst_n => init_done.OUTPUTSELECT
start => done2.OUTPUTSELECT
start => rnw_reg.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnw => rnw_reg.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdat[0] => DRAM_DQ[0]~reg0.DATAIN
wdat[1] => DRAM_DQ[1]~reg0.DATAIN
wdat[2] => DRAM_DQ[2]~reg0.DATAIN
wdat[3] => DRAM_DQ[3]~reg0.DATAIN
wdat[4] => DRAM_DQ[4]~reg0.DATAIN
wdat[5] => DRAM_DQ[5]~reg0.DATAIN
wdat[6] => DRAM_DQ[6]~reg0.DATAIN
wdat[7] => DRAM_DQ[7]~reg0.DATAIN
wdat[8] => DRAM_DQ[8]~reg0.DATAIN
wdat[9] => DRAM_DQ[9]~reg0.DATAIN
wdat[10] => DRAM_DQ[10]~reg0.DATAIN
wdat[11] => DRAM_DQ[11]~reg0.DATAIN
wdat[12] => DRAM_DQ[12]~reg0.DATAIN
wdat[13] => DRAM_DQ[13]~reg0.DATAIN
wdat[14] => DRAM_DQ[14]~reg0.DATAIN
wdat[15] => DRAM_DQ[15]~reg0.DATAIN
rdat[0] <= rdat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[1] <= rdat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[2] <= rdat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[3] <= rdat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[4] <= rdat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[5] <= rdat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[6] <= rdat[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[7] <= rdat[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[8] <= rdat[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[9] <= rdat[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[10] <= rdat[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[11] <= rdat[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[12] <= rdat[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[13] <= rdat[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[14] <= rdat[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdat[15] <= rdat[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sz[0] => LessThan1.IN4
sz[0] => Equal3.IN1
sz[0] => Equal4.IN31
sz[1] => LessThan1.IN3
sz[1] => Equal3.IN0
sz[1] => Equal4.IN0
DRAM_CLK <= altddio_out:sdramclk_ddr.dataout
DRAM_LDQM <= sdaddr[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM <= sdaddr[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= cmd[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= cmd[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= cmd[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= cs.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA_0 <= ba[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA_1 <= ba[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= sdaddr[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= sdaddr[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= sdaddr[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= sdaddr[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= sdaddr[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= sdaddr[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= sdaddr[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= sdaddr[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= sdaddr[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= sdaddr[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= sdaddr[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= sdaddr[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= sdaddr[12].DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr
datain_h[0] => ddio_out_fki:auto_generated.datain_h[0]
datain_l[0] => ddio_out_fki:auto_generated.datain_l[0]
outclock => ddio_out_fki:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_fki:auto_generated.dataout[0]
oe_out[0] <= <GND>


|memtest_deca|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_fki:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|memtest_deca|vid_pll:vid_pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|memtest_deca|vid_pll:vid_pll|altpll:altpll_component
inclk[0] => vid_pll_altpll:auto_generated.inclk[0]
inclk[1] => vid_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|memtest_deca|vid_pll:vid_pll|altpll:altpll_component|vid_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|memtest_deca|vgaout:showrez
clk => b[0]~reg0.CLK
clk => b[1]~reg0.CLK
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => g[0]~reg0.CLK
clk => g[1]~reg0.CLK
clk => yr[0].CLK
clk => yr[1].CLK
clk => yr[2].CLK
clk => yr[3].CLK
clk => vs~reg0.CLK
clk => vscr.CLK
clk => vcount[0].CLK
clk => vcount[1].CLK
clk => vcount[2].CLK
clk => vcount[3].CLK
clk => vcount[4].CLK
clk => vcount[5].CLK
clk => vcount[6].CLK
clk => vcount[7].CLK
clk => vcount[8].CLK
clk => vcount[9].CLK
clk => vcount[10].CLK
clk => vcount[11].CLK
clk => r4[0].CLK
clk => r4[1].CLK
clk => r4[2].CLK
clk => r4[3].CLK
clk => r4[4].CLK
clk => r4[5].CLK
clk => r4[6].CLK
clk => r4[7].CLK
clk => r3[0].CLK
clk => r3[1].CLK
clk => r3[2].CLK
clk => r3[3].CLK
clk => r3[4].CLK
clk => r3[5].CLK
clk => r3[6].CLK
clk => r3[7].CLK
clk => r3[8].CLK
clk => r3[9].CLK
clk => r3[10].CLK
clk => r3[11].CLK
clk => r3[12].CLK
clk => r3[13].CLK
clk => r3[14].CLK
clk => r3[15].CLK
clk => r3[16].CLK
clk => r3[17].CLK
clk => r3[18].CLK
clk => r3[19].CLK
clk => r3[20].CLK
clk => r3[21].CLK
clk => r3[22].CLK
clk => r3[23].CLK
clk => r3[24].CLK
clk => r3[25].CLK
clk => r3[26].CLK
clk => r3[27].CLK
clk => r3[28].CLK
clk => r3[29].CLK
clk => r3[30].CLK
clk => r3[31].CLK
clk => r2[0].CLK
clk => r2[1].CLK
clk => r2[2].CLK
clk => r2[3].CLK
clk => r2[4].CLK
clk => r2[5].CLK
clk => r2[6].CLK
clk => r2[7].CLK
clk => r2[8].CLK
clk => r2[9].CLK
clk => r2[10].CLK
clk => r2[11].CLK
clk => r2[12].CLK
clk => r2[13].CLK
clk => r2[14].CLK
clk => r2[15].CLK
clk => r2[16].CLK
clk => r2[17].CLK
clk => r2[18].CLK
clk => r2[19].CLK
clk => r2[20].CLK
clk => r2[21].CLK
clk => r2[22].CLK
clk => r2[23].CLK
clk => r2[24].CLK
clk => r2[25].CLK
clk => r2[26].CLK
clk => r2[27].CLK
clk => r2[28].CLK
clk => r2[29].CLK
clk => r2[30].CLK
clk => r2[31].CLK
clk => r1[0].CLK
clk => r1[1].CLK
clk => r1[2].CLK
clk => r1[3].CLK
clk => r1[4].CLK
clk => r1[5].CLK
clk => r1[6].CLK
clk => r1[7].CLK
clk => r1[8].CLK
clk => r1[9].CLK
clk => r1[10].CLK
clk => r1[11].CLK
clk => r1[12].CLK
clk => r1[13].CLK
clk => r1[14].CLK
clk => r1[15].CLK
clk => r1[16].CLK
clk => r1[17].CLK
clk => r1[18].CLK
clk => r1[19].CLK
clk => r1[20].CLK
clk => r1[21].CLK
clk => r1[22].CLK
clk => r1[23].CLK
clk => r1[24].CLK
clk => r1[25].CLK
clk => r1[26].CLK
clk => r1[27].CLK
clk => r1[28].CLK
clk => r1[29].CLK
clk => r1[30].CLK
clk => r1[31].CLK
clk => xr[0].CLK
clk => xr[1].CLK
clk => xr[2].CLK
clk => xr[3].CLK
clk => xr[4].CLK
clk => xr[5].CLK
clk => hs~reg0.CLK
clk => nextline.CLK
clk => de~reg0.CLK
clk => hscr.CLK
clk => hcount[0].CLK
clk => hcount[1].CLK
clk => hcount[2].CLK
clk => hcount[3].CLK
clk => hcount[4].CLK
clk => hcount[5].CLK
clk => hcount[6].CLK
clk => hcount[7].CLK
clk => hcount[8].CLK
clk => hcount[9].CLK
clk => hcount[10].CLK
clk => hcount[11].CLK
rez1[0] => r1[0].DATAIN
rez1[1] => r1[1].DATAIN
rez1[2] => r1[2].DATAIN
rez1[3] => r1[3].DATAIN
rez1[4] => r1.DATAB
rez1[5] => r1.DATAB
rez1[6] => r1.DATAB
rez1[7] => r1.DATAB
rez1[8] => r1.DATAB
rez1[9] => r1.DATAB
rez1[10] => r1.DATAB
rez1[11] => r1.DATAB
rez1[12] => r1.DATAB
rez1[13] => r1.DATAB
rez1[14] => r1.DATAB
rez1[15] => r1.DATAB
rez1[16] => r1.DATAB
rez1[17] => r1.DATAB
rez1[18] => r1.DATAB
rez1[19] => r1.DATAB
rez1[20] => r1.DATAB
rez1[21] => r1.DATAB
rez1[22] => r1.DATAB
rez1[23] => r1.DATAB
rez1[24] => r1.DATAB
rez1[25] => r1.DATAB
rez1[26] => r1.DATAB
rez1[27] => r1.DATAB
rez1[28] => r1.DATAB
rez1[29] => r1.DATAB
rez1[30] => r1.DATAB
rez1[31] => r1.DATAB
rez2[0] => r2[0].DATAIN
rez2[1] => r2[1].DATAIN
rez2[2] => r2[2].DATAIN
rez2[3] => r2[3].DATAIN
rez2[4] => r2.DATAB
rez2[5] => r2.DATAB
rez2[6] => r2.DATAB
rez2[7] => r2.DATAB
rez2[8] => r2.DATAB
rez2[9] => r2.DATAB
rez2[10] => r2.DATAB
rez2[11] => r2.DATAB
rez2[12] => r2.DATAB
rez2[13] => r2.DATAB
rez2[14] => r2.DATAB
rez2[15] => r2.DATAB
rez2[16] => r2.DATAB
rez2[17] => r2.DATAB
rez2[18] => r2.DATAB
rez2[19] => r2.DATAB
rez2[20] => r2.DATAB
rez2[21] => r2.DATAB
rez2[22] => r2.DATAB
rez2[23] => r2.DATAB
rez2[24] => r2.DATAB
rez2[25] => r2.DATAB
rez2[26] => r2.DATAB
rez2[27] => r2.DATAB
rez2[28] => r2.DATAB
rez2[29] => r2.DATAB
rez2[30] => r2.DATAB
rez2[31] => r2.DATAB
bg[0] => concat.DATAB
bg[1] => concat.DATAB
bg[2] => concat.DATAB
bg[3] => concat.DATAB
bg[4] => concat.DATAB
bg[5] => concat.DATAB
freq[0] => r3[0].DATAIN
freq[1] => r3[1].DATAIN
freq[2] => r3[2].DATAIN
freq[3] => r3[3].DATAIN
freq[4] => r3.DATAB
freq[5] => r3.DATAB
freq[6] => r3.DATAB
freq[7] => r3.DATAB
freq[8] => r3.DATAB
freq[9] => r3.DATAB
freq[10] => r3.DATAB
freq[11] => r3.DATAB
freq[12] => r3.DATAB
freq[13] => r3.DATAB
freq[14] => r3.DATAB
freq[15] => r3.DATAB
elapsed[0] => r3.DATAB
elapsed[1] => r3.DATAB
elapsed[2] => r3.DATAB
elapsed[3] => r3.DATAB
elapsed[4] => r3.DATAB
elapsed[5] => r3.DATAB
elapsed[6] => r3.DATAB
elapsed[7] => r3.DATAB
elapsed[8] => r3.DATAB
elapsed[9] => r3.DATAB
elapsed[10] => r3.DATAB
elapsed[11] => r3.DATAB
elapsed[12] => r3.DATAB
elapsed[13] => r3.DATAB
elapsed[14] => r3.DATAB
elapsed[15] => r3.DATAB
mark[0] => r4[0].DATAIN
mark[1] => r4.DATAB
mark[2] => r4.DATAB
mark[3] => r4.DATAB
mark[4] => r4.DATAB
mark[5] => r4.DATAB
mark[6] => r4.DATAB
mark[7] => r4.DATAB
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
de <= de~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|vgaout:showrez|hexnum:digs
value[0] => Decoder0.IN3
value[1] => Decoder0.IN2
value[2] => Decoder0.IN1
value[3] => Decoder0.IN0
x[0] => Mux0.IN4
x[0] => Mux1.IN4
x[0] => Equal0.IN5
x[0] => Equal1.IN5
x[0] => Mux2.IN4
x[1] => Mux0.IN3
x[1] => Mux1.IN3
x[1] => Equal0.IN4
x[1] => Equal1.IN4
x[1] => Mux2.IN3
y[0] => Mux3.IN10
y[1] => Mux3.IN9
y[2] => Mux3.IN8
hide => ss[6].OUTPUTSELECT
hide => ss[5].OUTPUTSELECT
hide => ss[4].OUTPUTSELECT
hide => ss[3].OUTPUTSELECT
hide => ss[2].OUTPUTSELECT
hide => ss[1].OUTPUTSELECT
hide => ss[0].OUTPUTSELECT
image <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|debounce:debounce1
clk_i => result_o~reg0.CLK
clk_i => counter_out[0].CLK
clk_i => counter_out[1].CLK
clk_i => counter_out[2].CLK
clk_i => counter_out[3].CLK
clk_i => counter_out[4].CLK
clk_i => counter_out[5].CLK
clk_i => counter_out[6].CLK
clk_i => counter_out[7].CLK
clk_i => counter_out[8].CLK
clk_i => counter_out[9].CLK
clk_i => counter_out[10].CLK
clk_i => flipflops[0].CLK
clk_i => flipflops[1].CLK
button_i => flipflops[0].DATAIN
result_o <= result_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|debounce:debounce2
clk_i => result_o~reg0.CLK
clk_i => counter_out[0].CLK
clk_i => counter_out[1].CLK
clk_i => counter_out[2].CLK
clk_i => counter_out[3].CLK
clk_i => counter_out[4].CLK
clk_i => counter_out[5].CLK
clk_i => counter_out[6].CLK
clk_i => counter_out[7].CLK
clk_i => counter_out[8].CLK
clk_i => counter_out[9].CLK
clk_i => counter_out[10].CLK
clk_i => flipflops[0].CLK
clk_i => flipflops[1].CLK
button_i => flipflops[0].DATAIN
result_o <= result_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|debounce:debounce3
clk_i => result_o~reg0.CLK
clk_i => counter_out[0].CLK
clk_i => counter_out[1].CLK
clk_i => counter_out[2].CLK
clk_i => counter_out[3].CLK
clk_i => counter_out[4].CLK
clk_i => counter_out[5].CLK
clk_i => counter_out[6].CLK
clk_i => counter_out[7].CLK
clk_i => counter_out[8].CLK
clk_i => counter_out[9].CLK
clk_i => counter_out[10].CLK
clk_i => flipflops[0].CLK
clk_i => flipflops[1].CLK
button_i => flipflops[0].DATAIN
result_o <= result_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|debounce:debounce4
clk_i => result_o~reg0.CLK
clk_i => counter_out[0].CLK
clk_i => counter_out[1].CLK
clk_i => counter_out[2].CLK
clk_i => counter_out[3].CLK
clk_i => counter_out[4].CLK
clk_i => counter_out[5].CLK
clk_i => counter_out[6].CLK
clk_i => counter_out[7].CLK
clk_i => counter_out[8].CLK
clk_i => counter_out[9].CLK
clk_i => counter_out[10].CLK
clk_i => flipflops[0].CLK
clk_i => flipflops[1].CLK
button_i => flipflops[0].DATAIN
result_o <= result_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|io_ps2_keyboard:keyboard
clk => scanCode[0]~reg0.CLK
clk => scanCode[1]~reg0.CLK
clk => scanCode[2]~reg0.CLK
clk => scanCode[3]~reg0.CLK
clk => scanCode[4]~reg0.CLK
clk => scanCode[5]~reg0.CLK
clk => scanCode[6]~reg0.CLK
clk => scanCode[7]~reg0.CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => clk_waitNextBit.CLK
clk => clk_reg.CLK
clk => clk_filter[0].CLK
clk => clk_filter[1].CLK
clk => clk_filter[2].CLK
clk => clk_filter[3].CLK
clk => bitsCount[0].CLK
clk => bitsCount[1].CLK
clk => bitsCount[2].CLK
clk => bitsCount[3].CLK
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => timeout[6].CLK
clk => timeout[7].CLK
clk => timeout[8].CLK
clk => timeout[9].CLK
clk => timeout[10].CLK
clk => timeout[11].CLK
clk => timeout[12].CLK
clk => interrupt~reg0.CLK
kbd_clk => process_0.IN1
kbd_clk => clk_reg.DATAIN
kbd_dat => shift_reg.DATAB
interrupt <= interrupt~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[0] <= scanCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[1] <= scanCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[2] <= scanCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[3] <= scanCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[4] <= scanCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[5] <= scanCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[6] <= scanCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanCode[7] <= scanCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|memtest_deca|kbd_joystick:k_joystick
Clk => osd_s[0].CLK
Clk => osd_s[1].CLK
Clk => osd_s[2].CLK
Clk => osd_s[3].CLK
Clk => osd_s[4].CLK
Clk => osd_s[5].CLK
Clk => osd_s[6].CLK
Clk => osd_s[7].CLK
Clk => reset~reg0.CLK
Clk => JoyPCFRLDU[0]~reg0.CLK
Clk => JoyPCFRLDU[1]~reg0.CLK
Clk => JoyPCFRLDU[2]~reg0.CLK
Clk => JoyPCFRLDU[3]~reg0.CLK
Clk => JoyPCFRLDU[4]~reg0.CLK
Clk => JoyPCFRLDU[5]~reg0.CLK
Clk => JoyPCFRLDU[6]~reg0.CLK
Clk => JoyPCFRLDU[7]~reg0.CLK
Clk => IsReleased.CLK
KbdInt => JoyPCFRLDU[2]~reg0.ENA
KbdInt => JoyPCFRLDU[1]~reg0.ENA
KbdInt => JoyPCFRLDU[0]~reg0.ENA
KbdInt => reset~reg0.ENA
KbdInt => osd_s[7].ENA
KbdInt => osd_s[6].ENA
KbdInt => osd_s[5].ENA
KbdInt => osd_s[4].ENA
KbdInt => osd_s[3].ENA
KbdInt => osd_s[2].ENA
KbdInt => osd_s[1].ENA
KbdInt => osd_s[0].ENA
KbdInt => JoyPCFRLDU[3]~reg0.ENA
KbdInt => JoyPCFRLDU[4]~reg0.ENA
KbdInt => JoyPCFRLDU[5]~reg0.ENA
KbdInt => JoyPCFRLDU[6]~reg0.ENA
KbdInt => JoyPCFRLDU[7]~reg0.ENA
KbdInt => IsReleased.ENA
KbdScanCode[0] => Equal0.IN3
KbdScanCode[0] => Equal1.IN7
KbdScanCode[0] => Equal2.IN3
KbdScanCode[0] => Equal3.IN7
KbdScanCode[0] => Equal4.IN3
KbdScanCode[0] => Equal5.IN7
KbdScanCode[0] => Equal6.IN4
KbdScanCode[0] => Equal7.IN5
KbdScanCode[0] => Equal8.IN6
KbdScanCode[0] => Equal9.IN2
KbdScanCode[0] => Equal10.IN3
KbdScanCode[0] => Equal11.IN7
KbdScanCode[1] => Equal0.IN2
KbdScanCode[1] => Equal1.IN2
KbdScanCode[1] => Equal2.IN7
KbdScanCode[1] => Equal3.IN6
KbdScanCode[1] => Equal4.IN2
KbdScanCode[1] => Equal5.IN4
KbdScanCode[1] => Equal6.IN3
KbdScanCode[1] => Equal7.IN7
KbdScanCode[1] => Equal8.IN5
KbdScanCode[1] => Equal9.IN7
KbdScanCode[1] => Equal10.IN7
KbdScanCode[1] => Equal11.IN6
KbdScanCode[2] => Equal0.IN1
KbdScanCode[2] => Equal1.IN6
KbdScanCode[2] => Equal2.IN2
KbdScanCode[2] => Equal3.IN2
KbdScanCode[2] => Equal4.IN7
KbdScanCode[2] => Equal5.IN3
KbdScanCode[2] => Equal6.IN7
KbdScanCode[2] => Equal7.IN6
KbdScanCode[2] => Equal8.IN7
KbdScanCode[2] => Equal9.IN6
KbdScanCode[2] => Equal10.IN2
KbdScanCode[2] => Equal11.IN5
KbdScanCode[3] => Equal0.IN0
KbdScanCode[3] => Equal1.IN1
KbdScanCode[3] => Equal2.IN1
KbdScanCode[3] => Equal3.IN5
KbdScanCode[3] => Equal4.IN1
KbdScanCode[3] => Equal5.IN6
KbdScanCode[3] => Equal6.IN6
KbdScanCode[3] => Equal7.IN4
KbdScanCode[3] => Equal8.IN4
KbdScanCode[3] => Equal9.IN1
KbdScanCode[3] => Equal10.IN6
KbdScanCode[3] => Equal11.IN4
KbdScanCode[4] => Equal0.IN7
KbdScanCode[4] => Equal1.IN5
KbdScanCode[4] => Equal2.IN6
KbdScanCode[4] => Equal3.IN1
KbdScanCode[4] => Equal4.IN6
KbdScanCode[4] => Equal5.IN2
KbdScanCode[4] => Equal6.IN5
KbdScanCode[4] => Equal7.IN3
KbdScanCode[4] => Equal8.IN3
KbdScanCode[4] => Equal9.IN5
KbdScanCode[4] => Equal10.IN5
KbdScanCode[4] => Equal11.IN3
KbdScanCode[5] => Equal0.IN6
KbdScanCode[5] => Equal1.IN4
KbdScanCode[5] => Equal2.IN5
KbdScanCode[5] => Equal3.IN4
KbdScanCode[5] => Equal4.IN5
KbdScanCode[5] => Equal5.IN5
KbdScanCode[5] => Equal6.IN2
KbdScanCode[5] => Equal7.IN2
KbdScanCode[5] => Equal8.IN2
KbdScanCode[5] => Equal9.IN4
KbdScanCode[5] => Equal10.IN1
KbdScanCode[5] => Equal11.IN2
KbdScanCode[6] => Equal0.IN5
KbdScanCode[6] => Equal1.IN3
KbdScanCode[6] => Equal2.IN4
KbdScanCode[6] => Equal3.IN3
KbdScanCode[6] => Equal4.IN4
KbdScanCode[6] => Equal5.IN1
KbdScanCode[6] => Equal6.IN1
KbdScanCode[6] => Equal7.IN1
KbdScanCode[6] => Equal8.IN1
KbdScanCode[6] => Equal9.IN3
KbdScanCode[6] => Equal10.IN4
KbdScanCode[6] => Equal11.IN1
KbdScanCode[7] => Equal0.IN4
KbdScanCode[7] => Equal1.IN0
KbdScanCode[7] => Equal2.IN0
KbdScanCode[7] => Equal3.IN0
KbdScanCode[7] => Equal4.IN0
KbdScanCode[7] => Equal5.IN0
KbdScanCode[7] => Equal6.IN0
KbdScanCode[7] => Equal7.IN0
KbdScanCode[7] => Equal8.IN0
KbdScanCode[7] => Equal9.IN0
KbdScanCode[7] => Equal10.IN0
KbdScanCode[7] => Equal11.IN0
JoyPCFRLDU[0] <= JoyPCFRLDU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[1] <= JoyPCFRLDU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[2] <= JoyPCFRLDU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[3] <= JoyPCFRLDU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[4] <= JoyPCFRLDU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[5] <= JoyPCFRLDU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[6] <= JoyPCFRLDU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JoyPCFRLDU[7] <= JoyPCFRLDU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_o[0] <= osd_s[0].DB_MAX_OUTPUT_PORT_TYPE
osd_o[1] <= osd_s[1].DB_MAX_OUTPUT_PORT_TYPE
osd_o[2] <= osd_s[2].DB_MAX_OUTPUT_PORT_TYPE
osd_o[3] <= osd_s[3].DB_MAX_OUTPUT_PORT_TYPE
osd_o[4] <= osd_s[4].DB_MAX_OUTPUT_PORT_TYPE
osd_o[5] <= osd_s[5].DB_MAX_OUTPUT_PORT_TYPE
osd_o[6] <= osd_s[6].DB_MAX_OUTPUT_PORT_TYPE
osd_o[7] <= osd_s[7].DB_MAX_OUTPUT_PORT_TYPE
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


