---
layout: post
title: SPI Slave - SystemVerilog
description: Simple SPI slave implementation in SystemVerilog that supports single-byte (8-bit) SPI communication. It is designed to work with SPI Mode 0 (CPOL = 0, CPHA = 0), and can be simulated using ModelSim and synthesized in Quartus.
skills: 
- Digital design
- SystemVerilog
- Intel Quartus
- Modelsim
- Serial Peripheral Interface (SPI)
- Communication protocol
main-image: /FSM.png
---

## Project GitHub

[GitHub](https://github.com/mmzarif/spi_project)
