<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005926A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005926</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17839344</doc-number><date>20220613</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10 2021 0088103</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10814</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10823</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10897</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10885</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">INTEGRATED CIRCUIT DEVICES AND METHODS OF MANUFACTURING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Yang</last-name><first-name>Dongkwan</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Choi</last-name><first-name>Jaybok</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Ahn</last-name><first-name>Yongseok</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">An integrated circuit device includes: a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate; a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and including a first insulating material; a conductive plug between two adjacent bit lines among the plurality of bit lines on the substrate; a top capping layer arranged on the plurality of insulation capping structures and including a second insulating material different from the first insulating material; and a landing pad arranged on the conductive plug and arranged on a sidewall of a corresponding insulation capping structure among the plurality of insulation capping structures and the top capping layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="158.67mm" wi="158.75mm" file="US20230005926A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="177.12mm" wi="153.16mm" file="US20230005926A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="186.77mm" wi="92.54mm" file="US20230005926A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="188.04mm" wi="106.60mm" file="US20230005926A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="188.04mm" wi="104.65mm" file="US20230005926A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="186.77mm" wi="157.73mm" file="US20230005926A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="186.77mm" wi="166.88mm" file="US20230005926A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="186.77mm" wi="81.45mm" file="US20230005926A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="171.96mm" wi="131.49mm" file="US20230005926A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00032" num="00032"><img id="EMI-D00032" he="212.43mm" wi="149.44mm" file="US20230005926A1-20230105-D00032.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00033" num="00033"><img id="EMI-D00033" he="243.76mm" wi="165.18mm" orientation="landscape" file="US20230005926A1-20230105-D00033.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00034" num="00034"><img id="EMI-D00034" he="186.86mm" wi="117.01mm" file="US20230005926A1-20230105-D00034.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00035" num="00035"><img id="EMI-D00035" he="188.13mm" wi="156.72mm" file="US20230005926A1-20230105-D00035.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00036" num="00036"><img id="EMI-D00036" he="223.77mm" wi="165.18mm" orientation="landscape" file="US20230005926A1-20230105-D00036.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is based on and claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0088103, filed on Jul. 5, 2021 in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The inventive concept relates to integrated circuit devices and methods of manufacturing the same, and more particularly, to an integrated circuit device including a bit line and a method of manufacturing the integrated circuit device.</p><p id="p-0004" num="0003">As integrated circuit devices are downscaled, the size of an individual circuit pattern necessary for implementing the integrated circuit devices is further reduced. In addition, as the integrated circuit devices became highly integrated, a line width of a bit line decreases and the difficulty in operation of forming a contact between bit lines increases.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">The inventive concept provides an integrated circuit device capable of reducing the difficulty of an operation of forming a contact between bit lines.</p><p id="p-0006" num="0005">The inventive concept provides a method of manufacturing an integrated circuit device which is capable of reducing the difficulty of the operation of forming a contact between bit lines.</p><p id="p-0007" num="0006">According to an aspect of the inventive concept, there is provided an integrated circuit device including: a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate; a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and including a first insulating material; a conductive plug between two adjacent bit lines among the plurality of bit lines on the substrate; a top capping layer arranged on the plurality of insulation capping structures and including a second insulating material different from the first insulating material; and a landing pad arranged on the conductive plug and arranged on a sidewall of a corresponding insulation capping structure among the plurality of insulation capping structures and the top capping layer.</p><p id="p-0008" num="0007">According to another aspect of the inventive concept, there is provided an integrated circuit device including: a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate; a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and including a first insulating material; a plurality of insulating fences arranged between two adjacent insulation capping structures among the plurality of insulation capping structures and spaced apart from one another in the first direction; a top capping layer arranged on the plurality of insulation capping structures and the plurality of insulating fences and including a second insulating material different from the first insulating material; a conductive plug between two adjacent bit lines among the plurality of bit lines and between two adjacent insulating fences among the plurality of insulating fences; and a landing pad arranged on the conductive plug and covering at least a portion of an upper surface of the top capping layer.</p><p id="p-0009" num="0008">According to another aspect of the inventive concept, there is provided an integrated circuit device including: a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate; a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and including a first insulating material; a plurality of insulating fences arranged between two adjacent insulation capping structures among the plurality of insulation capping structures and spaced apart from one another in the first direction; a top capping layer arranged on the plurality of insulation capping structures and the plurality of insulating fences and including a second insulating material different from the first insulating material; a conductive plug between two adjacent bit lines among the plurality of bit lines and between two adjacent insulating fences among the plurality of insulating fences; a landing pad arranged on the conductive plug and covering at least a portion of an upper surface of the top capping layer; and an insulating pattern surrounding a sidewall of the landing pad, wherein the second insulating material includes a material having an etch selectivity with respect to the first insulating material.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009">Embodiments of the inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a layout diagram illustrating an integrated circuit device according to exemplary embodiments;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> illustrates cross-sectional views taken along lines A<b>1</b>-A<b>1</b>&#x2032; and A<b>2</b>-A<b>2</b>&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a cross-sectional view taken along line B-B&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged view of a region CX<b>1</b> of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is an enlarged view of a region CX<b>2</b> of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>19</b>B</figref> are cross-sectional views sequentially showing the operations of a method of manufacturing an integrated circuit device according to exemplary embodiments; in particular, <figref idref="DRAWINGS">FIGS. <b>5</b>A, <b>6</b>A, <b>7</b>A, <b>8</b>A, <b>9</b>A, <b>10</b> to <b>13</b>, <b>14</b>A, <b>15</b>A, <b>16</b>, <b>17</b>A, <b>18</b>A, and <b>19</b>A</figref> are cross-sectional views corresponding to cross-sections taken along lines A<b>1</b>-A<b>1</b>&#x2032; and A<b>2</b>-A<b>2</b>&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, and <figref idref="DRAWINGS">FIGS. <b>5</b>B, <b>6</b>B, <b>7</b>B, <b>8</b>B, <b>9</b>B, <b>14</b>B, <b>15</b>B, <b>17</b>B, <b>18</b>B, and <b>19</b>B</figref> are cross-sectional views corresponding to a cross-section taken along line B-B&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a layout diagram illustrating an integrated circuit device according to exemplary embodiments;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a perspective view of the integrated circuit device of <figref idref="DRAWINGS">FIG. <b>20</b></figref>;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>22</b></figref> illustrates cross-sectional views taken along lines X<b>1</b>-X<b>1</b>&#x2032; and Y<b>1</b>-Y<b>1</b>&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>23</b></figref> is a layout diagram illustrating an integrated circuit device according to exemplary embodiments;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>24</b></figref> is a perspective view of the integrated circuit device of <figref idref="DRAWINGS">FIG. <b>23</b></figref>; and</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>25</b></figref> is a cross-sectional view illustrating a method of manufacturing an integrated circuit device according to exemplary embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading><p id="p-0023" num="0022">Hereinafter, exemplary embodiments of the inventive concept are described in detail in conjunction with the accompanying drawings.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a layout diagram illustrating an integrated circuit device <b>100</b> according to an embodiment. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> illustrates cross-sectional views taken along lines A<b>1</b>-A<b>1</b>&#x2032; and A<b>2</b>-A<b>2</b>&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, and <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a cross-sectional view taken along line B-B&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged view of a region CX<b>1</b> of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, and <figref idref="DRAWINGS">FIG. <b>4</b></figref> is an enlarged view of a region CX<b>2</b> of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>.</p><p id="p-0025" num="0024">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref>, the integrated circuit device <b>100</b> may include a substrate <b>110</b> including a cell array area MCA and a peripheral circuit area PCA. A device isolation trench <b>112</b>T may be formed in the substrate <b>110</b>, and a device isolation layer <b>112</b> may be formed in the device isolation trench <b>112</b>T. Based on the device isolation layer <b>112</b>, a plurality of first active areas AC<b>1</b> may be defined in the substrate <b>110</b> in the cell array area MCA, and a second active area AC<b>2</b> may be defined in the substrate <b>110</b> in the peripheral circuit area PCA.</p><p id="p-0026" num="0025">Each of the plurality of first active areas AC<b>1</b> may be arranged to have a long axis diagonal to a first horizontal direction X and a second horizontal direction Y. A plurality of word lines WL may extend in parallel with one another in the first horizontal direction X across the plurality of first active areas AC<b>1</b>. A plurality of bit lines BL may extend in parallel with one another in the second horizontal direction Y on the plurality of word lines WL. The plurality of bit lines BL may be respectively connected to the plurality of first active areas AC<b>1</b> through a direct contact DC.</p><p id="p-0027" num="0026">A plurality of buried contacts BC may be formed between two adjacent bit lines BL among the plurality of bit lines BL. The plurality of buried contacts BC may be linearly arranged in the first horizontal direction X and the second horizontal direction Y. A plurality of landing pads LP may be formed on the plurality of buried contacts BC. The plurality of buried contacts BC and the plurality of landing pads LP may connect lower electrodes (not shown) of capacitors formed on the plurality of bit lines BL to the plurality of first active areas AC<b>1</b>. The plurality of landing pads LP may partially overlap the plurality of buried contacts BC, respectively.</p><p id="p-0028" num="0027">The substrate <b>110</b> may include silicon, and for example, may include single crystalline silicon, polycrystalline silicon, or amorphous silicon. In some other embodiments, the substrate <b>110</b> may include at least one material selected from among germanium (Ge), silicon germanium (SiGe), silicon carbide (SiC), gallium arsenide (GaAs), indium arsenide (InAs), and indium phosphide (InP). In some embodiments, the substrate <b>110</b> may include a conductive area, for example, an impurity-doped well or an impurity-doped structure. The device isolation layer <b>112</b> may include an oxide film, a nitride film, or a combination thereof.</p><p id="p-0029" num="0028">In the cell array area MCA, a plurality of word line trenches <b>120</b>T extending in the first horizontal direction X may be formed in the substrate <b>110</b>, and a plurality of buried gate structures <b>120</b> may be arranged in the plurality of word line trenches <b>120</b>T. Each of the plurality of buried gate structures <b>120</b> may include a gate dielectric layer <b>122</b>, a buried gate electrode <b>124</b>, and a capping insulation layer <b>126</b>. The buried gate electrodes <b>124</b> included in the plurality of buried gate structures <b>120</b> may correspond to the plurality of word lines WL shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The gate dielectric layer <b>122</b> may include a silicon oxide film, a silicon nitride film, a silicon oxynitride film, an oxide/nitride/oxide (ONO) film, or a high-k dielectric film having a higher dielectric constant than that of the silicon oxide film. The buried gate electrode <b>124</b> may include a work function adjustment layer <b>124</b>A conformally arranged on a lower inner wall of each of the plurality of word line trenches <b>120</b>T, and a buried conductive layer <b>124</b>B filling the lower inner wall of each of the plurality of word line trenches <b>120</b>T. For example, the work function adjustment layer <b>124</b>A may include a metal, a metal nitride, or a metal carbide such as titanium (Ti), titanium nitride (TiN), titanium aluminum nitride (TiAlN), titanium aluminum carbide (TiAlC), titanium aluminum carbon nitride (TiAlCN), titanium silicon carbon nitride (TiSiCN), tantalum (Ta), tantalum nitride (TaN), tantalum aluminum nitride (TaAlN), tantalum aluminum carbon nitride (TaAlCN), and tantalum silicon carbon nitride (TaSiCN), and the buried conductive layer <b>124</b>B may include at least one of tungsten (W), tungsten nitride (WN), TiN, TaN, and doped polysilicon. The capping insulation layer <b>126</b> may include silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof.</p><p id="p-0030" num="0029">A buffer layer <b>114</b> may be formed on the substrate <b>110</b> in the cell array area MCA. The buffer layer <b>114</b> may include a first insulating layer <b>114</b>A and a second insulating layer <b>114</b>B. Each of the first insulating layer <b>114</b>A and the second insulating layer <b>114</b>B may include an oxide film, a nitride film, or a combination thereof.</p><p id="p-0031" num="0030">A plurality of direct contacts DC may be formed in a plurality of direct contact holes DCH on the substrate <b>110</b>. The plurality of direct contacts DC may be respectively connected to the plurality of first active areas AC<b>1</b>. The plurality of direct contacts DC may each include doped polysilicon. For example, the plurality of direct contacts DC may each include polysilicon including n-type impurities, such as phosphorous (P), arsenic (As), bismuth (Bi), and antimony (Sb), at relatively high concentrations.</p><p id="p-0032" num="0031">The plurality of bit lines BL may extend in the second horizontal direction Y over the substrate <b>110</b> and the plurality of direct contacts DC. The plurality of bit lines BL may be respectively connected to the plurality of first active areas AC<b>1</b> through a corresponding direct contact DC. Each of the plurality of bit lines BL may include a lower conductive pattern <b>132</b>A, a middle conductive pattern <b>134</b>A, and an upper conductive pattern <b>136</b>A, which are sequentially stacked on the substrate <b>110</b>. The lower conductive pattern <b>132</b>A may include doped polysilicon. The middle conductive pattern <b>134</b>A and the upper conductive pattern <b>136</b>A may each include TiN, TiSiN, W, tungsten silicide, or a combination thereof. In exemplary embodiments, the middle conductive pattern <b>134</b>A may include TiN, TiSiN, or a combination thereof, and the upper conductive pattern <b>136</b>A may include W.</p><p id="p-0033" num="0032">The plurality of bit lines BL may be respectively covered with a plurality of insulation capping structures <b>140</b>. Each of the plurality of insulation capping structures <b>140</b> may include a lower capping pattern <b>142</b>A, an insulating layer pattern <b>144</b>A, and an upper capping pattern <b>146</b>A. The lower capping pattern <b>142</b>A, the insulating layer pattern <b>144</b>A, and the upper capping pattern <b>146</b>A may each include a silicon nitride film. The plurality of insulation capping structures <b>140</b> may respectively extend in the second horizontal direction Y on the plurality of bit lines BL.</p><p id="p-0034" num="0033">A spacer structure <b>150</b> may be arranged on both sidewalls of each of the plurality of bit lines BL. The spacer structure <b>150</b> may extend in the second horizontal direction Y on both sidewalls of each of the plurality of bit lines BL, and a portion of the spacer structure <b>150</b> may extend to an inner portion of the direct contact hole DCH and may cover both sidewalls of the direct contact DC.</p><p id="p-0035" num="0034">In exemplary embodiments, the spacer structure <b>150</b> may include a first spacer layer <b>152</b>, a second spacer layer <b>154</b>, and a third spacer layer <b>156</b>. The first spacer layer <b>152</b> may be conformally arranged on a sidewall of each of a plurality of bit lines BL, a sidewall of the insulation capping structure <b>140</b>, and an inner wall of the direct contact hole DCH. The second spacer layer <b>154</b> and the third spacer layer <b>156</b> may be sequentially arranged on the first spacer layer <b>152</b>. In some embodiments, the first and third spacer layers <b>152</b> and <b>156</b> may include silicon nitride, and the second spacer layer <b>154</b> may include silicon oxide. In some embodiments, the first and third spacer layers <b>152</b> and <b>156</b> may include silicon nitride, and the second spacer layer <b>154</b> may include air or a low-k dielectric material. As used herein, the term &#x201c;air&#x201d; may refer to a space including the atmosphere or any other gases that may be present during a manufacturing operation.</p><p id="p-0036" num="0035">A buried insulating layer <b>158</b> may surround a lower sidewall of the direct contact DC on the first spacer layer <b>152</b> and may fill a remaining space of the direct contact hole DCH. The buried insulating layer <b>158</b> may include silicon nitride, silicon oxynitride, silicon oxide, or a combination thereof.</p><p id="p-0037" num="0036">The direct contact DC may be formed in the direct contact hole DCH formed in the substrate <b>110</b>, and may extend to a level higher than an upper surface of the substrate <b>110</b>. For example, an upper surface of the direct contact DC may be at the same level as an upper surface of the lower conductive pattern <b>132</b>A, and the upper surface of the direct contact DC may contact a bottom surface of the middle conductive pattern <b>134</b>A. Also, a bottom surface of the direct contact DC may be at a level lower than the upper surface of the substrate <b>110</b>.</p><p id="p-0038" num="0037">A plurality of insulating fences <b>162</b> and a plurality of conductive plugs <b>166</b> may be arranged in a row in the second horizontal direction Y between each of the plurality of bit lines BL. The plurality of insulating fences <b>162</b> may be arranged on the capping insulation layer <b>126</b> arranged on the plurality of word line trenches <b>120</b>T, respectively, and may have an upper surface arranged at the same level as an upper surface of the insulation capping structure <b>140</b>. The plurality of conductive plugs <b>166</b> may extend long in a vertical direction (Z direction) from a recess space RS formed in the substrate <b>110</b>. In the second horizontal direction Y, both sidewalls of each of the plurality of conductive plugs <b>166</b> may be insulated from each other by the plurality of insulating fences <b>162</b>. The plurality of insulating fences <b>162</b> may each include a silicon nitride film. The plurality of conductive plugs <b>166</b> may configure the plurality of buried contacts BC illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0039" num="0038">A top capping layer <b>164</b>A may be arranged on the plurality of insulation capping structures <b>140</b>, a plurality of spacer structures <b>150</b>, and the plurality of insulating fences <b>162</b>. For example, the top capping layer <b>164</b>A may be arranged over an entire upper surface of the upper capping pattern <b>146</b>A and an entire upper surface of an insulating fence <b>162</b>. The top capping layer <b>164</b>A may have a first thickness t<b>11</b> in a direction perpendicular to the upper surface of the substrate <b>110</b>. The first thickness t<b>11</b> may be, but is not limited to be, from about 5 nm to about 100 nm. The top capping layer <b>164</b>A may include a curved sidewall <b>164</b>AS, and in a plan view, the curved sidewall <b>164</b>AS may have a shape that partially surrounds a sidewall of the conductive plug <b>166</b>. For example, the insulation capping structure <b>140</b>, the spacer structure <b>150</b>, the insulating fence <b>162</b>, and the top capping layer <b>164</b>A may act as an etching mask for etching a contact <b>162</b>S in which the conductive plug <b>166</b> is to be formed therein.</p><p id="p-0040" num="0039">In exemplary embodiments, the top capping layer <b>164</b>A may include a material having an etch selectivity with respect to a material forming the insulation capping structure <b>140</b>. For example, the top capping layer <b>164</b>A may include a material having an etch selectivity with respect to a material included in the upper capping pattern <b>146</b>A. In some embodiments, the upper capping pattern <b>146</b>A may include a first insulating material, and the first insulating material may include silicon nitride. The top capping layer <b>164</b>A may include a second insulating material, and the second insulating material may include a metal oxide such as titanium oxide.</p><p id="p-0041" num="0040">In some embodiments, the top capping layer <b>164</b>A may include a material having an etch selectivity with respect to a material forming the spacer structure <b>150</b> and/or the insulating fence <b>162</b>. For example, the top capping layer <b>164</b>A may include a material having an etch selectivity with respect to a material included in the third spacer layer <b>156</b> and/or the insulating fence <b>162</b>. In some embodiments, the third spacer layer <b>156</b> may include the first insulating material, for example, silicon nitride, and the top capping layer <b>164</b>A may include, for example, the second insulating material such as titanium oxide.</p><p id="p-0042" num="0041">A plurality of metal silicide layers <b>168</b>A and the plurality of landing pads LP may be formed on the plurality of conductive plugs <b>166</b>. The plurality of metal silicide layers <b>168</b>A and the plurality of landing pads LP may be arranged to vertically overlap the plurality of conductive plugs <b>166</b>, respectively. The plurality of metal silicide layers <b>168</b>A may each include cobalt silicide, nickel silicide, or manganese silicide. Each of the plurality of landing pads LP may be connected to the conductive plug <b>166</b> through the metal silicide layer <b>168</b>A.</p><p id="p-0043" num="0042">The plurality of landing pads LP may cover at least a portion of an upper surface of the top capping layer <b>164</b>A and a sidewall of the insulation capping structure <b>140</b> to vertically overlap some of the plurality of bit lines BL. For example, the plurality of landing pads LP may be arranged to vertically overlap the top capping layer <b>164</b>A, and may cover the curved sidewall <b>164</b>AS of the top capping layer <b>164</b>A.</p><p id="p-0044" num="0043">Each of the plurality of landing pads LP may include a conductive barrier layer <b>172</b>A and a landing pad conductive layer <b>174</b>A. The conductive barrier layer <b>172</b>A may include Ti, TiN, or a combination thereof. The landing pad conductive layer <b>174</b>A may include a metal, a metal nitride, a conductive polysilicon, or a combination thereof. For example, the landing pad conductive layer <b>174</b>A may include W. The plurality of landing pads LP may have a plurality of island-type pattern shapes when viewed in a plan view.</p><p id="p-0045" num="0044">The plurality of landing pads LP may be electrically insulated from one another by an insulation pattern <b>180</b> disposed in an insulation space <b>180</b>S around the plurality of landing pads LP. The insulation pattern <b>180</b> may fill the insulation space <b>180</b>S arranged between the bit line BL and the conductive plug <b>166</b>, and may cover both sidewalls of the insulation capping structure <b>140</b>.</p><p id="p-0046" num="0045">In some embodiments, the insulation pattern <b>180</b> may include silicon nitride, silicon oxynitride, silicon oxide, or a combination thereof. In some embodiments, the insulation pattern <b>180</b> may be formed to have a double-layer structure of a first material layer (not shown) and a second material layer (not shown), wherein the first material layer may include a low-k material such as SiO<sub>2</sub>, SiOCH, and SiOC, and the second material layer may include silicon nitride or silicon oxynitride.</p><p id="p-0047" num="0046">A peripheral circuit gate structure PGT may be formed on the second active area AC<b>2</b> in the peripheral circuit area PCA. The peripheral circuit gate structure PGT may include a gate dielectric layer <b>116</b>, a peripheral circuit gate electrode PG, and a gate capping pattern <b>142</b>B, which are sequentially stacked on the second active area AC<b>2</b>.</p><p id="p-0048" num="0047">The gate dielectric layer <b>116</b> may include at least one selected from a silicon oxide film, a silicon nitride film, a silicon oxynitride film, an ONO film, and a high-k dielectric film having a higher dielectric constant than that of the silicon oxide film. The peripheral circuit gate electrode PG may include a lower conductive pattern <b>132</b>B, a middle conductive pattern <b>134</b>B, and an upper conductive pattern <b>136</b>B. The material of each of the lower conductive pattern <b>132</b>B, the middle conductive pattern <b>134</b>B, and the upper conductive pattern <b>136</b>B may be the same as the materials of the lower conductive pattern <b>132</b>A, the middle conductive pattern <b>134</b>A, and the upper conductive pattern <b>136</b>A, which are included in the bit line BL in the cell array area MCA. The gate capping pattern <b>142</b>B may include a silicon nitride film.</p><p id="p-0049" num="0048">Both sidewalls of the peripheral circuit gate structure PGT may be covered with an insulation spacer PGS. The insulation spacer PGS may include an oxide film, a nitride film, or a combination thereof. The peripheral circuit gate structure PGT and the insulation spacer PGS may be covered with a protective layer <b>144</b>B. The protective layer <b>144</b>B may include a silicon nitride film. An interlayer insulation layer <b>149</b> may be formed around the peripheral circuit gate structure PGT, on the protective layer <b>144</b>B. The interlayer insulation layer <b>149</b> may include Tonen SilaZene (TOSZ), but is not limited thereto. The peripheral circuit gate structure PGT, the protective layer <b>144</b>B, and the interlayer insulation layer <b>149</b> may be covered with an upper insulation capping layer <b>146</b>B. The upper insulation capping layer <b>146</b>B may include a silicon nitride film.</p><p id="p-0050" num="0049">A top protective layer <b>164</b>B may be disposed on the upper insulation capping layer <b>146</b>B. The top protective layer <b>164</b>B may have a flat upper surface to entirely cover the peripheral circuit gate structure PGT and may extend in the first horizontal direction X and the second horizontal direction Y.</p><p id="p-0051" num="0050">The top protective layer <b>164</b>B may include a material having an etch selectivity with respect to a material forming the upper insulation capping layer <b>146</b>B. For example, the top protective layer <b>164</b>B may have a material having an etch selectivity with respect to a material included in the upper capping pattern <b>146</b>A. In some embodiments, the upper insulation capping layer <b>146</b>B may include the first insulating material, and the first insulating material may include silicon nitride. The top protective layer <b>164</b>B may include a second insulating material, and the second insulating material may include a metal oxide such as titanium oxide.</p><p id="p-0052" num="0051">In exemplary embodiments, the top protective layer <b>164</b>B may be simultaneously formed in an operation of forming the top capping layer <b>164</b>A in the cell array area MCA, and the upper insulation capping layer <b>146</b>B may be simultaneously formed in an operation of forming the upper capping pattern <b>146</b>A in the cell array area MCA. However, the inventive concept is not limited thereto. For example, the top protective layer <b>164</b>B may have a second thickness t<b>12</b> in a direction perpendicular to the upper surface of the substrate <b>110</b>. The second thickness t<b>12</b> may be, but is not limited to be, from about 5 nm to about 10 nm.</p><p id="p-0053" num="0052">A contact plug CP, vertically passing through the top protective layer <b>164</b>B, the upper insulation capping layer <b>146</b>B, the interlayer insulation layer <b>149</b>, and the protective layer <b>144</b>B and extending to the second active area AC<b>2</b> of the substrate <b>110</b>, may be formed in the peripheral circuit area PCA. The contact plug CP may include a conductive barrier layer <b>172</b>B and a landing pad conductive layer <b>174</b>B, similar to the plurality of landing pads LP formed in the cell array area MCA. A metal silicide layer <b>168</b>B may be arranged between the second active area AC<b>2</b> and the contact plug CP. The metal silicide layer <b>168</b>B may include cobalt silicide, nickel silicide, or manganese silicide.</p><p id="p-0054" num="0053">In general, a recess space is formed by removing an upper side of a substrate between two insulation capping structures and between two insulating fences, and a conductive plug filling the recess space is formed. However, as the degree of integration of an integrated circuit device increases, a width of the recess space decreases and a height of the insulation capping structure increases, thereby significantly increasing the difficulty of an etching operation and making a precise adjustment on the etching operation difficult.</p><p id="p-0055" num="0054">However, in exemplary embodiments, the top capping layer <b>164</b>A including the second insulating material may be arranged on the insulation capping structure <b>150</b> and the insulating fence <b>162</b> each including the first insulating material, and the top capping layer <b>164</b>A may include a metal oxide having an etch selectivity with respect to the insulation capping structure <b>150</b> and the insulating fence <b>162</b>. As the top capping layer <b>164</b>A is etched relatively less in the etching operation, a vertical height of a stack structure including the insulation capping structure <b>150</b> and the insulating fence <b>162</b> may be reduced, and an aspect ratio of the recess space may be increased, thereby performing a precise adjustment of the etching operation.</p><p id="p-0056" num="0055"><figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>19</b>B</figref> are cross-sectional views sequentially showing operations of a method of manufacturing an integrated circuit device according to exemplary embodiments. In particular, <figref idref="DRAWINGS">FIGS. <b>5</b>A, <b>6</b>A, <b>7</b>A, <b>8</b>A, <b>9</b>A, <b>10</b> to <b>13</b>, <b>14</b>A, <b>15</b>A, <b>16</b>, <b>17</b>A, <b>18</b>A, and <b>19</b>A</figref> are cross-sectional views corresponding to cross-sections taken along lines A<b>1</b>-A<b>1</b>&#x2032; and A<b>2</b>-A<b>2</b>&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, and <figref idref="DRAWINGS">FIGS. <b>5</b>B, <b>6</b>B, <b>7</b>B, <b>8</b>B, <b>9</b>B, <b>14</b>B, <b>15</b>B, <b>17</b>B, <b>18</b>B, and <b>19</b>B</figref> are cross-sectional views corresponding to a cross-section taken along line B-B&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. A method of manufacturing the integrated circuit device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>4</b></figref> will be described below with reference to <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>19</b>B</figref>.</p><p id="p-0057" num="0056">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref>, by forming a plurality of device isolation trenches <b>112</b>T and a plurality of device isolation layers <b>112</b> in the substrate <b>110</b> which includes the cell array area MCA and the peripheral circuit area PCA, the plurality of first active areas AC<b>1</b> may be defined in the cell array area MCA of the substrate <b>110</b>, and the second active area AC<b>2</b> may be defined in the peripheral circuit area PCA.</p><p id="p-0058" num="0057">The plurality of word line trenches <b>120</b>T extending in parallel with one another may be formed in the substrate <b>110</b> in the cell array area MCA. After cleaning out a resultant material in which the plurality of word line trenches <b>120</b>T are formed, in the plurality of word line trenches <b>120</b>T, a plurality of gate dielectric layers <b>122</b>, a plurality of gate electrodes <b>124</b>, and a plurality of capping insulation layers <b>126</b> may be sequentially formed. A plurality of source/drain areas (not shown) may be respectively formed on the plurality of first active areas AC<b>1</b> by implanting impurity ions into both side portions of the plurality of gate electrodes <b>124</b> in the plurality of first active areas AC<b>1</b>.</p><p id="p-0059" num="0058">The plurality of gate electrodes <b>124</b> may each include the work function adjustment layer <b>124</b>A and the buried conductive layer <b>124</b>B arranged on an inner wall of each of the plurality of word line trenches <b>120</b>T. For example, the plurality of gate electrodes <b>124</b> may be formed by sequentially forming the work function adjustment layer <b>124</b>A and the buried conductive layer <b>124</b>B on the inner wall of each of the plurality of word line trenches <b>120</b>T and removing portions of the work function adjustment layer <b>124</b>A and the buried conductive layer <b>124</b>B arranged on the inner wall of each of the word line trenches <b>120</b>T by an etch-back operation.</p><p id="p-0060" num="0059">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, the buffer layer <b>114</b> including the first insulating layer <b>114</b>A and the second insulating layer <b>114</b>B may be formed on the substrate <b>110</b> in the cell array area MCA, and the gate dielectric layer <b>116</b> may be formed on the substrate <b>110</b> in the peripheral circuit area PCA.</p><p id="p-0061" num="0060">Subsequently, a lower conductive layer <b>132</b> may be formed on the buffer layer <b>114</b> of the cell array area MCA and the gate dielectric layer <b>116</b> of the peripheral circuit area PCA. In exemplary embodiments, the lower conductive layer <b>132</b> may include silicon (Si), Ge, W, WN, cobalt (Co), nickel (Ni), aluminum (Al), molybdenum (Mo), ruthenium (Ru), Ti, TiN, Ta, TaN, copper (Cu), or a combination thereof. For example, the lower conductive layer <b>132</b> may include polysilicon.</p><p id="p-0062" num="0061">Referring to <figref idref="DRAWINGS">FIGS. <b>7</b>A and <b>7</b>B</figref>, a first mask pattern (not shown) may be formed on the lower conductive layer <b>132</b>, the lower conductive layer <b>132</b> exposed through an opening (not shown) of the first mask pattern may be etched in the cell array area MCA, subsequently, a direct contact hole DCH exposing the first active area AC<b>1</b> of the substrate <b>110</b> may be formed by etching a portion of the substrate <b>110</b> and a portion of the device isolation layer <b>112</b> each exposed by the etching.</p><p id="p-0063" num="0062">Subsequently, the first mask pattern may be removed, and the direct contact DC may be formed in the direct contact hole DCH. In an exemplary operation of forming the direct contact DC, a conductive layer having a thickness sufficient to fill the direct contact hole DCH may be formed inside the direct contact hole DCH and on the lower conductive layer <b>132</b>, and the conductive layer may be etched back to remain in only the direct contact hole DCH. The conductive layer may include polysilicon.</p><p id="p-0064" num="0063">Then, in the cell array area MCA and the peripheral circuit area PCA, a middle conductive layer <b>134</b>, an upper conductive layer <b>136</b>, and a lower capping layer <b>142</b> may be sequentially formed on the lower conductive layer <b>132</b> and the direct contact DC. Each of the middle conductive layer <b>134</b> and the upper conductive layer <b>136</b> may include TiN, TiSiN, W, tungsten silicide, or a combination thereof. The lower capping layer <b>142</b> may include a silicon nitride film.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, which show the peripheral circuit area PCA in a state where a mask pattern (not shown) covers the cell array area MCA, the gate dielectric layer <b>116</b>, the lower conductive layer <b>132</b>, the middle conductive layer <b>134</b>, the upper conductive layer <b>136</b>, and the lower capping layer <b>142</b> are patterned to form the peripheral circuit gate electrode PG including the lower conductive pattern <b>132</b>B, the middle conductive pattern <b>134</b>B, and the upper conductive pattern <b>136</b>B on the gate dielectric layer <b>116</b> and to form the gate capping pattern <b>142</b>B covering the peripheral circuit gate electrode PG. Subsequently, the insulation spacer PGS may be formed on both sidewalls of the peripheral circuit gate structure PGT which is formed in a stack structure of the gate dielectric layer <b>116</b>, the peripheral circuit gate electrode PG, and the gate capping pattern <b>142</b>B, and an ion implantation operation for forming a source/drain area in the second active area AC<b>2</b> may be performed at both sides of the peripheral circuit gate structure PGT.</p><p id="p-0066" num="0065">Subsequently, the lower capping layer <b>142</b> may be exposed in the cell array area MCA by removing the mask pattern which has covered the cell array area MCA, an insulating layer <b>144</b> covering the lower capping layer <b>142</b> in the cell array area MCA and covering the peripheral circuit gate structure PGT and the insulation spacer PGS in the peripheral circuit area PCA may be formed. Subsequently, an interlayer insulation layer <b>149</b> filled into a space around the peripheral circuit gate structure PGT may be formed in the peripheral circuit area PCA.</p><p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>, an upper insulation capping layer <b>146</b> covering the insulating layer <b>144</b> and the interlayer insulation layer <b>149</b> in the peripheral circuit area PCA and covering the insulating layer <b>144</b> in the cell array area MCA is formed.</p><p id="p-0068" num="0067">Subsequently, a mask pattern (not shown) is formed in the peripheral circuit area PCA, and the lower capping pattern <b>142</b>A, the insulating layer pattern <b>144</b>A, and the upper capping pattern <b>146</b>A sequentially stacked on the upper conductive layer <b>136</b> are formed by patterning the upper insulation capping layer <b>146</b>, the insulating layer <b>144</b>, and the lower capping layer <b>142</b> in the cell array area MCA. Here, the lower capping pattern <b>142</b>A, the insulating layer pattern <b>144</b>A, and the upper capping pattern <b>146</b>A may be referred to as an insulation capping structure <b>140</b>.</p><p id="p-0069" num="0068">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the plurality of bit lines BL including the lower conductive pattern <b>132</b>A, the middle conductive pattern <b>134</b>A, and the upper conductive pattern <b>136</b>A are formed by etching the upper conductive layer <b>136</b>, the middle conductive layer <b>134</b>, and the lower conductive layer <b>132</b> by using the lower capping pattern <b>142</b>A, the insulating layer pattern <b>144</b>A, and the upper capping pattern <b>146</b>A as an etching mask, in the cell array area MCA.</p><p id="p-0070" num="0069">In an operation of forming the plurality of bit lines BL, a portion of a sidewall of the direct contact DC may be removed, and a portion of the direct contact hole DCH may be exposed.</p><p id="p-0071" num="0070">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the first spacer layer <b>152</b> may be formed on a sidewall of each of the plurality of bit lines BL and the sidewall of the direct contact DC. Subsequently, an insulating layer (not shown) having a thickness sufficient to fill the inside of the direct contact hole DCH may be formed on the sidewalls of the plurality of bit lines BL and the sidewall of the direct contact DC, and then, anisotropic etching may be performed on the insulating layer to leave the buried insulating layer <b>158</b> filling the inside of the direct contact hole DCH.</p><p id="p-0072" num="0071">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the second spacer layer <b>154</b> covering the first spacer layer <b>152</b> may be formed on the sidewalls of the plurality of bit lines BL. By using the second spacer layer <b>154</b> as an etch mask, a portion of the buffer layer <b>114</b> arranged between the plurality of bit lines BL may be removed, and the upper surface of the substrate <b>110</b> may be exposed. At this time, a portion of the buried insulating layer <b>158</b> may also be removed.</p><p id="p-0073" num="0072">Subsequently, the third spacer layer <b>156</b> may be formed on the sidewalls of the plurality of bit lines BL and the upper surface of the substrate <b>110</b>.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the plurality of insulating fences <b>162</b> may be formed between two adjacent bit lines BL of the plurality of bit lines BL in the cell array area MCA. For example, the plurality of insulating fences <b>162</b> may be formed to vertically overlap the plurality of word line trenches <b>120</b>T, respectively, and upper surfaces of the plurality of insulating fences <b>162</b> may be arranged at the same level as an upper surface of the third spacer layer <b>156</b>.</p><p id="p-0075" num="0074">The plurality of insulating fences <b>162</b> may be arranged to be spaced apart from one another in the second horizontal direction Y, and accordingly, a contact space <b>162</b>S may be defined between two adjacent insulating fences <b>162</b> among the plurality of insulating fences <b>162</b> and between two bit lines BL.</p><p id="p-0076" num="0075">Thereafter, a buried layer <b>190</b> may be formed in the contact space <b>162</b>S by filling the contact space <b>162</b>S between the insulating fences <b>162</b> with an insulating material and planarizing an upper portion of the insulating material. For example, the buried layer <b>190</b> may be formed by using silicon oxide.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIGS. <b>14</b>A and <b>14</b>B</figref>, a top opening portion <b>164</b>H may be formed by removing an upper portion of each of the insulation capping structures <b>140</b>, the third spacer layer <b>156</b>, and the insulating fence <b>162</b> from the cell array area MCA and removing a portion of the upper insulation capping layer <b>146</b> from the peripheral circuit area PCA. The removal operation may be an etching operation using etch selectivity. For example, the removal operation may be an operation using an etching atmosphere in which the insulation capping structure <b>140</b>, the third spacer layer <b>156</b>, the insulating fence <b>162</b>, and the upper insulation capping layer <b>146</b> are removed at a relatively high rate while the buried layer <b>190</b> is hardly removed. In some exemplary embodiments, the removal operation may be a wet etching operation using phosphoric acid, but is not limited thereto.</p><p id="p-0078" num="0077">In <figref idref="DRAWINGS">FIG. <b>14</b>B</figref>, for convenience of description, an upper surface <b>1461</b> of the upper insulation capping layer <b>146</b> before the etching operation is performed is shown in a dashed line. For example, because the upper insulation capping layer <b>146</b> has a flat upper surface level in the peripheral circuit area PCA, the upper insulation capping layer <b>146</b> may also formed to have a flat upper surface level even after the etching operation. In addition, a thickness at which the insulation capping structure <b>140</b>, the third spacer layer <b>156</b>, and the insulating fence <b>162</b> are removed from the cell array area MCA may be substantially the same as a thickness at which the upper insulation capping layer <b>146</b> is removed from the peripheral circuit area PCA.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIGS. <b>15</b>A and <b>15</b>B</figref>, the top capping layer <b>164</b>A filling the top opening portion <b>164</b>H may be formed on the insulation capping structure <b>140</b>, the third spacer layer <b>156</b>, and the insulating fence <b>162</b> in the cell array area MCA, and the top protective layer <b>164</b>B filling the top opening portion <b>164</b>H may be formed on the upper insulation capping layer <b>146</b> in the peripheral circuit area PCA.</p><p id="p-0080" num="0079">The top capping layer <b>164</b>A and the top protective layer <b>164</b>B may be formed by using a material having an etch selectivity with respect to the insulation capping structure <b>140</b>, the third spacer layer <b>156</b>, the insulating fence <b>162</b>, and the upper insulation capping layer <b>146</b>. For example, the top capping layer <b>164</b>A and the top protective layer <b>164</b>B may be formed by using titanium oxide. However, the inventive concept is not limited thereto.</p><p id="p-0081" num="0080">In exemplary embodiments, in a plan view, the buried layer <b>190</b> may have an island shape, and the top capping layer <b>164</b>A may have a grid or mesh shape surrounding the buried layer <b>190</b> having the island shape.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the buried layer <b>190</b> may be removed to expose a plurality of contact spaces <b>162</b>S again, and the buffer layer <b>114</b> and a portion of the substrate <b>110</b> which are arranged on the bottom of the plurality of contact spaces <b>162</b>S are removed to form a plurality of recess spaces RS exposing the first active area AC<b>1</b> of the substrate <b>110</b> between two adjacent bit lines BL of the plurality of bit lines BL.</p><p id="p-0083" num="0082">In an etching operation for forming the recess space RS, a relatively small amount of the top capping layer <b>164</b>A may be removed, and the spacer structure <b>150</b> arranged below the top capping layer <b>164</b>A may also be etched in a relatively small amount. As an upper side of the top capping layer <b>164</b>A is removed in the etching operation, the top capping layer <b>164</b>A may have a curved sidewall <b>164</b>AS. Because the curved sidewall <b>164</b>AS of the top capping layer <b>164</b>A was generated by removing a side portion of the top capping layer <b>164</b>A in the etching operation of forming the recess space RS, the curved sidewall <b>164</b>AS may have a shape surrounding the recessed space RS.</p><p id="p-0084" num="0083">Referring to <figref idref="DRAWINGS">FIGS. <b>17</b>A and <b>17</b>B</figref>, the plurality of conductive plugs <b>166</b>, which are respectively filled into the plurality of recess spaces RS and are each filled into a portion of the contact space <b>162</b>S between two adjacent bit lines BL of the plurality of bit lines BL, may respectively be formed between the plurality of bit lines BL in the cell array area MCA.</p><p id="p-0085" num="0084">Subsequently, in the peripheral circuit area PCA, by etching the upper insulation capping layer <b>146</b>B, the interlayer insulation layer <b>149</b>, and the protective layer <b>144</b>B, a plurality of contact holes CPH exposing the second active area AC<b>2</b> of the substrate <b>110</b> are formed.</p><p id="p-0086" num="0085">Then, a metal silicide layer <b>168</b>A may be formed on the conductive plug <b>166</b> exposed through the plurality of contact spaces <b>162</b>S in the cell array area MCA, and the metal silicide layer <b>168</b>B may be formed on a surface of the second active area AC<b>2</b> exposed through the plurality of contact holes CPH in the peripheral circuit area PCA. The metal silicide layers <b>168</b>A and <b>168</b>B may be formed simultaneously, or may be formed by separate operations.</p><p id="p-0087" num="0086">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>B</figref>, a conductive barrier layer <b>172</b> and a conductive layer <b>174</b> each covering an exposed surface may be formed on the substrate <b>110</b> in the cell array area MCA and the peripheral circuit area PCA.</p><p id="p-0088" num="0087">Referring to <figref idref="DRAWINGS">FIGS. <b>19</b>A and <b>19</b>B</figref>, by patterning the conductive barrier layer <b>172</b> and the conductive layer <b>174</b> in the cell array area MCA and the peripheral circuit area PCA, the plurality of landing pads LP including the conductive barrier layer <b>172</b>A and the landing pad conductive layer <b>174</b>A may be formed in the cell array area MCA, and a plurality of contact plugs CP including the conductive barrier layer <b>172</b>B and the landing pad conductive layer <b>174</b>B may be formed in the peripheral circuit area PCA. As seen in a plan view illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the plurality of landing pads LP may have a shape corresponding to a plurality of island patterns. The plurality of landing pads LP may be formed to vertically overlap some of the plurality of bit lines BL above the metal silicide layer <b>168</b>A.</p><p id="p-0089" num="0088">As the plurality of landing pads LP are formed in an island pattern shape, the insulation space <b>180</b>S surrounding the plurality of landing pads LP may be formed, and at this time, the upper capping pattern <b>146</b>A and the top capping layer <b>164</b>A may be exposed at an inner wall of the insulation space <b>180</b>S.</p><p id="p-0090" num="0089">Subsequently, the insulation pattern <b>180</b> may be formed by using an insulating material on the inner wall of the insulation space <b>180</b>S in the cell array area MCA. The insulation pattern <b>180</b> may be formed by a spin coating operation, a chemical vapor deposition (CVD) operation, a flowable CVD operation, or the like.</p><p id="p-0091" num="0090">Subsequently, a capacitor lower electrode (not shown) may be formed on the plurality of landing pads LP in the cell array area MCA.</p><p id="p-0092" num="0091">The integrated circuit device <b>100</b> may be completely formed by the manufacturing method described above.</p><p id="p-0093" num="0092">According to the above-described manufacturing method, because the top capping layer <b>164</b>A includes a material that is removed in a relatively small amount in the operation of forming the recess space RS, a height of the stack structure including the insulation capping structure <b>140</b> and the top capping layer <b>164</b>A may be relatively small. Accordingly, an aspect ratio of the contact space <b>162</b>S may be reduced, and an etching operation for forming the recess space RS may be precisely adjusted.</p><p id="p-0094" num="0093"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a layout diagram illustrating an integrated circuit device <b>200</b> according to exemplary embodiments, <figref idref="DRAWINGS">FIG. <b>21</b></figref> is a perspective view of the integrated circuit device <b>200</b>, and <figref idref="DRAWINGS">FIG. <b>22</b></figref> illustrates cross-sectional views taken along lines X<b>1</b>-X<b>1</b>&#x2032; and Y<b>1</b>-Y<b>1</b>&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>.</p><p id="p-0095" num="0094">Referring to <figref idref="DRAWINGS">FIGS. <b>20</b> to <b>22</b></figref>, the integrated circuit device <b>200</b> may include a substrate <b>210</b>, a plurality of first conductive lines <b>220</b>, a channel layer <b>230</b>, a gate electrode <b>240</b>, a gate insulating layer <b>250</b>, and a capacitor structure <b>280</b>. The integrated circuit device <b>200</b> may be a memory device including a vertical channel transistor (VCT). The VCT may be referred to as a structure in which a channel length of the channel layer <b>230</b> extends in a vertical direction Z from the substrate <b>210</b>.</p><p id="p-0096" num="0095">A lower insulating layer <b>212</b> may be arranged on the substrate <b>210</b>, and on the lower insulating layer <b>212</b>, the plurality of first conductive lines <b>220</b> may be separated from one another in a first direction (X direction) and extend in a second direction (Y direction). A plurality of first insulating patterns <b>222</b> may be arranged on the lower insulating layer <b>212</b> to fill spaces between the plurality of first conductive lines <b>220</b>. The plurality of first insulating patterns <b>222</b> may extend in a second direction (Y direction), and upper surfaces of the plurality of first insulating patterns <b>222</b> may be at a same level with upper surfaces of the plurality of first conductive lines <b>220</b>. The plurality of first conductive lines <b>220</b> may function as bit lines of the integrated circuit device <b>200</b>.</p><p id="p-0097" num="0096">In exemplary embodiments, the plurality of first conductive lines <b>220</b> may include doped polysilicon, a metal, a conductive metal nitride, a conductive metal silicide, a conductive metal oxide, or a combination thereof. For example, the plurality of first conductive lines <b>220</b> may include doped polysilicon, Al, Cu, Ti, Ta, Ru, W, Mo, platinum (Pt), Ni, Co, TiN, TaN, WN, niobium nitride (NbN), titanium aluminide (TiAl), TiAlN, titanium silicide (TiSi), titanium silicium nitride (TiSiN), tantalum silicide (TaSi), tantalum silicium nitride (TaSiN), rutin titanium nitride (RuTiN), nickel silicide (NiSi), cobalt silicide (CoSi), IrO<sub>x</sub>, RuO<sub>x</sub>, or a combination thereof, but are not limited thereto. The plurality of first conductive lines <b>220</b> may include a single layer or multiple layers of the aforementioned materials. In exemplary embodiments, the plurality of first conductive lines <b>220</b> may include a two-dimensional (2D) semiconductor material, and for example, the 2D semiconductor material may include graphene or carbon nanotubes, or a combination thereof.</p><p id="p-0098" num="0097">A plurality of channel layers <b>230</b> may be arranged in an island shape spaced apart from one another in the first direction X and the second direction Y on the plurality of first conductive lines <b>220</b>. Each of the plurality of channel layers <b>230</b> may have a first width in the first horizontal direction X and a first height in a perpendicular direction Z, and the first height may be greater than the first width. For example, the first height may be about 2 to about 10 times the first width, but is not limited thereto. A bottom portion of the channel layer <b>230</b> may function as a first source/drain area (not shown), an upper portion of the channel layer <b>230</b> may function as a second source/drain area (not shown), and a portion of the channel layer <b>230</b> between the first and second source/drain areas may function as a channel area (not shown). The channel layer <b>230</b> may be formed by a patterning operation using a top capping layer M<b>24</b> (refer to <figref idref="DRAWINGS">FIG. <b>25</b></figref>) and a lower mask layer M<b>22</b> (refer to <figref idref="DRAWINGS">FIG. <b>25</b></figref>) as an etching mask. For example, the channel layer <b>230</b> may have a relatively large aspect ratio. For example, a patterning operation of the channel layer <b>230</b> may be precisely adjusted by a patterning operation using the top capping layer M<b>24</b> and the lower mask layer M<b>22</b> as an etching mask.</p><p id="p-0099" num="0098">In exemplary embodiments, the channel layer <b>230</b> may include an oxide semiconductor, and for example, the oxide semiconductor may include In<sub>x</sub>Ga<sub>y</sub>Zn<sub>z</sub>O, In<sub>x</sub>Ga<sub>y</sub>Si<sub>z</sub>O, In<sub>x</sub>Sn<sub>y</sub>Zn<sub>z</sub>O, In<sub>x</sub>Zn<sub>y</sub>O, Zn<sub>x</sub>O, Zn<sub>x</sub>Sn<sub>y</sub>O, Zn<sub>x</sub>O<sub>y</sub>N, Zr<sub>x</sub>Zn<sub>y</sub>Sn<sub>z</sub>O, Sn<sub>x</sub>O, Hf<sub>x</sub>In<sub>y</sub>Zn<sub>z</sub>O, Ga<sub>x</sub>Zn<sub>y</sub>Sn<sub>z</sub>O, Al<sub>x</sub>Zn<sub>y</sub>Sn<sub>z</sub>O, Yb<sub>x</sub>Ga<sub>y</sub>Zn<sub>z</sub>O, In<sub>x</sub>Ga<sub>y</sub>O, or a combination thereof. The channel layer <b>230</b> may include a single layer or multiple layers of the oxide semiconductor. In some exemplary embodiments, the channel layer <b>230</b> may have a bandgap energy greater than that of silicon. For example, the channel layer <b>230</b> may have a band gap energy of about 1.5 eV to about 5.6 eV. For example, when the channel layer <b>230</b> has a band gap energy of about 2.0 eV to about 4.0 eV, the channel layer <b>230</b> may have an optimal channel performance. For example, the channel layer <b>230</b> may be polycrystalline or amorphous, but is not limited thereto. In exemplary embodiments, the channel layer <b>230</b> may include a two-dimensional semiconductor material, and for example, the two-dimensional semiconductor material may include graphene, carbon nanotubes, or a combination thereof.</p><p id="p-0100" num="0099">The gate electrode <b>240</b> may extend in the first direction (X direction) on two sidewalls of the channel layer <b>230</b>. The gate electrode <b>240</b> may include a first sub-gate electrode <b>240</b>P<b>1</b> facing a first sidewall of the channel layer <b>230</b> and a second sub-gate electrode <b>240</b>P<b>2</b> facing a second sidewall opposite to the first sidewall of the channel layer <b>230</b>. As one channel layer <b>230</b> is arranged between the first sub-gate electrode <b>240</b>P<b>1</b> and the second sub-gate electrode <b>240</b>P<b>2</b>, the integrated circuit device <b>200</b> may have a dual gate transistor structure. However, the inventive concept is not limited thereto, and a single gate transistor structure may be implemented by omitting the second sub-gate electrode <b>240</b>P<b>2</b> and forming only the first sub-gate electrode <b>240</b>P<b>1</b> facing the first sidewall of the channel layer <b>230</b>.</p><p id="p-0101" num="0100">The gate electrode <b>240</b> may include doped polysilicon, a metal, a conductive metal nitride, a conductive metal silicide, a conductive metal oxide, or a combination thereof. For example, the gate electrode <b>240</b> may include doped polysilicon, Al, Cu, Ti, Ta, Ru, W, Mo, Pt, Ni, Co, TiN, TaN, WN, NbN, TiAl, TiAlN, TiSi, TiSiN, TaSi, TaSiN, RuTiN, NiSi, CoSi, IrO<sub>x</sub>, RuO<sub>x</sub>, or a combination thereof, but is not limited thereto.</p><p id="p-0102" num="0101">The gate insulating layer <b>250</b> may surround a sidewall of the channel layer <b>230</b>, and may be arranged between the channel layer <b>230</b> and the gate electrode <b>240</b>. For example, as shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>, all sidewalls of the channel layer <b>230</b> may be surrounded by the gate insulating layer <b>250</b>, and a portion of a sidewall of the gate electrode <b>240</b> may contact the gate insulating layer <b>250</b>. In other embodiments, the gate insulating layer <b>250</b> may extend in a direction in which the gate electrode <b>240</b> extends (that is, the first direction (X direction)), and among the sidewalls of the channel layer <b>230</b>, only two sidewalls facing the gate electrode <b>240</b> may contact the gate insulating layer <b>250</b>.</p><p id="p-0103" num="0102">In exemplary embodiments, the gate insulating layer <b>250</b> may include a silicon oxide film, a silicon oxynitride film, a high-k dielectric film having a higher dielectric constant than that of the silicon oxide film, or a combination thereof. The high-k dielectric film may include a metal oxide or a metal oxynitride. For example, the high-k dielectric film usable as the gate insulating layer <b>250</b> may include HfO<sub>2</sub>, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, or a combination thereof, but is not limited thereto.</p><p id="p-0104" num="0103">On the plurality of first insulating patterns <b>222</b>, a plurality of second insulating patterns <b>232</b> may extend in the second direction (Y direction), and the channel layer <b>230</b> may be between two second insulating patterns <b>232</b> adjacent to each other among the plurality of second insulating patterns <b>232</b>. In addition, a first buried layer <b>234</b> and a second buried layer <b>236</b> may be arranged in a space between two adjacent channel layers <b>230</b> next to each other, between two adjacent second insulating patterns <b>232</b>. The first buried layer <b>234</b> may be arranged at the bottom portion of a space between two adjacent channel layers <b>230</b>, and the second buried layer <b>236</b> may be formed to fill the rest of the space between two adjacent channel layers <b>230</b> on the first buried layer <b>234</b>. An upper surface of the second buried layer <b>236</b> may be arranged at the same level as an upper surface of the channel layer <b>230</b>, and the second buried layer <b>236</b> may cover an upper surface of the gate electrode <b>240</b>. In contraposition, the plurality of second insulating patterns <b>232</b> may be formed as a material layer continuous with the plurality of first insulating patterns <b>222</b>, or the second buried layer <b>236</b> may be formed as a material layer continuous with the first buried layer <b>234</b>.</p><p id="p-0105" num="0104">A capacitor contact <b>260</b> may be arranged on the channel layer <b>230</b>. The capacitor contacts <b>260</b> may vertically overlap the channel layers <b>230</b>, and may be arranged in the form of a matrix, in which the capacitor contacts <b>260</b> are apart from one another in the first direction (X direction) and the second direction (Y direction). The capacitor contact <b>260</b> may include doped polysilicon, Al, Cu, Ti, Ta, Ru, W, Mo, Pt, Ni, Co, TiN, TaN, WN, NbN, TiAl, TiAlN, TiSi, TiSiN, TaSi, TaSiN, RuTiN, NiSi, CoSi, IrO<sub>x</sub>, RuO<sub>x</sub>, or a combination thereof, but is not limited thereto. An upper insulating layer <b>262</b> may surround sidewalls of the capacitor contact <b>260</b> on the plurality of second insulating patterns <b>232</b> and the plurality of second buried layers <b>236</b>.</p><p id="p-0106" num="0105">An etch stop layer <b>270</b> may be arranged on the upper insulating layer <b>262</b>, and a capacitor structure <b>280</b> may be arranged on the etch stop layer <b>270</b>. The capacitor structure <b>280</b> may include a lower electrode <b>282</b>, a capacitor dielectric layer <b>284</b>, and an upper electrode <b>286</b>.</p><p id="p-0107" num="0106">The lower electrode <b>282</b> may penetrate the etch stop layer <b>270</b>, and be electrically connected to an upper surface of the capacitor contact <b>260</b>. The lower electrode <b>282</b> may be formed in a pillar type extending in the third direction Z, but is not limited thereto. In exemplary embodiments, the lower electrodes <b>282</b> may vertically overlap the capacitor contacts <b>260</b>, and may be arranged in the form of a matrix, in which the lower electrodes <b>282</b> are apart from one another in the first direction (the X direction) and the second direction (the Y direction). In contraposition, a landing pad (not illustrated) may be further arranged between the capacitor contact <b>260</b> and the lower electrode <b>282</b> so that the lower electrode <b>282</b> is arranged in a hexagonal shape.</p><p id="p-0108" num="0107"><figref idref="DRAWINGS">FIG. <b>23</b></figref> is a layout diagram of an integrated circuit device <b>200</b>A according to exemplary embodiments, and <figref idref="DRAWINGS">FIG. <b>24</b></figref> is a perspective view of the integrated circuit device <b>200</b>A.</p><p id="p-0109" num="0108">Referring to <figref idref="DRAWINGS">FIGS. <b>23</b> and <b>24</b></figref>, the integrated circuit device <b>200</b>A may include a substrate <b>210</b>A, a plurality of first conductive lines <b>220</b>A, a channel structure <b>230</b>A, a contact gate electrode <b>240</b>A, a plurality of second conductive lines <b>242</b>A, and the capacitor structure <b>280</b>. The integrated circuit device <b>200</b>A may be a memory device including the VCT.</p><p id="p-0110" num="0109">A plurality of active areas AC may be defined on the substrate <b>210</b>A by the first device isolation layer <b>212</b>A and the second device isolation layer <b>214</b>A. A channel structure <b>230</b>A may be arranged in each of the plurality of active areas AC, and the channel structure <b>230</b>A may include a first active pillar <b>230</b>A<b>1</b> and a second active pillar <b>230</b>A<b>2</b> each extending in the vertical direction Z, and a connection unit <b>230</b>L connected to a bottom portion of the first active pillar <b>230</b>A<b>1</b> and a bottom portion of the second active pillar <b>230</b>A<b>2</b>. A first source/drain area SD<b>1</b> may be arranged in the connection unit <b>230</b>L, and a second source/drain area SD<b>2</b> may be arranged on the first active pillar <b>230</b>A<b>1</b> and the second active pillar <b>230</b>A<b>2</b>. Each of the first active pillar <b>230</b>A<b>1</b> and the second active pillar <b>230</b>A<b>2</b> may form an independent unit memory cell.</p><p id="p-0111" num="0110">The channel structure <b>230</b>A may be formed by a patterning operation using the top capping layer M<b>24</b> (refer to <figref idref="DRAWINGS">FIG. <b>25</b></figref>) and the lower mask layer M<b>22</b> (refer to <figref idref="DRAWINGS">FIG. <b>25</b></figref>) as an etch mask. For example, the channel structure <b>230</b>A may have a relatively large aspect ratio. For example, a patterning operation of the channel structure <b>230</b>A may be precisely adjusted by a patterning operation using the top capping layer M<b>24</b> and the lower mask layer M<b>22</b> as an etch mask.</p><p id="p-0112" num="0111">The plurality of first conductive lines <b>220</b>A may extend in a direction crossing with each of the plurality of active areas AC, and may extend, for example, in the second direction (Y direction). Among the plurality of first conductive lines <b>220</b>A, one first conductive line <b>220</b>A may be arranged on the connection unit <b>230</b>L between the first active pillar <b>230</b>A<b>1</b> and the second active pillar <b>230</b>A<b>2</b>, and the one first conductive line <b>220</b>A may be arranged on the first source/drain area SD<b>1</b>. Another first conductive line <b>220</b>A adjacent to the one first conductive line <b>220</b>A may be arranged between two channel structures <b>230</b>A. Among the plurality of first conductive lines <b>220</b>A, the one first conductive line <b>220</b>A may function as a common bit line included in two unit memory cells, which are constructed by the first active pillar <b>230</b>A<b>1</b> and the second active pillar <b>230</b>A<b>2</b> at two sides of the one first conductive line <b>220</b>A.</p><p id="p-0113" num="0112">One contact gate electrode <b>240</b>A may be disposed between two channel structures <b>230</b>A that are adjacent to each other in the second direction (Y direction). For example, the contact gate electrode <b>240</b>A may be arranged between the first active pillar <b>230</b>A<b>1</b> included in one channel structure <b>230</b>A and the second active pillar <b>230</b>A<b>2</b> of the channel structure <b>230</b>A adjacent to the first active pillar <b>230</b>A<b>1</b>, and the one contact gate electrode <b>240</b>A may be shared by the first active pillar <b>230</b>A<b>1</b> and the second active pillar <b>230</b>A<b>2</b> arranged on both sidewalls thereof. A gate insulating layer <b>250</b>A may be arranged between the contact gate electrode <b>240</b>A and the first active pillar <b>230</b>A<b>1</b>, and between the contact gate electrode <b>240</b>A and the second active pillar <b>230</b>A<b>2</b>. The plurality of second conductive lines <b>242</b>A may extend in the first direction (X direction) on upper surfaces of the contact gate electrodes <b>240</b>A. The plurality of second conductive lines <b>242</b>A may function as word lines of the integrated circuit device <b>200</b>A.</p><p id="p-0114" num="0113">A capacitor contact <b>260</b>A may be arranged on the channel structure <b>230</b>A. The capacitor contacts <b>260</b>A may be arranged on the second source/drain area SD<b>2</b> and the capacitor structure <b>280</b> may be arranged on the capacitor contact <b>260</b>A.</p><p id="p-0115" num="0114"><figref idref="DRAWINGS">FIG. <b>25</b></figref> is a cross-sectional view illustrating a method of manufacturing an integrated circuit device <b>200</b> according to exemplary embodiments.</p><p id="p-0116" num="0115">Referring to <figref idref="DRAWINGS">FIG. <b>25</b></figref>, the lower insulating layer <b>212</b> may be formed on the substrate <b>210</b>, and the plurality of first conductive lines <b>220</b> and the plurality of first insulating patterns <b>222</b> filling a space between the plurality of first conductive lines <b>220</b> may be formed on the lower insulating layer <b>212</b>.</p><p id="p-0117" num="0116">A channel material layer <b>230</b>P may be formed on the plurality of first insulating patterns <b>222</b> and the plurality of first conductive lines <b>220</b>. The lower mask layer M<b>22</b> and the top capping layer M<b>24</b> may be formed on the channel material layer <b>230</b>P. The lower mask layer M<b>22</b> may be formed by using a first insulating material, e.g., silicon nitride, and the top capping layer M<b>24</b> may be formed by using a second insulating material different from the first insulating material, for example, titanium oxide. In a plan view, the lower mask layer M<b>22</b> and the top capping layer M<b>24</b> may be formed in an island shape.</p><p id="p-0118" num="0117">Subsequently, the channel material layer <b>230</b>P may be patterned by using the top capping layer M<b>24</b> and the lower mask layer M<b>22</b>, thereby forming the channel layer <b>230</b> (refer to <figref idref="DRAWINGS">FIG. <b>21</b></figref>). The channel layer <b>230</b> may have a first width in the first horizontal direction X and a first height in the perpendicular direction Z, and the first height may be greater than the first width. For example, the first height may be about 2 to about 10 times the first width, but is not limited thereto. For example, the channel layer <b>230</b> may have a relatively large aspect ratio. For example, a patterning operation of the channel layer <b>230</b> may be precisely adjusted by a patterning operation using the top capping layer M<b>24</b> and the lower mask layer M<b>22</b> as an etch mask.</p><p id="p-0119" num="0118">Referring back to <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the gate insulating layer <b>250</b> and the gate electrode <b>240</b> may be formed on sidewalls of the channel layer <b>230</b>, and first and second buried layers <b>234</b> and <b>236</b> each filling a space between the gate electrodes <b>240</b> may be formed. Subsequently, the capacitor contact <b>260</b> and the upper insulating layer <b>262</b> may be formed on the channel layer <b>230</b> and the first and second buried layers <b>234</b> and <b>236</b>.</p><p id="p-0120" num="0119">The integrated circuit device <b>200</b> may be completely formed by the manufacturing method described above.</p><p id="p-0121" num="0120">While the inventive concept has been particularly shown and described with reference to embodiments thereof, it will be understood that various changes and modifications in form and details may be made therein without departing from the spirit and scope of the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. An integrated circuit device comprising:<claim-text>a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate;</claim-text><claim-text>a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and comprising a first insulating material;</claim-text><claim-text>a conductive plug between two adjacent bit lines among the plurality of bit lines on the substrate;</claim-text><claim-text>a top capping layer arranged on the plurality of insulation capping structures and comprising a second insulating material different from the first insulating material; and</claim-text><claim-text>a landing pad arranged on the conductive plug and arranged on a sidewall of a corresponding insulation capping structure among the plurality of insulation capping structures and on the top capping layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>an insulating fence arranged between two adjacent bit lines among the plurality of bit lines on the substrate and in contact with a sidewall of the conductive plug; and</claim-text><claim-text>an insulating pattern surrounding a sidewall of the landing pad.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The integrated circuit device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein an upper surface of the insulating fence is on a same plane as an upper surface of each of the plurality of insulation capping structures, and<claim-text>the top capping layer covers an entire upper surface of each of the insulating fence and the insulation capping structure.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The integrated circuit device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the top capping layer has a curved sidewall on an upper surface of the insulating fence, and<claim-text>the top capping layer is arranged to vertically overlap the landing pad.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second insulating material comprises a material having an etch selectivity with respect to the first insulating material, and<claim-text>the second insulating material comprises a metal oxide.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The integrated circuit device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the first insulating material comprises silicon nitride, and the second insulating material comprises titanium oxide.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a spacer structure on both sidewalls of each of the plurality of bit lines,<claim-text>wherein a bottom surface of the top capping layer is in contact with an upper surface of the spacer structure.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The integrated circuit device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>at least one peripheral circuit gate structure on the substrate;</claim-text><claim-text>an upper insulation capping layer covering the at least one peripheral circuit gate structure and comprising the first insulating material;</claim-text><claim-text>a top protective layer arranged on the upper insulation capping layer and comprising the second insulating material; and</claim-text><claim-text>a contact plug passing through the top protective layer and the upper insulation capping layer to be connected to the substrate.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The integrated circuit device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the top capping layer has a first thickness in a second direction perpendicular to the upper surface of the substrate, and<claim-text>the top protective layer has a second thickness, which is equal to the first thickness, in the second direction.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The integrated circuit device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the top protective layer is arranged to vertically overlap all of the at least one peripheral circuit gate structure.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. An integrated circuit device comprising:<claim-text>a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate;</claim-text><claim-text>a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and comprising a first insulating material;</claim-text><claim-text>a plurality of insulating fences arranged between two adjacent insulation capping structures among the plurality of insulation capping structures and spaced apart from one another in the first direction;</claim-text><claim-text>a top capping layer arranged on the plurality of insulation capping structures and the plurality of insulating fences and comprising a second insulating material different from the first insulating material;</claim-text><claim-text>a conductive plug between two adjacent bit lines among the plurality of bit lines and between two adjacent insulating fences among the plurality of insulating fences; and</claim-text><claim-text>a landing pad arranged on the conductive plug and covering at least a portion of an upper surface of the top capping layer.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The integrated circuit device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>a spacer structure on both sidewalls of each of the plurality of bit lines; and</claim-text><claim-text>an insulating pattern surrounding a sidewall of the landing pad,</claim-text><claim-text>wherein the top capping layer is on an upper surface of the spacer structure.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The integrated circuit device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein an upper surface of each of the plurality of insulating fences is on the same plane as an upper surface of each of the plurality of insulation capping structures, and<claim-text>the top capping layer covers an entire upper surface of each of the insulating fence and the insulation capping structure.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The integrated circuit device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the top capping layer has a curved sidewall on an upper surface of each of the plurality of insulating fences.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The integrated circuit device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>at least one peripheral circuit gate structure on the substrate;</claim-text><claim-text>an upper insulation capping layer covering the at least one peripheral circuit gate structure and comprising the first insulating material; and</claim-text><claim-text>a top protective layer arranged on the upper insulation capping layer and comprising the second insulating material.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The integrated circuit device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the top capping layer has a first thickness in a second direction perpendicular to the upper surface of the substrate, and<claim-text>the top protective layer has a second thickness, which is equal to the first thickness, in the second direction.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. An integrated circuit device comprising:<claim-text>a plurality of bit lines extending on a substrate in a first direction parallel to an upper surface of the substrate;</claim-text><claim-text>a plurality of insulation capping structures respectively arranged on the plurality of bit lines, extending in the first direction, and comprising a first insulating material;</claim-text><claim-text>a plurality of insulating fences arranged between two adjacent insulation capping structures among the plurality of insulation capping structures and spaced apart from one another in the first direction;</claim-text><claim-text>a top capping layer arranged on the plurality of insulation capping structures and the plurality of insulating fences and comprising a second insulating material different from the first insulating material;</claim-text><claim-text>a conductive plug between two adjacent bit lines among the plurality of bit lines and between two adjacent insulating fences among the plurality of insulating fences;</claim-text><claim-text>a landing pad arranged on the conductive plug and covering at least a portion of an upper surface of the top capping layer; and</claim-text><claim-text>an insulating pattern surrounding a sidewall of the landing pad,</claim-text><claim-text>wherein the second insulating material comprises a material having an etch selectivity with respect to the first insulating material.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The integrated circuit device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the first insulating material comprises silicon nitride, and the second insulating material comprises titanium oxide.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The integrated circuit device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein upper surfaces of the plurality of insulation capping structures are at a same level as upper surfaces of the plurality of insulating fences, and<claim-text>the top capping layer is arranged to vertically overlap the landing pad.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The integrated circuit device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, further comprising a spacer structure on both sidewalls of each of the plurality of bit lines,<claim-text>wherein a bottom surface of the top capping layer is in contact with an upper surface of the spacer structure.</claim-text></claim-text></claim></claims></us-patent-application>