|flappy_bird_base
CLOCK_50 => clk_25.CLK
CLOCK_50 => \clk_divider:counter.CLK
RESET_N => process_2.IN1
RESET_N => mouse:mouse_inst.reset
RESET_N => bird_controller:bird_inst.reset
RESET_N => pipe_controller:pipe_ctrl_inst.reset
RESET_N => game_fsm:fsm_inst.reset
PS2_CLK <> mouse:mouse_inst.mouse_clk
PS2_DAT <> mouse:mouse_inst.mouse_data
VGA_R[0] <= vga_sync:vga_inst.red_out[0]
VGA_R[1] <= vga_sync:vga_inst.red_out[1]
VGA_R[2] <= vga_sync:vga_inst.red_out[2]
VGA_R[3] <= vga_sync:vga_inst.red_out[3]
VGA_G[0] <= vga_sync:vga_inst.green_out[0]
VGA_G[1] <= vga_sync:vga_inst.green_out[1]
VGA_G[2] <= vga_sync:vga_inst.green_out[2]
VGA_G[3] <= vga_sync:vga_inst.green_out[3]
VGA_B[0] <= vga_sync:vga_inst.blue_out[0]
VGA_B[1] <= vga_sync:vga_inst.blue_out[1]
VGA_B[2] <= vga_sync:vga_inst.blue_out[2]
VGA_B[3] <= vga_sync:vga_inst.blue_out[3]
VGA_HS <= vga_sync:vga_inst.horiz_sync_out
VGA_VS <= vga_sync:vga_inst.vert_sync_out
LEDR[0] <= mouse:mouse_inst.left_button
LEDR[1] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => display_text:display_text_inst.title_on
SW[1] => display_text:display_text_inst.score_on
SW[2] => display_text:display_text_inst.hp_on
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= bcd_to_sevenseg:one_display.SevenSeg_out[0]
HEX0[1] <= bcd_to_sevenseg:one_display.SevenSeg_out[1]
HEX0[2] <= bcd_to_sevenseg:one_display.SevenSeg_out[2]
HEX0[3] <= bcd_to_sevenseg:one_display.SevenSeg_out[3]
HEX0[4] <= bcd_to_sevenseg:one_display.SevenSeg_out[4]
HEX0[5] <= bcd_to_sevenseg:one_display.SevenSeg_out[5]
HEX0[6] <= bcd_to_sevenseg:one_display.SevenSeg_out[6]
HEX1[0] <= bcd_to_sevenseg:ten_display.SevenSeg_out[0]
HEX1[1] <= bcd_to_sevenseg:ten_display.SevenSeg_out[1]
HEX1[2] <= bcd_to_sevenseg:ten_display.SevenSeg_out[2]
HEX1[3] <= bcd_to_sevenseg:ten_display.SevenSeg_out[3]
HEX1[4] <= bcd_to_sevenseg:ten_display.SevenSeg_out[4]
HEX1[5] <= bcd_to_sevenseg:ten_display.SevenSeg_out[5]
HEX1[6] <= bcd_to_sevenseg:ten_display.SevenSeg_out[6]
HEX2[0] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[0]
HEX2[1] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[1]
HEX2[2] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[2]
HEX2[3] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[3]
HEX2[4] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[4]
HEX2[5] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[5]
HEX2[6] <= bcd_to_sevenseg:hundred_display.SevenSeg_out[6]


|flappy_bird_base|BCD_to_SevenSeg:hundred_display
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|BCD_to_SevenSeg:ten_display
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|BCD_to_SevenSeg:one_display
BCD_digit[0] => Equal0.IN3
BCD_digit[0] => Equal1.IN3
BCD_digit[0] => Equal2.IN2
BCD_digit[0] => Equal3.IN3
BCD_digit[0] => Equal4.IN1
BCD_digit[0] => Equal5.IN3
BCD_digit[0] => Equal6.IN2
BCD_digit[0] => Equal7.IN3
BCD_digit[0] => Equal8.IN2
BCD_digit[0] => Equal9.IN3
BCD_digit[1] => Equal0.IN2
BCD_digit[1] => Equal1.IN1
BCD_digit[1] => Equal2.IN1
BCD_digit[1] => Equal3.IN2
BCD_digit[1] => Equal4.IN3
BCD_digit[1] => Equal5.IN1
BCD_digit[1] => Equal6.IN1
BCD_digit[1] => Equal7.IN2
BCD_digit[1] => Equal8.IN3
BCD_digit[1] => Equal9.IN2
BCD_digit[2] => Equal0.IN1
BCD_digit[2] => Equal1.IN0
BCD_digit[2] => Equal2.IN0
BCD_digit[2] => Equal3.IN1
BCD_digit[2] => Equal4.IN2
BCD_digit[2] => Equal5.IN2
BCD_digit[2] => Equal6.IN3
BCD_digit[2] => Equal7.IN1
BCD_digit[2] => Equal8.IN1
BCD_digit[2] => Equal9.IN1
BCD_digit[3] => Equal0.IN0
BCD_digit[3] => Equal1.IN2
BCD_digit[3] => Equal2.IN3
BCD_digit[3] => Equal3.IN0
BCD_digit[3] => Equal4.IN0
BCD_digit[3] => Equal5.IN0
BCD_digit[3] => Equal6.IN0
BCD_digit[3] => Equal7.IN0
BCD_digit[3] => Equal8.IN0
BCD_digit[3] => Equal9.IN0
SevenSeg_out[0] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[1] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[2] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[3] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[4] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[5] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE
SevenSeg_out[6] <= SevenSeg_out.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|VGA_SYNC:vga_inst
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.DATAB
red[1] => red_out.DATAB
red[2] => red_out.DATAB
red[3] => red_out.DATAB
green[0] => green_out.DATAB
green[1] => green_out.DATAB
green[2] => green_out.DATAB
green[3] => green_out.DATAB
blue[0] => blue_out.DATAB
blue[1] => blue_out.DATAB
blue[2] => blue_out.DATAB
blue[3] => blue_out.DATAB
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|MOUSE:mouse_inst
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|bird_controller:bird_inst
clk => hit_ceiling_or_floor.CLK
clk => velocity[0].CLK
clk => velocity[1].CLK
clk => velocity[2].CLK
clk => velocity[3].CLK
clk => velocity[4].CLK
clk => velocity[5].CLK
clk => velocity[6].CLK
clk => velocity[7].CLK
clk => velocity[8].CLK
clk => velocity[9].CLK
clk => velocity[10].CLK
clk => velocity[11].CLK
clk => velocity[12].CLK
clk => velocity[13].CLK
clk => velocity[14].CLK
clk => velocity[15].CLK
clk => velocity[16].CLK
clk => velocity[17].CLK
clk => velocity[18].CLK
clk => velocity[19].CLK
clk => velocity[20].CLK
clk => velocity[21].CLK
clk => velocity[22].CLK
clk => velocity[23].CLK
clk => velocity[24].CLK
clk => velocity[25].CLK
clk => velocity[26].CLK
clk => velocity[27].CLK
clk => velocity[28].CLK
clk => velocity[29].CLK
clk => velocity[30].CLK
clk => velocity[31].CLK
clk => y_pos[0].CLK
clk => y_pos[1].CLK
clk => y_pos[2].CLK
clk => y_pos[3].CLK
clk => y_pos[4].CLK
clk => y_pos[5].CLK
clk => y_pos[6].CLK
clk => y_pos[7].CLK
clk => y_pos[8].CLK
clk => y_pos[9].CLK
clk => y_pos[10].CLK
clk => y_pos[11].CLK
clk => y_pos[12].CLK
clk => y_pos[13].CLK
clk => y_pos[14].CLK
clk => y_pos[15].CLK
clk => y_pos[16].CLK
clk => y_pos[17].CLK
clk => y_pos[18].CLK
clk => y_pos[19].CLK
clk => y_pos[20].CLK
clk => y_pos[21].CLK
clk => y_pos[22].CLK
clk => y_pos[23].CLK
clk => y_pos[24].CLK
clk => y_pos[25].CLK
clk => y_pos[26].CLK
clk => y_pos[27].CLK
clk => y_pos[28].CLK
clk => y_pos[29].CLK
clk => y_pos[30].CLK
clk => y_pos[31].CLK
reset => process_0.IN0
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
flap_button => velocity.OUTPUTSELECT
bird_y[0] <= y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
bird_y[1] <= y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
bird_y[2] <= y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
bird_y[3] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
bird_y[4] <= y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
bird_y[5] <= y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
bird_y[6] <= y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
bird_y[7] <= y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
bird_y[8] <= y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
bird_y[9] <= y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
bird_y[10] <= y_pos[10].DB_MAX_OUTPUT_PORT_TYPE
bird_y[11] <= y_pos[11].DB_MAX_OUTPUT_PORT_TYPE
bird_y[12] <= y_pos[12].DB_MAX_OUTPUT_PORT_TYPE
bird_y[13] <= y_pos[13].DB_MAX_OUTPUT_PORT_TYPE
bird_y[14] <= y_pos[14].DB_MAX_OUTPUT_PORT_TYPE
bird_y[15] <= y_pos[15].DB_MAX_OUTPUT_PORT_TYPE
bird_y[16] <= y_pos[16].DB_MAX_OUTPUT_PORT_TYPE
bird_y[17] <= y_pos[17].DB_MAX_OUTPUT_PORT_TYPE
bird_y[18] <= y_pos[18].DB_MAX_OUTPUT_PORT_TYPE
bird_y[19] <= y_pos[19].DB_MAX_OUTPUT_PORT_TYPE
bird_y[20] <= y_pos[20].DB_MAX_OUTPUT_PORT_TYPE
bird_y[21] <= y_pos[21].DB_MAX_OUTPUT_PORT_TYPE
bird_y[22] <= y_pos[22].DB_MAX_OUTPUT_PORT_TYPE
bird_y[23] <= y_pos[23].DB_MAX_OUTPUT_PORT_TYPE
bird_y[24] <= y_pos[24].DB_MAX_OUTPUT_PORT_TYPE
bird_y[25] <= y_pos[25].DB_MAX_OUTPUT_PORT_TYPE
bird_y[26] <= y_pos[26].DB_MAX_OUTPUT_PORT_TYPE
bird_y[27] <= y_pos[27].DB_MAX_OUTPUT_PORT_TYPE
bird_y[28] <= y_pos[28].DB_MAX_OUTPUT_PORT_TYPE
bird_y[29] <= y_pos[29].DB_MAX_OUTPUT_PORT_TYPE
bird_y[30] <= y_pos[30].DB_MAX_OUTPUT_PORT_TYPE
bird_y[31] <= y_pos[31].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[0] <= velocity[0].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[1] <= velocity[1].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[2] <= velocity[2].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[3] <= velocity[3].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[4] <= velocity[4].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[5] <= velocity[5].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[6] <= velocity[6].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[7] <= velocity[7].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[8] <= velocity[8].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[9] <= velocity[9].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[10] <= velocity[10].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[11] <= velocity[11].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[12] <= velocity[12].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[13] <= velocity[13].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[14] <= velocity[14].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[15] <= velocity[15].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[16] <= velocity[16].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[17] <= velocity[17].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[18] <= velocity[18].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[19] <= velocity[19].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[20] <= velocity[20].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[21] <= velocity[21].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[22] <= velocity[22].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[23] <= velocity[23].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[24] <= velocity[24].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[25] <= velocity[25].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[26] <= velocity[26].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[27] <= velocity[27].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[28] <= velocity[28].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[29] <= velocity[29].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[30] <= velocity[30].DB_MAX_OUTPUT_PORT_TYPE
bird_velocity[31] <= velocity[31].DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
bird_altitude[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => y_pos.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => velocity.OUTPUTSELECT
game_active => hit_ceiling_or_floor.OUTPUTSELECT
bird_limit_hit <= hit_ceiling_or_floor.DB_MAX_OUTPUT_PORT_TYPE
in_title => process_0.IN1


|flappy_bird_base|background:background_inst
clk => bg_rom:rom_inst.clk
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => Add0.IN14
pixel_row[3] => Add1.IN17
pixel_row[4] => Add0.IN13
pixel_row[4] => Add1.IN16
pixel_row[5] => Add0.IN11
pixel_row[5] => Add0.IN12
pixel_row[6] => Add0.IN9
pixel_row[6] => Add0.IN10
pixel_row[7] => Add0.IN7
pixel_row[7] => Add0.IN8
pixel_row[8] => Add0.IN5
pixel_row[8] => Add0.IN6
pixel_row[9] => Add0.IN3
pixel_row[9] => Add0.IN4
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => bg_rom:rom_inst.addr[0]
pixel_column[4] => bg_rom:rom_inst.addr[1]
pixel_column[5] => bg_rom:rom_inst.addr[2]
pixel_column[6] => bg_rom:rom_inst.addr[3]
pixel_column[7] => Add1.IN20
pixel_column[8] => Add1.IN19
pixel_column[9] => Add1.IN18
bg_red[0] <= bg_rom:rom_inst.dout[8]
bg_red[1] <= bg_rom:rom_inst.dout[9]
bg_red[2] <= bg_rom:rom_inst.dout[10]
bg_red[3] <= bg_rom:rom_inst.dout[11]
bg_green[0] <= bg_rom:rom_inst.dout[4]
bg_green[1] <= bg_rom:rom_inst.dout[5]
bg_green[2] <= bg_rom:rom_inst.dout[6]
bg_green[3] <= bg_rom:rom_inst.dout[7]
bg_blue[0] <= bg_rom:rom_inst.dout[0]
bg_blue[1] <= bg_rom:rom_inst.dout[1]
bg_blue[2] <= bg_rom:rom_inst.dout[2]
bg_blue[3] <= bg_rom:rom_inst.dout[3]


|flappy_bird_base|background:background_inst|bg_rom:rom_inst
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
addr[0] => memory.RADDR
addr[1] => memory.RADDR1
addr[2] => memory.RADDR2
addr[3] => memory.RADDR3
addr[4] => memory.RADDR4
addr[5] => memory.RADDR5
addr[6] => memory.RADDR6
addr[7] => memory.RADDR7
addr[8] => memory.RADDR8
addr[9] => memory.RADDR9
addr[10] => memory.RADDR10
addr[11] => memory.RADDR11
addr[12] => memory.RADDR12
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|pipe_controller:pipe_ctrl_inst
clk => passed_tick.CLK
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
clk => pipe_y[3][0].CLK
clk => pipe_y[3][1].CLK
clk => pipe_y[3][2].CLK
clk => pipe_y[3][3].CLK
clk => pipe_y[3][4].CLK
clk => pipe_y[3][5].CLK
clk => pipe_y[3][6].CLK
clk => pipe_y[3][7].CLK
clk => pipe_y[3][8].CLK
clk => pipe_y[3][9].CLK
clk => pipe_y[3][10].CLK
clk => pipe_y[3][11].CLK
clk => pipe_y[3][12].CLK
clk => pipe_y[3][13].CLK
clk => pipe_y[3][14].CLK
clk => pipe_y[3][15].CLK
clk => pipe_y[3][16].CLK
clk => pipe_y[3][17].CLK
clk => pipe_y[3][18].CLK
clk => pipe_y[3][19].CLK
clk => pipe_y[3][20].CLK
clk => pipe_y[3][21].CLK
clk => pipe_y[3][22].CLK
clk => pipe_y[3][23].CLK
clk => pipe_y[3][24].CLK
clk => pipe_y[3][25].CLK
clk => pipe_y[3][26].CLK
clk => pipe_y[3][27].CLK
clk => pipe_y[3][28].CLK
clk => pipe_y[3][29].CLK
clk => pipe_y[3][30].CLK
clk => pipe_y[3][31].CLK
clk => pipe_y[2][0].CLK
clk => pipe_y[2][1].CLK
clk => pipe_y[2][2].CLK
clk => pipe_y[2][3].CLK
clk => pipe_y[2][4].CLK
clk => pipe_y[2][5].CLK
clk => pipe_y[2][6].CLK
clk => pipe_y[2][7].CLK
clk => pipe_y[2][8].CLK
clk => pipe_y[2][9].CLK
clk => pipe_y[2][10].CLK
clk => pipe_y[2][11].CLK
clk => pipe_y[2][12].CLK
clk => pipe_y[2][13].CLK
clk => pipe_y[2][14].CLK
clk => pipe_y[2][15].CLK
clk => pipe_y[2][16].CLK
clk => pipe_y[2][17].CLK
clk => pipe_y[2][18].CLK
clk => pipe_y[2][19].CLK
clk => pipe_y[2][20].CLK
clk => pipe_y[2][21].CLK
clk => pipe_y[2][22].CLK
clk => pipe_y[2][23].CLK
clk => pipe_y[2][24].CLK
clk => pipe_y[2][25].CLK
clk => pipe_y[2][26].CLK
clk => pipe_y[2][27].CLK
clk => pipe_y[2][28].CLK
clk => pipe_y[2][29].CLK
clk => pipe_y[2][30].CLK
clk => pipe_y[2][31].CLK
clk => pipe_y[1][0].CLK
clk => pipe_y[1][1].CLK
clk => pipe_y[1][2].CLK
clk => pipe_y[1][3].CLK
clk => pipe_y[1][4].CLK
clk => pipe_y[1][5].CLK
clk => pipe_y[1][6].CLK
clk => pipe_y[1][7].CLK
clk => pipe_y[1][8].CLK
clk => pipe_y[1][9].CLK
clk => pipe_y[1][10].CLK
clk => pipe_y[1][11].CLK
clk => pipe_y[1][12].CLK
clk => pipe_y[1][13].CLK
clk => pipe_y[1][14].CLK
clk => pipe_y[1][15].CLK
clk => pipe_y[1][16].CLK
clk => pipe_y[1][17].CLK
clk => pipe_y[1][18].CLK
clk => pipe_y[1][19].CLK
clk => pipe_y[1][20].CLK
clk => pipe_y[1][21].CLK
clk => pipe_y[1][22].CLK
clk => pipe_y[1][23].CLK
clk => pipe_y[1][24].CLK
clk => pipe_y[1][25].CLK
clk => pipe_y[1][26].CLK
clk => pipe_y[1][27].CLK
clk => pipe_y[1][28].CLK
clk => pipe_y[1][29].CLK
clk => pipe_y[1][30].CLK
clk => pipe_y[1][31].CLK
clk => pipe_y[0][0].CLK
clk => pipe_y[0][1].CLK
clk => pipe_y[0][2].CLK
clk => pipe_y[0][3].CLK
clk => pipe_y[0][4].CLK
clk => pipe_y[0][5].CLK
clk => pipe_y[0][6].CLK
clk => pipe_y[0][7].CLK
clk => pipe_y[0][8].CLK
clk => pipe_y[0][9].CLK
clk => pipe_y[0][10].CLK
clk => pipe_y[0][11].CLK
clk => pipe_y[0][12].CLK
clk => pipe_y[0][13].CLK
clk => pipe_y[0][14].CLK
clk => pipe_y[0][15].CLK
clk => pipe_y[0][16].CLK
clk => pipe_y[0][17].CLK
clk => pipe_y[0][18].CLK
clk => pipe_y[0][19].CLK
clk => pipe_y[0][20].CLK
clk => pipe_y[0][21].CLK
clk => pipe_y[0][22].CLK
clk => pipe_y[0][23].CLK
clk => pipe_y[0][24].CLK
clk => pipe_y[0][25].CLK
clk => pipe_y[0][26].CLK
clk => pipe_y[0][27].CLK
clk => pipe_y[0][28].CLK
clk => pipe_y[0][29].CLK
clk => pipe_y[0][30].CLK
clk => pipe_y[0][31].CLK
clk => pipe_x[3][0].CLK
clk => pipe_x[3][1].CLK
clk => pipe_x[3][2].CLK
clk => pipe_x[3][3].CLK
clk => pipe_x[3][4].CLK
clk => pipe_x[3][5].CLK
clk => pipe_x[3][6].CLK
clk => pipe_x[3][7].CLK
clk => pipe_x[3][8].CLK
clk => pipe_x[3][9].CLK
clk => pipe_x[3][10].CLK
clk => pipe_x[3][11].CLK
clk => pipe_x[3][12].CLK
clk => pipe_x[3][13].CLK
clk => pipe_x[3][14].CLK
clk => pipe_x[3][15].CLK
clk => pipe_x[3][16].CLK
clk => pipe_x[3][17].CLK
clk => pipe_x[3][18].CLK
clk => pipe_x[3][19].CLK
clk => pipe_x[3][20].CLK
clk => pipe_x[3][21].CLK
clk => pipe_x[3][22].CLK
clk => pipe_x[3][23].CLK
clk => pipe_x[3][24].CLK
clk => pipe_x[3][25].CLK
clk => pipe_x[3][26].CLK
clk => pipe_x[3][27].CLK
clk => pipe_x[3][28].CLK
clk => pipe_x[3][29].CLK
clk => pipe_x[3][30].CLK
clk => pipe_x[3][31].CLK
clk => pipe_x[2][0].CLK
clk => pipe_x[2][1].CLK
clk => pipe_x[2][2].CLK
clk => pipe_x[2][3].CLK
clk => pipe_x[2][4].CLK
clk => pipe_x[2][5].CLK
clk => pipe_x[2][6].CLK
clk => pipe_x[2][7].CLK
clk => pipe_x[2][8].CLK
clk => pipe_x[2][9].CLK
clk => pipe_x[2][10].CLK
clk => pipe_x[2][11].CLK
clk => pipe_x[2][12].CLK
clk => pipe_x[2][13].CLK
clk => pipe_x[2][14].CLK
clk => pipe_x[2][15].CLK
clk => pipe_x[2][16].CLK
clk => pipe_x[2][17].CLK
clk => pipe_x[2][18].CLK
clk => pipe_x[2][19].CLK
clk => pipe_x[2][20].CLK
clk => pipe_x[2][21].CLK
clk => pipe_x[2][22].CLK
clk => pipe_x[2][23].CLK
clk => pipe_x[2][24].CLK
clk => pipe_x[2][25].CLK
clk => pipe_x[2][26].CLK
clk => pipe_x[2][27].CLK
clk => pipe_x[2][28].CLK
clk => pipe_x[2][29].CLK
clk => pipe_x[2][30].CLK
clk => pipe_x[2][31].CLK
clk => pipe_x[1][0].CLK
clk => pipe_x[1][1].CLK
clk => pipe_x[1][2].CLK
clk => pipe_x[1][3].CLK
clk => pipe_x[1][4].CLK
clk => pipe_x[1][5].CLK
clk => pipe_x[1][6].CLK
clk => pipe_x[1][7].CLK
clk => pipe_x[1][8].CLK
clk => pipe_x[1][9].CLK
clk => pipe_x[1][10].CLK
clk => pipe_x[1][11].CLK
clk => pipe_x[1][12].CLK
clk => pipe_x[1][13].CLK
clk => pipe_x[1][14].CLK
clk => pipe_x[1][15].CLK
clk => pipe_x[1][16].CLK
clk => pipe_x[1][17].CLK
clk => pipe_x[1][18].CLK
clk => pipe_x[1][19].CLK
clk => pipe_x[1][20].CLK
clk => pipe_x[1][21].CLK
clk => pipe_x[1][22].CLK
clk => pipe_x[1][23].CLK
clk => pipe_x[1][24].CLK
clk => pipe_x[1][25].CLK
clk => pipe_x[1][26].CLK
clk => pipe_x[1][27].CLK
clk => pipe_x[1][28].CLK
clk => pipe_x[1][29].CLK
clk => pipe_x[1][30].CLK
clk => pipe_x[1][31].CLK
clk => pipe_x[0][0].CLK
clk => pipe_x[0][1].CLK
clk => pipe_x[0][2].CLK
clk => pipe_x[0][3].CLK
clk => pipe_x[0][4].CLK
clk => pipe_x[0][5].CLK
clk => pipe_x[0][6].CLK
clk => pipe_x[0][7].CLK
clk => pipe_x[0][8].CLK
clk => pipe_x[0][9].CLK
clk => pipe_x[0][10].CLK
clk => pipe_x[0][11].CLK
clk => pipe_x[0][12].CLK
clk => pipe_x[0][13].CLK
clk => pipe_x[0][14].CLK
clk => pipe_x[0][15].CLK
clk => pipe_x[0][16].CLK
clk => pipe_x[0][17].CLK
clk => pipe_x[0][18].CLK
clk => pipe_x[0][19].CLK
clk => pipe_x[0][20].CLK
clk => pipe_x[0][21].CLK
clk => pipe_x[0][22].CLK
clk => pipe_x[0][23].CLK
clk => pipe_x[0][24].CLK
clk => pipe_x[0][25].CLK
clk => pipe_x[0][26].CLK
clk => pipe_x[0][27].CLK
clk => pipe_x[0][28].CLK
clk => pipe_x[0][29].CLK
clk => pipe_x[0][30].CLK
clk => pipe_x[0][31].CLK
reset => process_0.IN0
bird_x[0] => LessThan4.IN32
bird_x[0] => LessThan5.IN62
bird_x[0] => LessThan8.IN32
bird_x[0] => LessThan9.IN62
bird_x[0] => LessThan12.IN32
bird_x[0] => LessThan13.IN62
bird_x[0] => LessThan16.IN32
bird_x[0] => LessThan17.IN62
bird_x[1] => Add9.IN18
bird_x[1] => Add10.IN18
bird_x[2] => Add9.IN17
bird_x[2] => Add10.IN17
bird_x[3] => Add9.IN16
bird_x[3] => Add10.IN16
bird_x[4] => Add9.IN15
bird_x[4] => Add10.IN15
bird_x[5] => Add9.IN14
bird_x[5] => Add10.IN14
bird_x[6] => Add9.IN13
bird_x[6] => Add10.IN13
bird_x[7] => Add9.IN12
bird_x[7] => Add10.IN12
bird_x[8] => Add9.IN11
bird_x[8] => Add10.IN11
bird_x[9] => Add9.IN10
bird_x[9] => Add10.IN10
bird_y[0] => LessThan6.IN32
bird_y[0] => LessThan7.IN62
bird_y[0] => LessThan10.IN32
bird_y[0] => LessThan11.IN62
bird_y[0] => LessThan14.IN32
bird_y[0] => LessThan15.IN62
bird_y[0] => LessThan18.IN32
bird_y[0] => LessThan19.IN62
bird_y[1] => LessThan6.IN31
bird_y[1] => LessThan7.IN61
bird_y[1] => LessThan10.IN31
bird_y[1] => LessThan11.IN61
bird_y[1] => LessThan14.IN31
bird_y[1] => LessThan15.IN61
bird_y[1] => LessThan18.IN31
bird_y[1] => LessThan19.IN61
bird_y[2] => LessThan6.IN30
bird_y[2] => LessThan7.IN60
bird_y[2] => LessThan10.IN30
bird_y[2] => LessThan11.IN60
bird_y[2] => LessThan14.IN30
bird_y[2] => LessThan15.IN60
bird_y[2] => LessThan18.IN30
bird_y[2] => LessThan19.IN60
bird_y[3] => LessThan6.IN29
bird_y[3] => LessThan7.IN59
bird_y[3] => LessThan10.IN29
bird_y[3] => LessThan11.IN59
bird_y[3] => LessThan14.IN29
bird_y[3] => LessThan15.IN59
bird_y[3] => LessThan18.IN29
bird_y[3] => LessThan19.IN59
bird_y[4] => LessThan6.IN28
bird_y[4] => LessThan7.IN58
bird_y[4] => LessThan10.IN28
bird_y[4] => LessThan11.IN58
bird_y[4] => LessThan14.IN28
bird_y[4] => LessThan15.IN58
bird_y[4] => LessThan18.IN28
bird_y[4] => LessThan19.IN58
bird_y[5] => LessThan6.IN27
bird_y[5] => LessThan7.IN57
bird_y[5] => LessThan10.IN27
bird_y[5] => LessThan11.IN57
bird_y[5] => LessThan14.IN27
bird_y[5] => LessThan15.IN57
bird_y[5] => LessThan18.IN27
bird_y[5] => LessThan19.IN57
bird_y[6] => LessThan6.IN26
bird_y[6] => LessThan7.IN56
bird_y[6] => LessThan10.IN26
bird_y[6] => LessThan11.IN56
bird_y[6] => LessThan14.IN26
bird_y[6] => LessThan15.IN56
bird_y[6] => LessThan18.IN26
bird_y[6] => LessThan19.IN56
bird_y[7] => LessThan6.IN25
bird_y[7] => LessThan7.IN55
bird_y[7] => LessThan10.IN25
bird_y[7] => LessThan11.IN55
bird_y[7] => LessThan14.IN25
bird_y[7] => LessThan15.IN55
bird_y[7] => LessThan18.IN25
bird_y[7] => LessThan19.IN55
bird_y[8] => LessThan6.IN24
bird_y[8] => LessThan7.IN54
bird_y[8] => LessThan10.IN24
bird_y[8] => LessThan11.IN54
bird_y[8] => LessThan14.IN24
bird_y[8] => LessThan15.IN54
bird_y[8] => LessThan18.IN24
bird_y[8] => LessThan19.IN54
pipe_hit <= hit.DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[0] <= pipe_x[0][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[1] <= pipe_x[0][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[2] <= pipe_x[0][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[3] <= pipe_x[0][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[4] <= pipe_x[0][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[5] <= pipe_x[0][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[6] <= pipe_x[0][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[7] <= pipe_x[0][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[8] <= pipe_x[0][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[9] <= pipe_x[0][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[10] <= pipe_x[1][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[11] <= pipe_x[1][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[12] <= pipe_x[1][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[13] <= pipe_x[1][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[14] <= pipe_x[1][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[15] <= pipe_x[1][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[16] <= pipe_x[1][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[17] <= pipe_x[1][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[18] <= pipe_x[1][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[19] <= pipe_x[1][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[20] <= pipe_x[2][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[21] <= pipe_x[2][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[22] <= pipe_x[2][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[23] <= pipe_x[2][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[24] <= pipe_x[2][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[25] <= pipe_x[2][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[26] <= pipe_x[2][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[27] <= pipe_x[2][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[28] <= pipe_x[2][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[29] <= pipe_x[2][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[30] <= pipe_x[3][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[31] <= pipe_x[3][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[32] <= pipe_x[3][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[33] <= pipe_x[3][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[34] <= pipe_x[3][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[35] <= pipe_x[3][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[36] <= pipe_x[3][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[37] <= pipe_x[3][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[38] <= pipe_x[3][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_x_out[39] <= pipe_x[3][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[0] <= pipe_y[0][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[1] <= pipe_y[0][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[2] <= pipe_y[0][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[3] <= pipe_y[0][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[4] <= pipe_y[0][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[5] <= pipe_y[0][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[6] <= pipe_y[0][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[7] <= pipe_y[0][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[8] <= pipe_y[0][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[9] <= pipe_y[0][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[10] <= pipe_y[1][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[11] <= pipe_y[1][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[12] <= pipe_y[1][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[13] <= pipe_y[1][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[14] <= pipe_y[1][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[15] <= pipe_y[1][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[16] <= pipe_y[1][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[17] <= pipe_y[1][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[18] <= pipe_y[1][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[19] <= pipe_y[1][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[20] <= pipe_y[2][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[21] <= pipe_y[2][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[22] <= pipe_y[2][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[23] <= pipe_y[2][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[24] <= pipe_y[2][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[25] <= pipe_y[2][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[26] <= pipe_y[2][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[27] <= pipe_y[2][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[28] <= pipe_y[2][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[29] <= pipe_y[2][9].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[30] <= pipe_y[3][0].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[31] <= pipe_y[3][1].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[32] <= pipe_y[3][2].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[33] <= pipe_y[3][3].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[34] <= pipe_y[3][4].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[35] <= pipe_y[3][5].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[36] <= pipe_y[3][6].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[37] <= pipe_y[3][7].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[38] <= pipe_y[3][8].DB_MAX_OUTPUT_PORT_TYPE
pipe_y_out[39] <= pipe_y[3][9].DB_MAX_OUTPUT_PORT_TYPE
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_x.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => pipe_y.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => lfsr.OUTPUTSELECT
game_active => passed_tick.OUTPUTSELECT
in_title => process_0.IN1
pipe_passed_tick <= passed_tick.DB_MAX_OUTPUT_PORT_TYPE
speed[0] => Add6.IN32
speed[0] => Add4.IN32
speed[0] => Add2.IN32
speed[0] => Add0.IN32
speed[1] => Add6.IN31
speed[1] => Add4.IN31
speed[1] => Add2.IN31
speed[1] => Add0.IN31
speed[2] => Add6.IN30
speed[2] => Add4.IN30
speed[2] => Add2.IN30
speed[2] => Add0.IN30
speed[3] => Add6.IN29
speed[3] => Add4.IN29
speed[3] => Add2.IN29
speed[3] => Add0.IN29
speed[4] => Add6.IN28
speed[4] => Add4.IN28
speed[4] => Add2.IN28
speed[4] => Add0.IN28
speed[5] => Add6.IN27
speed[5] => Add4.IN27
speed[5] => Add2.IN27
speed[5] => Add0.IN27
speed[6] => Add6.IN26
speed[6] => Add4.IN26
speed[6] => Add2.IN26
speed[6] => Add0.IN26
speed[7] => Add6.IN25
speed[7] => Add4.IN25
speed[7] => Add2.IN25
speed[7] => Add0.IN25
speed[8] => Add6.IN24
speed[8] => Add4.IN24
speed[8] => Add2.IN24
speed[8] => Add0.IN24
speed[9] => Add6.IN23
speed[9] => Add4.IN23
speed[9] => Add2.IN23
speed[9] => Add0.IN23
speed[10] => Add6.IN22
speed[10] => Add4.IN22
speed[10] => Add2.IN22
speed[10] => Add0.IN22
speed[11] => Add6.IN21
speed[11] => Add4.IN21
speed[11] => Add2.IN21
speed[11] => Add0.IN21
speed[12] => Add6.IN20
speed[12] => Add4.IN20
speed[12] => Add2.IN20
speed[12] => Add0.IN20
speed[13] => Add6.IN19
speed[13] => Add4.IN19
speed[13] => Add2.IN19
speed[13] => Add0.IN19
speed[14] => Add6.IN18
speed[14] => Add4.IN18
speed[14] => Add2.IN18
speed[14] => Add0.IN18
speed[15] => Add6.IN17
speed[15] => Add4.IN17
speed[15] => Add2.IN17
speed[15] => Add0.IN17
speed[16] => Add6.IN16
speed[16] => Add4.IN16
speed[16] => Add2.IN16
speed[16] => Add0.IN16
speed[17] => Add6.IN15
speed[17] => Add4.IN15
speed[17] => Add2.IN15
speed[17] => Add0.IN15
speed[18] => Add6.IN14
speed[18] => Add4.IN14
speed[18] => Add2.IN14
speed[18] => Add0.IN14
speed[19] => Add6.IN13
speed[19] => Add4.IN13
speed[19] => Add2.IN13
speed[19] => Add0.IN13
speed[20] => Add6.IN12
speed[20] => Add4.IN12
speed[20] => Add2.IN12
speed[20] => Add0.IN12
speed[21] => Add6.IN11
speed[21] => Add4.IN11
speed[21] => Add2.IN11
speed[21] => Add0.IN11
speed[22] => Add6.IN10
speed[22] => Add4.IN10
speed[22] => Add2.IN10
speed[22] => Add0.IN10
speed[23] => Add6.IN9
speed[23] => Add4.IN9
speed[23] => Add2.IN9
speed[23] => Add0.IN9
speed[24] => Add6.IN8
speed[24] => Add4.IN8
speed[24] => Add2.IN8
speed[24] => Add0.IN8
speed[25] => Add6.IN7
speed[25] => Add4.IN7
speed[25] => Add2.IN7
speed[25] => Add0.IN7
speed[26] => Add6.IN6
speed[26] => Add4.IN6
speed[26] => Add2.IN6
speed[26] => Add0.IN6
speed[27] => Add6.IN5
speed[27] => Add4.IN5
speed[27] => Add2.IN5
speed[27] => Add0.IN5
speed[28] => Add6.IN4
speed[28] => Add4.IN4
speed[28] => Add2.IN4
speed[28] => Add0.IN4
speed[29] => Add6.IN3
speed[29] => Add4.IN3
speed[29] => Add2.IN3
speed[29] => Add0.IN3
speed[30] => Add6.IN2
speed[30] => Add4.IN2
speed[30] => Add2.IN2
speed[30] => Add0.IN2
speed[31] => Add6.IN1
speed[31] => Add4.IN1
speed[31] => Add2.IN1
speed[31] => Add0.IN1


|flappy_bird_base|display_text:display_text_inst
clk => char_rom:char_rom_inst.clock
clk => character_address[0].CLK
clk => character_address[1].CLK
clk => character_address[2].CLK
clk => character_address[3].CLK
clk => character_address[4].CLK
clk => character_address[5].CLK
clk => font_col[0].CLK
clk => font_col[1].CLK
clk => font_col[2].CLK
clk => font_row[0].CLK
clk => font_row[1].CLK
clk => font_row[2].CLK
clk => text_rgb[0]~reg0.CLK
clk => text_rgb[1]~reg0.CLK
clk => text_rgb[2]~reg0.CLK
clk => text_rgb[3]~reg0.CLK
clk => text_rgb[4]~reg0.CLK
clk => text_rgb[5]~reg0.CLK
clk => text_rgb[6]~reg0.CLK
clk => text_rgb[7]~reg0.CLK
clk => text_rgb[8]~reg0.CLK
clk => text_rgb[9]~reg0.CLK
clk => text_rgb[10]~reg0.CLK
clk => text_rgb[11]~reg0.CLK
clk => text_on~reg0.CLK
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan24.IN20
pixel_row[0] => LessThan25.IN20
pixel_row[0] => Add24.IN20
pixel_row[0] => LessThan48.IN20
pixel_row[0] => LessThan49.IN20
pixel_row[0] => Add1.IN24
pixel_row[0] => Add37.IN24
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => Add0.IN18
pixel_row[1] => LessThan24.IN19
pixel_row[1] => LessThan25.IN19
pixel_row[1] => Add24.IN19
pixel_row[1] => LessThan48.IN19
pixel_row[1] => LessThan49.IN19
pixel_row[1] => Add36.IN18
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => Add0.IN17
pixel_row[2] => LessThan24.IN18
pixel_row[2] => LessThan25.IN18
pixel_row[2] => Add24.IN18
pixel_row[2] => LessThan48.IN18
pixel_row[2] => LessThan49.IN18
pixel_row[2] => Add36.IN17
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => Add0.IN16
pixel_row[3] => LessThan24.IN17
pixel_row[3] => LessThan25.IN17
pixel_row[3] => Add24.IN17
pixel_row[3] => LessThan48.IN17
pixel_row[3] => LessThan49.IN17
pixel_row[3] => Add36.IN16
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => Add0.IN15
pixel_row[4] => LessThan24.IN16
pixel_row[4] => LessThan25.IN16
pixel_row[4] => Add24.IN16
pixel_row[4] => LessThan48.IN16
pixel_row[4] => LessThan49.IN16
pixel_row[4] => Add36.IN15
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => Add0.IN14
pixel_row[5] => LessThan24.IN15
pixel_row[5] => LessThan25.IN15
pixel_row[5] => Add24.IN15
pixel_row[5] => LessThan48.IN15
pixel_row[5] => LessThan49.IN15
pixel_row[5] => Add36.IN14
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => Add0.IN13
pixel_row[6] => LessThan24.IN14
pixel_row[6] => LessThan25.IN14
pixel_row[6] => Add24.IN14
pixel_row[6] => LessThan48.IN14
pixel_row[6] => LessThan49.IN14
pixel_row[6] => Add36.IN13
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => Add0.IN12
pixel_row[7] => LessThan24.IN13
pixel_row[7] => LessThan25.IN13
pixel_row[7] => Add24.IN13
pixel_row[7] => LessThan48.IN13
pixel_row[7] => LessThan49.IN13
pixel_row[7] => Add36.IN12
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => Add0.IN11
pixel_row[8] => LessThan24.IN12
pixel_row[8] => LessThan25.IN12
pixel_row[8] => Add24.IN12
pixel_row[8] => LessThan48.IN12
pixel_row[8] => LessThan49.IN12
pixel_row[8] => Add36.IN11
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => Add0.IN10
pixel_row[9] => LessThan24.IN11
pixel_row[9] => LessThan25.IN11
pixel_row[9] => Add24.IN11
pixel_row[9] => LessThan48.IN11
pixel_row[9] => LessThan49.IN11
pixel_row[9] => Add36.IN10
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan44.IN20
pixel_column[0] => LessThan45.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan46.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => font_col.DATAB
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan51.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan54.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan57.IN20
pixel_column[0] => LessThan58.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan61.IN20
pixel_column[0] => LessThan62.IN20
pixel_column[0] => LessThan63.IN20
pixel_column[0] => LessThan64.IN20
pixel_column[0] => LessThan65.IN20
pixel_column[0] => Add3.IN24
pixel_column[0] => Add5.IN24
pixel_column[0] => Add7.IN24
pixel_column[0] => Add9.IN24
pixel_column[0] => Add11.IN24
pixel_column[0] => Add13.IN24
pixel_column[0] => Add15.IN24
pixel_column[0] => Add17.IN24
pixel_column[0] => Add19.IN24
pixel_column[0] => Add21.IN24
pixel_column[0] => Add23.IN24
pixel_column[0] => Add39.IN24
pixel_column[0] => Add41.IN24
pixel_column[0] => Add43.IN24
pixel_column[0] => Add45.IN24
pixel_column[0] => Add47.IN24
pixel_column[0] => Add49.IN24
pixel_column[0] => Add51.IN24
pixel_column[0] => Add53.IN24
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => Add3.IN22
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => Add5.IN22
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => Add7.IN22
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => Add9.IN22
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => Add11.IN22
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => Add13.IN22
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => Add15.IN22
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => Add17.IN22
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => Add19.IN22
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => Add21.IN22
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => Add23.IN22
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan44.IN19
pixel_column[1] => LessThan45.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan46.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => font_col.DATAB
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan51.IN19
pixel_column[1] => Add38.IN18
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => Add40.IN18
pixel_column[1] => LessThan54.IN19
pixel_column[1] => LessThan55.IN19
pixel_column[1] => Add42.IN18
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan57.IN19
pixel_column[1] => Add44.IN18
pixel_column[1] => LessThan58.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[1] => Add46.IN18
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan61.IN19
pixel_column[1] => Add48.IN18
pixel_column[1] => LessThan62.IN19
pixel_column[1] => LessThan63.IN19
pixel_column[1] => Add50.IN18
pixel_column[1] => LessThan64.IN19
pixel_column[1] => LessThan65.IN19
pixel_column[1] => Add52.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => Add3.IN21
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => Add5.IN21
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => Add7.IN21
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => Add9.IN21
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => Add11.IN21
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => Add13.IN21
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => Add15.IN21
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => Add17.IN21
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => Add19.IN21
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => Add21.IN21
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => Add23.IN21
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => Add25.IN16
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => Add26.IN16
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => Add27.IN16
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => Add28.IN16
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => Add29.IN16
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => Add30.IN16
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => Add31.IN16
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => Add32.IN16
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => Add33.IN16
pixel_column[2] => LessThan44.IN18
pixel_column[2] => LessThan45.IN18
pixel_column[2] => Add34.IN16
pixel_column[2] => LessThan46.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => Add35.IN16
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan51.IN18
pixel_column[2] => Add38.IN17
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => Add40.IN17
pixel_column[2] => LessThan54.IN18
pixel_column[2] => LessThan55.IN18
pixel_column[2] => Add42.IN17
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan57.IN18
pixel_column[2] => Add44.IN17
pixel_column[2] => LessThan58.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[2] => Add46.IN17
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan61.IN18
pixel_column[2] => Add48.IN17
pixel_column[2] => LessThan62.IN18
pixel_column[2] => LessThan63.IN18
pixel_column[2] => Add50.IN17
pixel_column[2] => LessThan64.IN18
pixel_column[2] => LessThan65.IN18
pixel_column[2] => Add52.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => Add2.IN14
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => Add4.IN14
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => Add6.IN14
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => Add8.IN14
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => Add10.IN14
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => Add12.IN14
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => Add14.IN14
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => Add16.IN14
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => Add18.IN14
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => Add20.IN14
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => Add22.IN14
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => Add25.IN15
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => Add26.IN15
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => Add27.IN15
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => Add28.IN15
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => Add29.IN15
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => Add30.IN15
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => Add31.IN15
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => Add32.IN15
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => Add33.IN15
pixel_column[3] => LessThan44.IN17
pixel_column[3] => LessThan45.IN17
pixel_column[3] => Add34.IN15
pixel_column[3] => LessThan46.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => Add35.IN15
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan51.IN17
pixel_column[3] => Add38.IN16
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => Add40.IN16
pixel_column[3] => LessThan54.IN17
pixel_column[3] => LessThan55.IN17
pixel_column[3] => Add42.IN16
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan57.IN17
pixel_column[3] => Add44.IN16
pixel_column[3] => LessThan58.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[3] => Add46.IN16
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan61.IN17
pixel_column[3] => Add48.IN16
pixel_column[3] => LessThan62.IN17
pixel_column[3] => LessThan63.IN17
pixel_column[3] => Add50.IN16
pixel_column[3] => LessThan64.IN17
pixel_column[3] => LessThan65.IN17
pixel_column[3] => Add52.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => Add2.IN13
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => Add4.IN13
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => Add6.IN13
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => Add8.IN13
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => Add10.IN13
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => Add12.IN13
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => Add14.IN13
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => Add16.IN13
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => Add18.IN13
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => Add20.IN13
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => Add22.IN13
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => Add25.IN14
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => Add26.IN14
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => Add27.IN14
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => Add28.IN14
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => Add29.IN14
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => Add30.IN14
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => Add31.IN14
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => Add32.IN14
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => Add33.IN14
pixel_column[4] => LessThan44.IN16
pixel_column[4] => LessThan45.IN16
pixel_column[4] => Add34.IN14
pixel_column[4] => LessThan46.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => Add35.IN14
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan51.IN16
pixel_column[4] => Add38.IN15
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => Add40.IN15
pixel_column[4] => LessThan54.IN16
pixel_column[4] => LessThan55.IN16
pixel_column[4] => Add42.IN15
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan57.IN16
pixel_column[4] => Add44.IN15
pixel_column[4] => LessThan58.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[4] => Add46.IN15
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan61.IN16
pixel_column[4] => Add48.IN15
pixel_column[4] => LessThan62.IN16
pixel_column[4] => LessThan63.IN16
pixel_column[4] => Add50.IN15
pixel_column[4] => LessThan64.IN16
pixel_column[4] => LessThan65.IN16
pixel_column[4] => Add52.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => Add2.IN12
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => Add4.IN12
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => Add6.IN12
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => Add8.IN12
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => Add10.IN12
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => Add12.IN12
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => Add14.IN12
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => Add16.IN12
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => Add18.IN12
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => Add20.IN12
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => Add22.IN12
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => Add25.IN13
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => Add26.IN13
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => Add27.IN13
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => Add28.IN13
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => Add29.IN13
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => Add30.IN13
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => Add31.IN13
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => Add32.IN13
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => Add33.IN13
pixel_column[5] => LessThan44.IN15
pixel_column[5] => LessThan45.IN15
pixel_column[5] => Add34.IN13
pixel_column[5] => LessThan46.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => Add35.IN13
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan51.IN15
pixel_column[5] => Add38.IN14
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => Add40.IN14
pixel_column[5] => LessThan54.IN15
pixel_column[5] => LessThan55.IN15
pixel_column[5] => Add42.IN14
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan57.IN15
pixel_column[5] => Add44.IN14
pixel_column[5] => LessThan58.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[5] => Add46.IN14
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan61.IN15
pixel_column[5] => Add48.IN14
pixel_column[5] => LessThan62.IN15
pixel_column[5] => LessThan63.IN15
pixel_column[5] => Add50.IN14
pixel_column[5] => LessThan64.IN15
pixel_column[5] => LessThan65.IN15
pixel_column[5] => Add52.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => Add2.IN11
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => Add4.IN11
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => Add6.IN11
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => Add8.IN11
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => Add10.IN11
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => Add12.IN11
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => Add14.IN11
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => Add16.IN11
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => Add18.IN11
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => Add20.IN11
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => Add22.IN11
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => Add25.IN12
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => Add26.IN12
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => Add27.IN12
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => Add28.IN12
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => Add29.IN12
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => Add30.IN12
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => Add31.IN12
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => Add32.IN12
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => Add33.IN12
pixel_column[6] => LessThan44.IN14
pixel_column[6] => LessThan45.IN14
pixel_column[6] => Add34.IN12
pixel_column[6] => LessThan46.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => Add35.IN12
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan51.IN14
pixel_column[6] => Add38.IN13
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => Add40.IN13
pixel_column[6] => LessThan54.IN14
pixel_column[6] => LessThan55.IN14
pixel_column[6] => Add42.IN13
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan57.IN14
pixel_column[6] => Add44.IN13
pixel_column[6] => LessThan58.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[6] => Add46.IN13
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan61.IN14
pixel_column[6] => Add48.IN13
pixel_column[6] => LessThan62.IN14
pixel_column[6] => LessThan63.IN14
pixel_column[6] => Add50.IN13
pixel_column[6] => LessThan64.IN14
pixel_column[6] => LessThan65.IN14
pixel_column[6] => Add52.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => Add2.IN10
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => Add4.IN10
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => Add6.IN10
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => Add8.IN10
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => Add10.IN10
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => Add12.IN10
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => Add14.IN10
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => Add16.IN10
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => Add18.IN10
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => Add20.IN10
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => Add22.IN10
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => Add25.IN11
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => Add26.IN11
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => Add27.IN11
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => Add28.IN11
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => Add29.IN11
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => Add30.IN11
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => Add31.IN11
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => Add32.IN11
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => Add33.IN11
pixel_column[7] => LessThan44.IN13
pixel_column[7] => LessThan45.IN13
pixel_column[7] => Add34.IN11
pixel_column[7] => LessThan46.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => Add35.IN11
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan51.IN13
pixel_column[7] => Add38.IN12
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => Add40.IN12
pixel_column[7] => LessThan54.IN13
pixel_column[7] => LessThan55.IN13
pixel_column[7] => Add42.IN12
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan57.IN13
pixel_column[7] => Add44.IN12
pixel_column[7] => LessThan58.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[7] => Add46.IN12
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan61.IN13
pixel_column[7] => Add48.IN12
pixel_column[7] => LessThan62.IN13
pixel_column[7] => LessThan63.IN13
pixel_column[7] => Add50.IN12
pixel_column[7] => LessThan64.IN13
pixel_column[7] => LessThan65.IN13
pixel_column[7] => Add52.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => Add2.IN9
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => Add4.IN9
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => Add6.IN9
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => Add8.IN9
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => Add10.IN9
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => Add12.IN9
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => Add14.IN9
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => Add16.IN9
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => Add18.IN9
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => Add20.IN9
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => Add22.IN9
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => Add25.IN10
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => Add26.IN10
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => Add27.IN10
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => Add28.IN10
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => Add29.IN10
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => Add30.IN10
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => Add31.IN10
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => Add32.IN10
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => Add33.IN10
pixel_column[8] => LessThan44.IN12
pixel_column[8] => LessThan45.IN12
pixel_column[8] => Add34.IN10
pixel_column[8] => LessThan46.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => Add35.IN10
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan51.IN12
pixel_column[8] => Add38.IN11
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => Add40.IN11
pixel_column[8] => LessThan54.IN12
pixel_column[8] => LessThan55.IN12
pixel_column[8] => Add42.IN11
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan57.IN12
pixel_column[8] => Add44.IN11
pixel_column[8] => LessThan58.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[8] => Add46.IN11
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan61.IN12
pixel_column[8] => Add48.IN11
pixel_column[8] => LessThan62.IN12
pixel_column[8] => LessThan63.IN12
pixel_column[8] => Add50.IN11
pixel_column[8] => LessThan64.IN12
pixel_column[8] => LessThan65.IN12
pixel_column[8] => Add52.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => Add2.IN8
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => Add4.IN8
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => Add6.IN8
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => Add8.IN8
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => Add10.IN8
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => Add12.IN8
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => Add14.IN8
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => Add16.IN8
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => Add18.IN8
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => Add20.IN8
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => Add22.IN8
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => Add25.IN9
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => Add26.IN9
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => Add27.IN9
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => Add28.IN9
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => Add29.IN9
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => Add30.IN9
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => Add31.IN9
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => Add32.IN9
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => Add33.IN9
pixel_column[9] => LessThan44.IN11
pixel_column[9] => LessThan45.IN11
pixel_column[9] => Add34.IN9
pixel_column[9] => LessThan46.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => Add35.IN9
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan51.IN11
pixel_column[9] => Add38.IN10
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => Add40.IN10
pixel_column[9] => LessThan54.IN11
pixel_column[9] => LessThan55.IN11
pixel_column[9] => Add42.IN10
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan57.IN11
pixel_column[9] => Add44.IN10
pixel_column[9] => LessThan58.IN11
pixel_column[9] => LessThan59.IN11
pixel_column[9] => Add46.IN10
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan61.IN11
pixel_column[9] => Add48.IN10
pixel_column[9] => LessThan62.IN11
pixel_column[9] => LessThan63.IN11
pixel_column[9] => Add50.IN10
pixel_column[9] => LessThan64.IN11
pixel_column[9] => LessThan65.IN11
pixel_column[9] => Add52.IN10
score[0] => ~NO_FANOUT~
score[1] => ~NO_FANOUT~
score[2] => ~NO_FANOUT~
score[3] => ~NO_FANOUT~
score[4] => ~NO_FANOUT~
score[5] => ~NO_FANOUT~
score[6] => ~NO_FANOUT~
score[7] => ~NO_FANOUT~
score[8] => ~NO_FANOUT~
score[9] => ~NO_FANOUT~
score[10] => ~NO_FANOUT~
score[11] => ~NO_FANOUT~
text_rgb[0] <= text_rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[1] <= text_rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[2] <= text_rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[3] <= text_rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[4] <= text_rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[5] <= text_rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[6] <= text_rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[7] <= text_rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[8] <= text_rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[9] <= text_rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[10] <= text_rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_rgb[11] <= text_rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_on <= text_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
title_on => font_row.OUTPUTSELECT
title_on => font_row.OUTPUTSELECT
title_on => font_row.OUTPUTSELECT
title_on => font_col.OUTPUTSELECT
title_on => font_col.OUTPUTSELECT
title_on => font_col.OUTPUTSELECT
title_on => character_address.OUTPUTSELECT
title_on => character_address.OUTPUTSELECT
title_on => character_address.OUTPUTSELECT
title_on => character_address.OUTPUTSELECT
title_on => character_address.OUTPUTSELECT
title_on => character_address.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
title_on => text_rgb.OUTPUTSELECT
score_on => font_row.OUTPUTSELECT
score_on => font_row.OUTPUTSELECT
score_on => font_row.OUTPUTSELECT
score_on => font_col.OUTPUTSELECT
score_on => font_col.OUTPUTSELECT
score_on => font_col.OUTPUTSELECT
score_on => character_address.OUTPUTSELECT
score_on => character_address.OUTPUTSELECT
score_on => character_address.OUTPUTSELECT
score_on => character_address.OUTPUTSELECT
score_on => character_address.OUTPUTSELECT
score_on => character_address.OUTPUTSELECT
score_on => text_on.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_on.OUTPUTSELECT
score_on => text_on.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_on => text_rgb.OUTPUTSELECT
score_string[11][0] => character_address.DATAB
score_string[11][1] => character_address.DATAB
score_string[11][2] => character_address.DATAB
score_string[11][3] => character_address.DATAB
score_string[11][4] => character_address.DATAB
score_string[11][5] => character_address.DATAB
score_string[11][6] => ~NO_FANOUT~
score_string[11][7] => ~NO_FANOUT~
score_string[10][0] => character_address.DATAB
score_string[10][1] => character_address.DATAB
score_string[10][2] => character_address.DATAB
score_string[10][3] => character_address.DATAB
score_string[10][4] => character_address.DATAB
score_string[10][5] => character_address.DATAB
score_string[10][6] => ~NO_FANOUT~
score_string[10][7] => ~NO_FANOUT~
score_string[9][0] => character_address.DATAB
score_string[9][1] => character_address.DATAB
score_string[9][2] => character_address.DATAB
score_string[9][3] => character_address.DATAB
score_string[9][4] => character_address.DATAB
score_string[9][5] => character_address.DATAB
score_string[9][6] => ~NO_FANOUT~
score_string[9][7] => ~NO_FANOUT~
score_string[8][0] => character_address.DATAB
score_string[8][1] => character_address.DATAB
score_string[8][2] => character_address.DATAB
score_string[8][3] => character_address.DATAB
score_string[8][4] => character_address.DATAB
score_string[8][5] => character_address.DATAB
score_string[8][6] => ~NO_FANOUT~
score_string[8][7] => ~NO_FANOUT~
score_string[7][0] => character_address.DATAB
score_string[7][1] => character_address.DATAB
score_string[7][2] => character_address.DATAB
score_string[7][3] => character_address.DATAB
score_string[7][4] => character_address.DATAB
score_string[7][5] => character_address.DATAB
score_string[7][6] => ~NO_FANOUT~
score_string[7][7] => ~NO_FANOUT~
score_string[6][0] => character_address.DATAB
score_string[6][1] => character_address.DATAB
score_string[6][2] => character_address.DATAB
score_string[6][3] => character_address.DATAB
score_string[6][4] => character_address.DATAB
score_string[6][5] => character_address.DATAB
score_string[6][6] => ~NO_FANOUT~
score_string[6][7] => ~NO_FANOUT~
score_string[5][0] => character_address.DATAB
score_string[5][1] => character_address.DATAB
score_string[5][2] => character_address.DATAB
score_string[5][3] => character_address.DATAB
score_string[5][4] => character_address.DATAB
score_string[5][5] => character_address.DATAB
score_string[5][6] => ~NO_FANOUT~
score_string[5][7] => ~NO_FANOUT~
score_string[4][0] => character_address.DATAB
score_string[4][1] => character_address.DATAB
score_string[4][2] => character_address.DATAB
score_string[4][3] => character_address.DATAB
score_string[4][4] => character_address.DATAB
score_string[4][5] => character_address.DATAB
score_string[4][6] => ~NO_FANOUT~
score_string[4][7] => ~NO_FANOUT~
score_string[3][0] => character_address.DATAB
score_string[3][1] => character_address.DATAB
score_string[3][2] => character_address.DATAB
score_string[3][3] => character_address.DATAB
score_string[3][4] => character_address.DATAB
score_string[3][5] => character_address.DATAB
score_string[3][6] => ~NO_FANOUT~
score_string[3][7] => ~NO_FANOUT~
score_string[2][0] => character_address.DATAB
score_string[2][1] => character_address.DATAB
score_string[2][2] => character_address.DATAB
score_string[2][3] => character_address.DATAB
score_string[2][4] => character_address.DATAB
score_string[2][5] => character_address.DATAB
score_string[2][6] => ~NO_FANOUT~
score_string[2][7] => ~NO_FANOUT~
score_string[1][0] => character_address.DATAB
score_string[1][1] => character_address.DATAB
score_string[1][2] => character_address.DATAB
score_string[1][3] => character_address.DATAB
score_string[1][4] => character_address.DATAB
score_string[1][5] => character_address.DATAB
score_string[1][6] => ~NO_FANOUT~
score_string[1][7] => ~NO_FANOUT~
hp_on => font_row.OUTPUTSELECT
hp_on => font_row.OUTPUTSELECT
hp_on => font_row.OUTPUTSELECT
hp_on => font_col.OUTPUTSELECT
hp_on => font_col.OUTPUTSELECT
hp_on => font_col.OUTPUTSELECT
hp_on => character_address.OUTPUTSELECT
hp_on => character_address.OUTPUTSELECT
hp_on => character_address.OUTPUTSELECT
hp_on => character_address.OUTPUTSELECT
hp_on => character_address.OUTPUTSELECT
hp_on => character_address.OUTPUTSELECT
hp_on => text_on.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_on => text_rgb.OUTPUTSELECT
hp_string[8][0] => character_address.DATAB
hp_string[8][1] => character_address.DATAB
hp_string[8][2] => character_address.DATAB
hp_string[8][3] => character_address.DATAB
hp_string[8][4] => character_address.DATAB
hp_string[8][5] => character_address.DATAB
hp_string[8][6] => ~NO_FANOUT~
hp_string[8][7] => ~NO_FANOUT~
hp_string[7][0] => character_address.DATAB
hp_string[7][1] => character_address.DATAB
hp_string[7][2] => character_address.DATAB
hp_string[7][3] => character_address.DATAB
hp_string[7][4] => character_address.DATAB
hp_string[7][5] => character_address.DATAB
hp_string[7][6] => ~NO_FANOUT~
hp_string[7][7] => ~NO_FANOUT~
hp_string[6][0] => character_address.DATAB
hp_string[6][1] => character_address.DATAB
hp_string[6][2] => character_address.DATAB
hp_string[6][3] => character_address.DATAB
hp_string[6][4] => character_address.DATAB
hp_string[6][5] => character_address.DATAB
hp_string[6][6] => ~NO_FANOUT~
hp_string[6][7] => ~NO_FANOUT~
hp_string[5][0] => character_address.DATAB
hp_string[5][1] => character_address.DATAB
hp_string[5][2] => character_address.DATAB
hp_string[5][3] => character_address.DATAB
hp_string[5][4] => character_address.DATAB
hp_string[5][5] => character_address.DATAB
hp_string[5][6] => ~NO_FANOUT~
hp_string[5][7] => ~NO_FANOUT~
hp_string[4][0] => character_address.DATAB
hp_string[4][1] => character_address.DATAB
hp_string[4][2] => character_address.DATAB
hp_string[4][3] => character_address.DATAB
hp_string[4][4] => character_address.DATAB
hp_string[4][5] => character_address.DATAB
hp_string[4][6] => ~NO_FANOUT~
hp_string[4][7] => ~NO_FANOUT~
hp_string[3][0] => character_address.DATAB
hp_string[3][1] => character_address.DATAB
hp_string[3][2] => character_address.DATAB
hp_string[3][3] => character_address.DATAB
hp_string[3][4] => character_address.DATAB
hp_string[3][5] => character_address.DATAB
hp_string[3][6] => ~NO_FANOUT~
hp_string[3][7] => ~NO_FANOUT~
hp_string[2][0] => character_address.DATAB
hp_string[2][1] => character_address.DATAB
hp_string[2][2] => character_address.DATAB
hp_string[2][3] => character_address.DATAB
hp_string[2][4] => character_address.DATAB
hp_string[2][5] => character_address.DATAB
hp_string[2][6] => ~NO_FANOUT~
hp_string[2][7] => ~NO_FANOUT~
hp_string[1][0] => character_address.DATAB
hp_string[1][1] => character_address.DATAB
hp_string[1][2] => character_address.DATAB
hp_string[1][3] => character_address.DATAB
hp_string[1][4] => character_address.DATAB
hp_string[1][5] => character_address.DATAB
hp_string[1][6] => ~NO_FANOUT~
hp_string[1][7] => ~NO_FANOUT~


|flappy_bird_base|display_text:display_text_inst|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|display_text:display_text_inst|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappy_bird_base|display_text:display_text_inst|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappy_bird_base|menu_controller:menu_ui
clk => game_clicked.CLK
clk => training_clicked.CLK
in_title => process_0.IN0
mouse_x[0] => LessThan0.IN20
mouse_x[0] => LessThan1.IN20
mouse_x[1] => LessThan0.IN19
mouse_x[1] => LessThan1.IN19
mouse_x[2] => LessThan0.IN18
mouse_x[2] => LessThan1.IN18
mouse_x[3] => LessThan0.IN17
mouse_x[3] => LessThan1.IN17
mouse_x[4] => LessThan0.IN16
mouse_x[4] => LessThan1.IN16
mouse_x[5] => LessThan0.IN15
mouse_x[5] => LessThan1.IN15
mouse_x[6] => LessThan0.IN14
mouse_x[6] => LessThan1.IN14
mouse_x[7] => LessThan0.IN13
mouse_x[7] => LessThan1.IN13
mouse_x[8] => LessThan0.IN12
mouse_x[8] => LessThan1.IN12
mouse_x[9] => LessThan0.IN11
mouse_x[9] => LessThan1.IN11
mouse_y[0] => LessThan2.IN20
mouse_y[0] => LessThan3.IN20
mouse_y[0] => LessThan4.IN20
mouse_y[0] => LessThan5.IN20
mouse_y[1] => LessThan2.IN19
mouse_y[1] => LessThan3.IN19
mouse_y[1] => LessThan4.IN19
mouse_y[1] => LessThan5.IN19
mouse_y[2] => LessThan2.IN18
mouse_y[2] => LessThan3.IN18
mouse_y[2] => LessThan4.IN18
mouse_y[2] => LessThan5.IN18
mouse_y[3] => LessThan2.IN17
mouse_y[3] => LessThan3.IN17
mouse_y[3] => LessThan4.IN17
mouse_y[3] => LessThan5.IN17
mouse_y[4] => LessThan2.IN16
mouse_y[4] => LessThan3.IN16
mouse_y[4] => LessThan4.IN16
mouse_y[4] => LessThan5.IN16
mouse_y[5] => LessThan2.IN15
mouse_y[5] => LessThan3.IN15
mouse_y[5] => LessThan4.IN15
mouse_y[5] => LessThan5.IN15
mouse_y[6] => LessThan2.IN14
mouse_y[6] => LessThan3.IN14
mouse_y[6] => LessThan4.IN14
mouse_y[6] => LessThan5.IN14
mouse_y[7] => LessThan2.IN13
mouse_y[7] => LessThan3.IN13
mouse_y[7] => LessThan4.IN13
mouse_y[7] => LessThan5.IN13
mouse_y[8] => LessThan2.IN12
mouse_y[8] => LessThan3.IN12
mouse_y[8] => LessThan4.IN12
mouse_y[8] => LessThan5.IN12
mouse_y[9] => LessThan2.IN11
mouse_y[9] => LessThan3.IN11
mouse_y[9] => LessThan4.IN11
mouse_y[9] => LessThan5.IN11
mouse_click => process_0.IN1
start_training <= training_clicked.DB_MAX_OUTPUT_PORT_TYPE
start_game <= game_clicked.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|game_fsm:fsm_inst
clk => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
start_training => next_state.OUTPUTSELECT
start_training => next_state.OUTPUTSELECT
start_training => next_state.OUTPUTSELECT
start_training => next_state.OUTPUTSELECT
start_training => mode_training_reg.IN0
start_training => mode_training_reg.DATAIN
start_game => next_state.OUTPUTSELECT
start_game => next_state.OUTPUTSELECT
start_game => next_state.OUTPUTSELECT
start_game => next_state.OUTPUTSELECT
start_game => mode_training_reg.IN1
pipe_hit => ~NO_FANOUT~
health_zero => next_state.OUTPUTSELECT
health_zero => next_state.OUTPUTSELECT
health_zero => next_state.OUTPUTSELECT
health_zero => next_state.OUTPUTSELECT
click_reset => next_state.OUTPUTSELECT
click_reset => next_state.OUTPUTSELECT
click_reset => next_state.OUTPUTSELECT
click_reset => next_state.OUTPUTSELECT
mode_training <= mode_training_reg.DB_MAX_OUTPUT_PORT_TYPE
game_active <= game_active.DB_MAX_OUTPUT_PORT_TYPE
in_title <= in_title.DB_MAX_OUTPUT_PORT_TYPE
in_lose <= in_lose.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_training
clk => char_rom:char_rom_inst.clock
clk => pixel_in_last.CLK
clk => pixel_on~reg0.CLK
clk => char_y[0].CLK
clk => char_y[1].CLK
clk => char_y[2].CLK
clk => char_x[0].CLK
clk => char_x[1].CLK
clk => char_x[2].CLK
clk => char_code[0].CLK
clk => char_code[1].CLK
clk => char_code[2].CLK
clk => char_code[3].CLK
clk => char_code[4].CLK
clk => char_code[5].CLK
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_x[2].ENA
active => char_x[1].ENA
active => char_x[0].ENA
active => char_y[2].ENA
active => char_y[1].ENA
active => char_y[0].ENA
pixel_x[0] => Add1.IN64
pixel_x[1] => Add1.IN63
pixel_x[2] => Add1.IN62
pixel_x[3] => Add1.IN61
pixel_x[4] => Add1.IN60
pixel_x[5] => Add1.IN59
pixel_x[6] => Add1.IN58
pixel_x[7] => Add1.IN57
pixel_x[8] => Add1.IN56
pixel_x[9] => Add1.IN55
pixel_y[0] => LessThan0.IN32
pixel_y[0] => LessThan1.IN61
pixel_y[0] => Add4.IN64
pixel_y[1] => LessThan0.IN31
pixel_y[1] => LessThan1.IN60
pixel_y[1] => Add4.IN63
pixel_y[2] => LessThan0.IN30
pixel_y[2] => LessThan1.IN59
pixel_y[2] => Add4.IN62
pixel_y[3] => LessThan0.IN29
pixel_y[3] => LessThan1.IN58
pixel_y[3] => Add4.IN61
pixel_y[4] => LessThan0.IN28
pixel_y[4] => LessThan1.IN57
pixel_y[4] => Add4.IN60
pixel_y[5] => LessThan0.IN27
pixel_y[5] => LessThan1.IN56
pixel_y[5] => Add4.IN59
pixel_y[6] => LessThan0.IN26
pixel_y[6] => LessThan1.IN55
pixel_y[6] => Add4.IN58
pixel_y[7] => LessThan0.IN25
pixel_y[7] => LessThan1.IN54
pixel_y[7] => Add4.IN57
pixel_y[8] => LessThan0.IN24
pixel_y[8] => LessThan1.IN53
pixel_y[8] => Add4.IN56
pixel_y[9] => LessThan0.IN23
pixel_y[9] => LessThan1.IN52
pixel_y[9] => Add4.IN55
start_x[0] => Add1.IN54
start_x[1] => Add1.IN53
start_x[2] => Add1.IN52
start_x[3] => Add1.IN51
start_x[4] => Add1.IN50
start_x[5] => Add1.IN49
start_x[6] => Add1.IN48
start_x[7] => Add1.IN47
start_x[8] => Add1.IN46
start_x[9] => Add1.IN45
start_x[10] => Add1.IN44
start_x[11] => Add1.IN43
start_x[12] => Add1.IN42
start_x[13] => Add1.IN41
start_x[14] => Add1.IN40
start_x[15] => Add1.IN39
start_x[16] => Add1.IN38
start_x[17] => Add1.IN37
start_x[18] => Add1.IN36
start_x[19] => Add1.IN35
start_x[20] => Add1.IN34
start_x[21] => Add1.IN33
start_x[22] => Add1.IN32
start_x[23] => Add1.IN31
start_x[24] => Add1.IN30
start_x[25] => Add1.IN29
start_x[26] => Add1.IN28
start_x[27] => Add1.IN27
start_x[28] => Add1.IN26
start_x[29] => Add1.IN25
start_x[30] => Add1.IN24
start_x[31] => Add1.IN23
start_y[0] => LessThan0.IN64
start_y[0] => LessThan1.IN64
start_y[0] => Add4.IN54
start_y[1] => LessThan0.IN63
start_y[1] => LessThan1.IN63
start_y[1] => Add4.IN53
start_y[2] => LessThan0.IN62
start_y[2] => LessThan1.IN62
start_y[2] => Add4.IN52
start_y[3] => LessThan0.IN61
start_y[3] => Add0.IN58
start_y[3] => Add4.IN51
start_y[4] => LessThan0.IN60
start_y[4] => Add0.IN57
start_y[4] => Add4.IN50
start_y[5] => LessThan0.IN59
start_y[5] => Add0.IN56
start_y[5] => Add4.IN49
start_y[6] => LessThan0.IN58
start_y[6] => Add0.IN55
start_y[6] => Add4.IN48
start_y[7] => LessThan0.IN57
start_y[7] => Add0.IN54
start_y[7] => Add4.IN47
start_y[8] => LessThan0.IN56
start_y[8] => Add0.IN53
start_y[8] => Add4.IN46
start_y[9] => LessThan0.IN55
start_y[9] => Add0.IN52
start_y[9] => Add4.IN45
start_y[10] => LessThan0.IN54
start_y[10] => Add0.IN51
start_y[10] => Add4.IN44
start_y[11] => LessThan0.IN53
start_y[11] => Add0.IN50
start_y[11] => Add4.IN43
start_y[12] => LessThan0.IN52
start_y[12] => Add0.IN49
start_y[12] => Add4.IN42
start_y[13] => LessThan0.IN51
start_y[13] => Add0.IN48
start_y[13] => Add4.IN41
start_y[14] => LessThan0.IN50
start_y[14] => Add0.IN47
start_y[14] => Add4.IN40
start_y[15] => LessThan0.IN49
start_y[15] => Add0.IN46
start_y[15] => Add4.IN39
start_y[16] => LessThan0.IN48
start_y[16] => Add0.IN45
start_y[16] => Add4.IN38
start_y[17] => LessThan0.IN47
start_y[17] => Add0.IN44
start_y[17] => Add4.IN37
start_y[18] => LessThan0.IN46
start_y[18] => Add0.IN43
start_y[18] => Add4.IN36
start_y[19] => LessThan0.IN45
start_y[19] => Add0.IN42
start_y[19] => Add4.IN35
start_y[20] => LessThan0.IN44
start_y[20] => Add0.IN41
start_y[20] => Add4.IN34
start_y[21] => LessThan0.IN43
start_y[21] => Add0.IN40
start_y[21] => Add4.IN33
start_y[22] => LessThan0.IN42
start_y[22] => Add0.IN39
start_y[22] => Add4.IN32
start_y[23] => LessThan0.IN41
start_y[23] => Add0.IN38
start_y[23] => Add4.IN31
start_y[24] => LessThan0.IN40
start_y[24] => Add0.IN37
start_y[24] => Add4.IN30
start_y[25] => LessThan0.IN39
start_y[25] => Add0.IN36
start_y[25] => Add4.IN29
start_y[26] => LessThan0.IN38
start_y[26] => Add0.IN35
start_y[26] => Add4.IN28
start_y[27] => LessThan0.IN37
start_y[27] => Add0.IN34
start_y[27] => Add4.IN27
start_y[28] => LessThan0.IN36
start_y[28] => Add0.IN33
start_y[28] => Add4.IN26
start_y[29] => LessThan0.IN35
start_y[29] => Add0.IN32
start_y[29] => Add4.IN25
start_y[30] => LessThan0.IN34
start_y[30] => Add0.IN31
start_y[30] => Add4.IN24
start_y[31] => LessThan0.IN33
start_y[31] => Add0.IN30
start_y[31] => Add4.IN23
text_string[13][0] => Mux5.IN19
text_string[13][1] => Mux4.IN19
text_string[13][2] => Mux3.IN19
text_string[13][3] => Mux2.IN19
text_string[13][4] => Mux1.IN19
text_string[13][5] => Mux0.IN19
text_string[13][6] => ~NO_FANOUT~
text_string[13][7] => ~NO_FANOUT~
text_string[12][0] => Mux5.IN18
text_string[12][1] => Mux4.IN18
text_string[12][2] => Mux3.IN18
text_string[12][3] => Mux2.IN18
text_string[12][4] => Mux1.IN18
text_string[12][5] => Mux0.IN18
text_string[12][6] => ~NO_FANOUT~
text_string[12][7] => ~NO_FANOUT~
text_string[11][0] => Mux5.IN17
text_string[11][1] => Mux4.IN17
text_string[11][2] => Mux3.IN17
text_string[11][3] => Mux2.IN17
text_string[11][4] => Mux1.IN17
text_string[11][5] => Mux0.IN17
text_string[11][6] => ~NO_FANOUT~
text_string[11][7] => ~NO_FANOUT~
text_string[10][0] => Mux5.IN16
text_string[10][1] => Mux4.IN16
text_string[10][2] => Mux3.IN16
text_string[10][3] => Mux2.IN16
text_string[10][4] => Mux1.IN16
text_string[10][5] => Mux0.IN16
text_string[10][6] => ~NO_FANOUT~
text_string[10][7] => ~NO_FANOUT~
text_string[9][0] => Mux5.IN15
text_string[9][1] => Mux4.IN15
text_string[9][2] => Mux3.IN15
text_string[9][3] => Mux2.IN15
text_string[9][4] => Mux1.IN15
text_string[9][5] => Mux0.IN15
text_string[9][6] => ~NO_FANOUT~
text_string[9][7] => ~NO_FANOUT~
text_string[8][0] => Mux5.IN14
text_string[8][1] => Mux4.IN14
text_string[8][2] => Mux3.IN14
text_string[8][3] => Mux2.IN14
text_string[8][4] => Mux1.IN14
text_string[8][5] => Mux0.IN14
text_string[8][6] => ~NO_FANOUT~
text_string[8][7] => ~NO_FANOUT~
text_string[7][0] => Mux5.IN13
text_string[7][1] => Mux4.IN13
text_string[7][2] => Mux3.IN13
text_string[7][3] => Mux2.IN13
text_string[7][4] => Mux1.IN13
text_string[7][5] => Mux0.IN13
text_string[7][6] => ~NO_FANOUT~
text_string[7][7] => ~NO_FANOUT~
text_string[6][0] => Mux5.IN12
text_string[6][1] => Mux4.IN12
text_string[6][2] => Mux3.IN12
text_string[6][3] => Mux2.IN12
text_string[6][4] => Mux1.IN12
text_string[6][5] => Mux0.IN12
text_string[6][6] => ~NO_FANOUT~
text_string[6][7] => ~NO_FANOUT~
text_string[5][0] => Mux5.IN11
text_string[5][1] => Mux4.IN11
text_string[5][2] => Mux3.IN11
text_string[5][3] => Mux2.IN11
text_string[5][4] => Mux1.IN11
text_string[5][5] => Mux0.IN11
text_string[5][6] => ~NO_FANOUT~
text_string[5][7] => ~NO_FANOUT~
text_string[4][0] => Mux5.IN10
text_string[4][1] => Mux4.IN10
text_string[4][2] => Mux3.IN10
text_string[4][3] => Mux2.IN10
text_string[4][4] => Mux1.IN10
text_string[4][5] => Mux0.IN10
text_string[4][6] => ~NO_FANOUT~
text_string[4][7] => ~NO_FANOUT~
text_string[3][0] => Mux5.IN9
text_string[3][1] => Mux4.IN9
text_string[3][2] => Mux3.IN9
text_string[3][3] => Mux2.IN9
text_string[3][4] => Mux1.IN9
text_string[3][5] => Mux0.IN9
text_string[3][6] => ~NO_FANOUT~
text_string[3][7] => ~NO_FANOUT~
text_string[2][0] => Mux5.IN8
text_string[2][1] => Mux4.IN8
text_string[2][2] => Mux3.IN8
text_string[2][3] => Mux2.IN8
text_string[2][4] => Mux1.IN8
text_string[2][5] => Mux0.IN8
text_string[2][6] => ~NO_FANOUT~
text_string[2][7] => ~NO_FANOUT~
text_string[1][0] => Mux5.IN7
text_string[1][1] => Mux4.IN7
text_string[1][2] => Mux3.IN7
text_string[1][3] => Mux2.IN7
text_string[1][4] => Mux1.IN7
text_string[1][5] => Mux0.IN7
text_string[1][6] => ~NO_FANOUT~
text_string[1][7] => ~NO_FANOUT~
pixel_on <= pixel_on~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_training|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_training|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappy_bird_base|draw_label:label_training|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappy_bird_base|draw_label:label_game
clk => char_rom:char_rom_inst.clock
clk => pixel_in_last.CLK
clk => pixel_on~reg0.CLK
clk => char_y[0].CLK
clk => char_y[1].CLK
clk => char_y[2].CLK
clk => char_x[0].CLK
clk => char_x[1].CLK
clk => char_x[2].CLK
clk => char_code[0].CLK
clk => char_code[1].CLK
clk => char_code[2].CLK
clk => char_code[3].CLK
clk => char_code[4].CLK
clk => char_code[5].CLK
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_x[2].ENA
active => char_x[1].ENA
active => char_x[0].ENA
active => char_y[2].ENA
active => char_y[1].ENA
active => char_y[0].ENA
pixel_x[0] => Add1.IN64
pixel_x[1] => Add1.IN63
pixel_x[2] => Add1.IN62
pixel_x[3] => Add1.IN61
pixel_x[4] => Add1.IN60
pixel_x[5] => Add1.IN59
pixel_x[6] => Add1.IN58
pixel_x[7] => Add1.IN57
pixel_x[8] => Add1.IN56
pixel_x[9] => Add1.IN55
pixel_y[0] => LessThan0.IN32
pixel_y[0] => LessThan1.IN61
pixel_y[0] => Add4.IN64
pixel_y[1] => LessThan0.IN31
pixel_y[1] => LessThan1.IN60
pixel_y[1] => Add4.IN63
pixel_y[2] => LessThan0.IN30
pixel_y[2] => LessThan1.IN59
pixel_y[2] => Add4.IN62
pixel_y[3] => LessThan0.IN29
pixel_y[3] => LessThan1.IN58
pixel_y[3] => Add4.IN61
pixel_y[4] => LessThan0.IN28
pixel_y[4] => LessThan1.IN57
pixel_y[4] => Add4.IN60
pixel_y[5] => LessThan0.IN27
pixel_y[5] => LessThan1.IN56
pixel_y[5] => Add4.IN59
pixel_y[6] => LessThan0.IN26
pixel_y[6] => LessThan1.IN55
pixel_y[6] => Add4.IN58
pixel_y[7] => LessThan0.IN25
pixel_y[7] => LessThan1.IN54
pixel_y[7] => Add4.IN57
pixel_y[8] => LessThan0.IN24
pixel_y[8] => LessThan1.IN53
pixel_y[8] => Add4.IN56
pixel_y[9] => LessThan0.IN23
pixel_y[9] => LessThan1.IN52
pixel_y[9] => Add4.IN55
start_x[0] => Add1.IN54
start_x[1] => Add1.IN53
start_x[2] => Add1.IN52
start_x[3] => Add1.IN51
start_x[4] => Add1.IN50
start_x[5] => Add1.IN49
start_x[6] => Add1.IN48
start_x[7] => Add1.IN47
start_x[8] => Add1.IN46
start_x[9] => Add1.IN45
start_x[10] => Add1.IN44
start_x[11] => Add1.IN43
start_x[12] => Add1.IN42
start_x[13] => Add1.IN41
start_x[14] => Add1.IN40
start_x[15] => Add1.IN39
start_x[16] => Add1.IN38
start_x[17] => Add1.IN37
start_x[18] => Add1.IN36
start_x[19] => Add1.IN35
start_x[20] => Add1.IN34
start_x[21] => Add1.IN33
start_x[22] => Add1.IN32
start_x[23] => Add1.IN31
start_x[24] => Add1.IN30
start_x[25] => Add1.IN29
start_x[26] => Add1.IN28
start_x[27] => Add1.IN27
start_x[28] => Add1.IN26
start_x[29] => Add1.IN25
start_x[30] => Add1.IN24
start_x[31] => Add1.IN23
start_y[0] => LessThan0.IN64
start_y[0] => LessThan1.IN64
start_y[0] => Add4.IN54
start_y[1] => LessThan0.IN63
start_y[1] => LessThan1.IN63
start_y[1] => Add4.IN53
start_y[2] => LessThan0.IN62
start_y[2] => LessThan1.IN62
start_y[2] => Add4.IN52
start_y[3] => LessThan0.IN61
start_y[3] => Add0.IN58
start_y[3] => Add4.IN51
start_y[4] => LessThan0.IN60
start_y[4] => Add0.IN57
start_y[4] => Add4.IN50
start_y[5] => LessThan0.IN59
start_y[5] => Add0.IN56
start_y[5] => Add4.IN49
start_y[6] => LessThan0.IN58
start_y[6] => Add0.IN55
start_y[6] => Add4.IN48
start_y[7] => LessThan0.IN57
start_y[7] => Add0.IN54
start_y[7] => Add4.IN47
start_y[8] => LessThan0.IN56
start_y[8] => Add0.IN53
start_y[8] => Add4.IN46
start_y[9] => LessThan0.IN55
start_y[9] => Add0.IN52
start_y[9] => Add4.IN45
start_y[10] => LessThan0.IN54
start_y[10] => Add0.IN51
start_y[10] => Add4.IN44
start_y[11] => LessThan0.IN53
start_y[11] => Add0.IN50
start_y[11] => Add4.IN43
start_y[12] => LessThan0.IN52
start_y[12] => Add0.IN49
start_y[12] => Add4.IN42
start_y[13] => LessThan0.IN51
start_y[13] => Add0.IN48
start_y[13] => Add4.IN41
start_y[14] => LessThan0.IN50
start_y[14] => Add0.IN47
start_y[14] => Add4.IN40
start_y[15] => LessThan0.IN49
start_y[15] => Add0.IN46
start_y[15] => Add4.IN39
start_y[16] => LessThan0.IN48
start_y[16] => Add0.IN45
start_y[16] => Add4.IN38
start_y[17] => LessThan0.IN47
start_y[17] => Add0.IN44
start_y[17] => Add4.IN37
start_y[18] => LessThan0.IN46
start_y[18] => Add0.IN43
start_y[18] => Add4.IN36
start_y[19] => LessThan0.IN45
start_y[19] => Add0.IN42
start_y[19] => Add4.IN35
start_y[20] => LessThan0.IN44
start_y[20] => Add0.IN41
start_y[20] => Add4.IN34
start_y[21] => LessThan0.IN43
start_y[21] => Add0.IN40
start_y[21] => Add4.IN33
start_y[22] => LessThan0.IN42
start_y[22] => Add0.IN39
start_y[22] => Add4.IN32
start_y[23] => LessThan0.IN41
start_y[23] => Add0.IN38
start_y[23] => Add4.IN31
start_y[24] => LessThan0.IN40
start_y[24] => Add0.IN37
start_y[24] => Add4.IN30
start_y[25] => LessThan0.IN39
start_y[25] => Add0.IN36
start_y[25] => Add4.IN29
start_y[26] => LessThan0.IN38
start_y[26] => Add0.IN35
start_y[26] => Add4.IN28
start_y[27] => LessThan0.IN37
start_y[27] => Add0.IN34
start_y[27] => Add4.IN27
start_y[28] => LessThan0.IN36
start_y[28] => Add0.IN33
start_y[28] => Add4.IN26
start_y[29] => LessThan0.IN35
start_y[29] => Add0.IN32
start_y[29] => Add4.IN25
start_y[30] => LessThan0.IN34
start_y[30] => Add0.IN31
start_y[30] => Add4.IN24
start_y[31] => LessThan0.IN33
start_y[31] => Add0.IN30
start_y[31] => Add4.IN23
text_string[12][0] => Mux5.IN19
text_string[12][1] => Mux4.IN19
text_string[12][2] => Mux3.IN19
text_string[12][3] => Mux2.IN19
text_string[12][4] => Mux1.IN19
text_string[12][5] => Mux0.IN19
text_string[12][6] => ~NO_FANOUT~
text_string[12][7] => ~NO_FANOUT~
text_string[11][0] => Mux5.IN18
text_string[11][1] => Mux4.IN18
text_string[11][2] => Mux3.IN18
text_string[11][3] => Mux2.IN18
text_string[11][4] => Mux1.IN18
text_string[11][5] => Mux0.IN18
text_string[11][6] => ~NO_FANOUT~
text_string[11][7] => ~NO_FANOUT~
text_string[10][0] => Mux5.IN17
text_string[10][1] => Mux4.IN17
text_string[10][2] => Mux3.IN17
text_string[10][3] => Mux2.IN17
text_string[10][4] => Mux1.IN17
text_string[10][5] => Mux0.IN17
text_string[10][6] => ~NO_FANOUT~
text_string[10][7] => ~NO_FANOUT~
text_string[9][0] => Mux5.IN16
text_string[9][1] => Mux4.IN16
text_string[9][2] => Mux3.IN16
text_string[9][3] => Mux2.IN16
text_string[9][4] => Mux1.IN16
text_string[9][5] => Mux0.IN16
text_string[9][6] => ~NO_FANOUT~
text_string[9][7] => ~NO_FANOUT~
text_string[8][0] => Mux5.IN15
text_string[8][1] => Mux4.IN15
text_string[8][2] => Mux3.IN15
text_string[8][3] => Mux2.IN15
text_string[8][4] => Mux1.IN15
text_string[8][5] => Mux0.IN15
text_string[8][6] => ~NO_FANOUT~
text_string[8][7] => ~NO_FANOUT~
text_string[7][0] => Mux5.IN14
text_string[7][1] => Mux4.IN14
text_string[7][2] => Mux3.IN14
text_string[7][3] => Mux2.IN14
text_string[7][4] => Mux1.IN14
text_string[7][5] => Mux0.IN14
text_string[7][6] => ~NO_FANOUT~
text_string[7][7] => ~NO_FANOUT~
text_string[6][0] => Mux5.IN13
text_string[6][1] => Mux4.IN13
text_string[6][2] => Mux3.IN13
text_string[6][3] => Mux2.IN13
text_string[6][4] => Mux1.IN13
text_string[6][5] => Mux0.IN13
text_string[6][6] => ~NO_FANOUT~
text_string[6][7] => ~NO_FANOUT~
text_string[5][0] => Mux5.IN12
text_string[5][1] => Mux4.IN12
text_string[5][2] => Mux3.IN12
text_string[5][3] => Mux2.IN12
text_string[5][4] => Mux1.IN12
text_string[5][5] => Mux0.IN12
text_string[5][6] => ~NO_FANOUT~
text_string[5][7] => ~NO_FANOUT~
text_string[4][0] => Mux5.IN11
text_string[4][1] => Mux4.IN11
text_string[4][2] => Mux3.IN11
text_string[4][3] => Mux2.IN11
text_string[4][4] => Mux1.IN11
text_string[4][5] => Mux0.IN11
text_string[4][6] => ~NO_FANOUT~
text_string[4][7] => ~NO_FANOUT~
text_string[3][0] => Mux5.IN10
text_string[3][1] => Mux4.IN10
text_string[3][2] => Mux3.IN10
text_string[3][3] => Mux2.IN10
text_string[3][4] => Mux1.IN10
text_string[3][5] => Mux0.IN10
text_string[3][6] => ~NO_FANOUT~
text_string[3][7] => ~NO_FANOUT~
text_string[2][0] => Mux5.IN9
text_string[2][1] => Mux4.IN9
text_string[2][2] => Mux3.IN9
text_string[2][3] => Mux2.IN9
text_string[2][4] => Mux1.IN9
text_string[2][5] => Mux0.IN9
text_string[2][6] => ~NO_FANOUT~
text_string[2][7] => ~NO_FANOUT~
text_string[1][0] => Mux5.IN8
text_string[1][1] => Mux4.IN8
text_string[1][2] => Mux3.IN8
text_string[1][3] => Mux2.IN8
text_string[1][4] => Mux1.IN8
text_string[1][5] => Mux0.IN8
text_string[1][6] => ~NO_FANOUT~
text_string[1][7] => ~NO_FANOUT~
pixel_on <= pixel_on~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_game|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_game|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappy_bird_base|draw_label:label_game|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappy_bird_base|draw_label:label_title
clk => char_rom:char_rom_inst.clock
clk => pixel_in_last.CLK
clk => pixel_on~reg0.CLK
clk => char_y[0].CLK
clk => char_y[1].CLK
clk => char_y[2].CLK
clk => char_x[0].CLK
clk => char_x[1].CLK
clk => char_x[2].CLK
clk => char_code[0].CLK
clk => char_code[1].CLK
clk => char_code[2].CLK
clk => char_code[3].CLK
clk => char_code[4].CLK
clk => char_code[5].CLK
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_x[2].ENA
active => char_x[1].ENA
active => char_x[0].ENA
active => char_y[2].ENA
active => char_y[1].ENA
active => char_y[0].ENA
pixel_x[0] => Add1.IN64
pixel_x[1] => Add1.IN63
pixel_x[2] => Add1.IN62
pixel_x[3] => Add1.IN61
pixel_x[4] => Add1.IN60
pixel_x[5] => Add1.IN59
pixel_x[6] => Add1.IN58
pixel_x[7] => Add1.IN57
pixel_x[8] => Add1.IN56
pixel_x[9] => Add1.IN55
pixel_y[0] => LessThan0.IN32
pixel_y[0] => LessThan1.IN60
pixel_y[0] => Add4.IN64
pixel_y[1] => LessThan0.IN31
pixel_y[1] => LessThan1.IN59
pixel_y[1] => Add4.IN63
pixel_y[2] => LessThan0.IN30
pixel_y[2] => LessThan1.IN58
pixel_y[2] => Add4.IN62
pixel_y[3] => LessThan0.IN29
pixel_y[3] => LessThan1.IN57
pixel_y[3] => Add4.IN61
pixel_y[4] => LessThan0.IN28
pixel_y[4] => LessThan1.IN56
pixel_y[4] => Add4.IN60
pixel_y[5] => LessThan0.IN27
pixel_y[5] => LessThan1.IN55
pixel_y[5] => Add4.IN59
pixel_y[6] => LessThan0.IN26
pixel_y[6] => LessThan1.IN54
pixel_y[6] => Add4.IN58
pixel_y[7] => LessThan0.IN25
pixel_y[7] => LessThan1.IN53
pixel_y[7] => Add4.IN57
pixel_y[8] => LessThan0.IN24
pixel_y[8] => LessThan1.IN52
pixel_y[8] => Add4.IN56
pixel_y[9] => LessThan0.IN23
pixel_y[9] => LessThan1.IN51
pixel_y[9] => Add4.IN55
start_x[0] => Add1.IN54
start_x[1] => Add1.IN53
start_x[2] => Add1.IN52
start_x[3] => Add1.IN51
start_x[4] => Add1.IN50
start_x[5] => Add1.IN49
start_x[6] => Add1.IN48
start_x[7] => Add1.IN47
start_x[8] => Add1.IN46
start_x[9] => Add1.IN45
start_x[10] => Add1.IN44
start_x[11] => Add1.IN43
start_x[12] => Add1.IN42
start_x[13] => Add1.IN41
start_x[14] => Add1.IN40
start_x[15] => Add1.IN39
start_x[16] => Add1.IN38
start_x[17] => Add1.IN37
start_x[18] => Add1.IN36
start_x[19] => Add1.IN35
start_x[20] => Add1.IN34
start_x[21] => Add1.IN33
start_x[22] => Add1.IN32
start_x[23] => Add1.IN31
start_x[24] => Add1.IN30
start_x[25] => Add1.IN29
start_x[26] => Add1.IN28
start_x[27] => Add1.IN27
start_x[28] => Add1.IN26
start_x[29] => Add1.IN25
start_x[30] => Add1.IN24
start_x[31] => Add1.IN23
start_y[0] => LessThan0.IN64
start_y[0] => LessThan1.IN64
start_y[0] => Add4.IN54
start_y[1] => LessThan0.IN63
start_y[1] => LessThan1.IN63
start_y[1] => Add4.IN53
start_y[2] => LessThan0.IN62
start_y[2] => LessThan1.IN62
start_y[2] => Add4.IN52
start_y[3] => LessThan0.IN61
start_y[3] => LessThan1.IN61
start_y[3] => Add4.IN51
start_y[4] => LessThan0.IN60
start_y[4] => Add0.IN56
start_y[4] => Add4.IN50
start_y[5] => LessThan0.IN59
start_y[5] => Add0.IN55
start_y[5] => Add4.IN49
start_y[6] => LessThan0.IN58
start_y[6] => Add0.IN54
start_y[6] => Add4.IN48
start_y[7] => LessThan0.IN57
start_y[7] => Add0.IN53
start_y[7] => Add4.IN47
start_y[8] => LessThan0.IN56
start_y[8] => Add0.IN52
start_y[8] => Add4.IN46
start_y[9] => LessThan0.IN55
start_y[9] => Add0.IN51
start_y[9] => Add4.IN45
start_y[10] => LessThan0.IN54
start_y[10] => Add0.IN50
start_y[10] => Add4.IN44
start_y[11] => LessThan0.IN53
start_y[11] => Add0.IN49
start_y[11] => Add4.IN43
start_y[12] => LessThan0.IN52
start_y[12] => Add0.IN48
start_y[12] => Add4.IN42
start_y[13] => LessThan0.IN51
start_y[13] => Add0.IN47
start_y[13] => Add4.IN41
start_y[14] => LessThan0.IN50
start_y[14] => Add0.IN46
start_y[14] => Add4.IN40
start_y[15] => LessThan0.IN49
start_y[15] => Add0.IN45
start_y[15] => Add4.IN39
start_y[16] => LessThan0.IN48
start_y[16] => Add0.IN44
start_y[16] => Add4.IN38
start_y[17] => LessThan0.IN47
start_y[17] => Add0.IN43
start_y[17] => Add4.IN37
start_y[18] => LessThan0.IN46
start_y[18] => Add0.IN42
start_y[18] => Add4.IN36
start_y[19] => LessThan0.IN45
start_y[19] => Add0.IN41
start_y[19] => Add4.IN35
start_y[20] => LessThan0.IN44
start_y[20] => Add0.IN40
start_y[20] => Add4.IN34
start_y[21] => LessThan0.IN43
start_y[21] => Add0.IN39
start_y[21] => Add4.IN33
start_y[22] => LessThan0.IN42
start_y[22] => Add0.IN38
start_y[22] => Add4.IN32
start_y[23] => LessThan0.IN41
start_y[23] => Add0.IN37
start_y[23] => Add4.IN31
start_y[24] => LessThan0.IN40
start_y[24] => Add0.IN36
start_y[24] => Add4.IN30
start_y[25] => LessThan0.IN39
start_y[25] => Add0.IN35
start_y[25] => Add4.IN29
start_y[26] => LessThan0.IN38
start_y[26] => Add0.IN34
start_y[26] => Add4.IN28
start_y[27] => LessThan0.IN37
start_y[27] => Add0.IN33
start_y[27] => Add4.IN27
start_y[28] => LessThan0.IN36
start_y[28] => Add0.IN32
start_y[28] => Add4.IN26
start_y[29] => LessThan0.IN35
start_y[29] => Add0.IN31
start_y[29] => Add4.IN25
start_y[30] => LessThan0.IN34
start_y[30] => Add0.IN30
start_y[30] => Add4.IN24
start_y[31] => LessThan0.IN33
start_y[31] => Add0.IN29
start_y[31] => Add4.IN23
text_string[11][0] => Mux5.IN19
text_string[11][1] => Mux4.IN19
text_string[11][2] => Mux3.IN19
text_string[11][3] => Mux2.IN19
text_string[11][4] => Mux1.IN19
text_string[11][5] => Mux0.IN19
text_string[11][6] => ~NO_FANOUT~
text_string[11][7] => ~NO_FANOUT~
text_string[10][0] => Mux5.IN18
text_string[10][1] => Mux4.IN18
text_string[10][2] => Mux3.IN18
text_string[10][3] => Mux2.IN18
text_string[10][4] => Mux1.IN18
text_string[10][5] => Mux0.IN18
text_string[10][6] => ~NO_FANOUT~
text_string[10][7] => ~NO_FANOUT~
text_string[9][0] => Mux5.IN17
text_string[9][1] => Mux4.IN17
text_string[9][2] => Mux3.IN17
text_string[9][3] => Mux2.IN17
text_string[9][4] => Mux1.IN17
text_string[9][5] => Mux0.IN17
text_string[9][6] => ~NO_FANOUT~
text_string[9][7] => ~NO_FANOUT~
text_string[8][0] => Mux5.IN16
text_string[8][1] => Mux4.IN16
text_string[8][2] => Mux3.IN16
text_string[8][3] => Mux2.IN16
text_string[8][4] => Mux1.IN16
text_string[8][5] => Mux0.IN16
text_string[8][6] => ~NO_FANOUT~
text_string[8][7] => ~NO_FANOUT~
text_string[7][0] => Mux5.IN15
text_string[7][1] => Mux4.IN15
text_string[7][2] => Mux3.IN15
text_string[7][3] => Mux2.IN15
text_string[7][4] => Mux1.IN15
text_string[7][5] => Mux0.IN15
text_string[7][6] => ~NO_FANOUT~
text_string[7][7] => ~NO_FANOUT~
text_string[6][0] => Mux5.IN14
text_string[6][1] => Mux4.IN14
text_string[6][2] => Mux3.IN14
text_string[6][3] => Mux2.IN14
text_string[6][4] => Mux1.IN14
text_string[6][5] => Mux0.IN14
text_string[6][6] => ~NO_FANOUT~
text_string[6][7] => ~NO_FANOUT~
text_string[5][0] => Mux5.IN13
text_string[5][1] => Mux4.IN13
text_string[5][2] => Mux3.IN13
text_string[5][3] => Mux2.IN13
text_string[5][4] => Mux1.IN13
text_string[5][5] => Mux0.IN13
text_string[5][6] => ~NO_FANOUT~
text_string[5][7] => ~NO_FANOUT~
text_string[4][0] => Mux5.IN12
text_string[4][1] => Mux4.IN12
text_string[4][2] => Mux3.IN12
text_string[4][3] => Mux2.IN12
text_string[4][4] => Mux1.IN12
text_string[4][5] => Mux0.IN12
text_string[4][6] => ~NO_FANOUT~
text_string[4][7] => ~NO_FANOUT~
text_string[3][0] => Mux5.IN11
text_string[3][1] => Mux4.IN11
text_string[3][2] => Mux3.IN11
text_string[3][3] => Mux2.IN11
text_string[3][4] => Mux1.IN11
text_string[3][5] => Mux0.IN11
text_string[3][6] => ~NO_FANOUT~
text_string[3][7] => ~NO_FANOUT~
text_string[2][0] => Mux5.IN10
text_string[2][1] => Mux4.IN10
text_string[2][2] => Mux3.IN10
text_string[2][3] => Mux2.IN10
text_string[2][4] => Mux1.IN10
text_string[2][5] => Mux0.IN10
text_string[2][6] => ~NO_FANOUT~
text_string[2][7] => ~NO_FANOUT~
text_string[1][0] => Mux5.IN9
text_string[1][1] => Mux4.IN9
text_string[1][2] => Mux3.IN9
text_string[1][3] => Mux2.IN9
text_string[1][4] => Mux1.IN9
text_string[1][5] => Mux0.IN9
text_string[1][6] => ~NO_FANOUT~
text_string[1][7] => ~NO_FANOUT~
pixel_on <= pixel_on~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_title|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_title|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappy_bird_base|draw_label:label_title|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappy_bird_base|draw_label:label_again
clk => char_rom:char_rom_inst.clock
clk => pixel_in_last.CLK
clk => pixel_on~reg0.CLK
clk => char_y[0].CLK
clk => char_y[1].CLK
clk => char_y[2].CLK
clk => char_x[0].CLK
clk => char_x[1].CLK
clk => char_x[2].CLK
clk => char_code[0].CLK
clk => char_code[1].CLK
clk => char_code[2].CLK
clk => char_code[3].CLK
clk => char_code[4].CLK
clk => char_code[5].CLK
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_x[2].ENA
active => char_x[1].ENA
active => char_x[0].ENA
active => char_y[2].ENA
active => char_y[1].ENA
active => char_y[0].ENA
pixel_x[0] => Add1.IN64
pixel_x[1] => Add1.IN63
pixel_x[2] => Add1.IN62
pixel_x[3] => Add1.IN61
pixel_x[4] => Add1.IN60
pixel_x[5] => Add1.IN59
pixel_x[6] => Add1.IN58
pixel_x[7] => Add1.IN57
pixel_x[8] => Add1.IN56
pixel_x[9] => Add1.IN55
pixel_y[0] => LessThan0.IN32
pixel_y[0] => LessThan1.IN61
pixel_y[0] => Add4.IN64
pixel_y[1] => LessThan0.IN31
pixel_y[1] => LessThan1.IN60
pixel_y[1] => Add4.IN63
pixel_y[2] => LessThan0.IN30
pixel_y[2] => LessThan1.IN59
pixel_y[2] => Add4.IN62
pixel_y[3] => LessThan0.IN29
pixel_y[3] => LessThan1.IN58
pixel_y[3] => Add4.IN61
pixel_y[4] => LessThan0.IN28
pixel_y[4] => LessThan1.IN57
pixel_y[4] => Add4.IN60
pixel_y[5] => LessThan0.IN27
pixel_y[5] => LessThan1.IN56
pixel_y[5] => Add4.IN59
pixel_y[6] => LessThan0.IN26
pixel_y[6] => LessThan1.IN55
pixel_y[6] => Add4.IN58
pixel_y[7] => LessThan0.IN25
pixel_y[7] => LessThan1.IN54
pixel_y[7] => Add4.IN57
pixel_y[8] => LessThan0.IN24
pixel_y[8] => LessThan1.IN53
pixel_y[8] => Add4.IN56
pixel_y[9] => LessThan0.IN23
pixel_y[9] => LessThan1.IN52
pixel_y[9] => Add4.IN55
start_x[0] => Add1.IN54
start_x[1] => Add1.IN53
start_x[2] => Add1.IN52
start_x[3] => Add1.IN51
start_x[4] => Add1.IN50
start_x[5] => Add1.IN49
start_x[6] => Add1.IN48
start_x[7] => Add1.IN47
start_x[8] => Add1.IN46
start_x[9] => Add1.IN45
start_x[10] => Add1.IN44
start_x[11] => Add1.IN43
start_x[12] => Add1.IN42
start_x[13] => Add1.IN41
start_x[14] => Add1.IN40
start_x[15] => Add1.IN39
start_x[16] => Add1.IN38
start_x[17] => Add1.IN37
start_x[18] => Add1.IN36
start_x[19] => Add1.IN35
start_x[20] => Add1.IN34
start_x[21] => Add1.IN33
start_x[22] => Add1.IN32
start_x[23] => Add1.IN31
start_x[24] => Add1.IN30
start_x[25] => Add1.IN29
start_x[26] => Add1.IN28
start_x[27] => Add1.IN27
start_x[28] => Add1.IN26
start_x[29] => Add1.IN25
start_x[30] => Add1.IN24
start_x[31] => Add1.IN23
start_y[0] => LessThan0.IN64
start_y[0] => LessThan1.IN64
start_y[0] => Add4.IN54
start_y[1] => LessThan0.IN63
start_y[1] => LessThan1.IN63
start_y[1] => Add4.IN53
start_y[2] => LessThan0.IN62
start_y[2] => LessThan1.IN62
start_y[2] => Add4.IN52
start_y[3] => LessThan0.IN61
start_y[3] => Add0.IN58
start_y[3] => Add4.IN51
start_y[4] => LessThan0.IN60
start_y[4] => Add0.IN57
start_y[4] => Add4.IN50
start_y[5] => LessThan0.IN59
start_y[5] => Add0.IN56
start_y[5] => Add4.IN49
start_y[6] => LessThan0.IN58
start_y[6] => Add0.IN55
start_y[6] => Add4.IN48
start_y[7] => LessThan0.IN57
start_y[7] => Add0.IN54
start_y[7] => Add4.IN47
start_y[8] => LessThan0.IN56
start_y[8] => Add0.IN53
start_y[8] => Add4.IN46
start_y[9] => LessThan0.IN55
start_y[9] => Add0.IN52
start_y[9] => Add4.IN45
start_y[10] => LessThan0.IN54
start_y[10] => Add0.IN51
start_y[10] => Add4.IN44
start_y[11] => LessThan0.IN53
start_y[11] => Add0.IN50
start_y[11] => Add4.IN43
start_y[12] => LessThan0.IN52
start_y[12] => Add0.IN49
start_y[12] => Add4.IN42
start_y[13] => LessThan0.IN51
start_y[13] => Add0.IN48
start_y[13] => Add4.IN41
start_y[14] => LessThan0.IN50
start_y[14] => Add0.IN47
start_y[14] => Add4.IN40
start_y[15] => LessThan0.IN49
start_y[15] => Add0.IN46
start_y[15] => Add4.IN39
start_y[16] => LessThan0.IN48
start_y[16] => Add0.IN45
start_y[16] => Add4.IN38
start_y[17] => LessThan0.IN47
start_y[17] => Add0.IN44
start_y[17] => Add4.IN37
start_y[18] => LessThan0.IN46
start_y[18] => Add0.IN43
start_y[18] => Add4.IN36
start_y[19] => LessThan0.IN45
start_y[19] => Add0.IN42
start_y[19] => Add4.IN35
start_y[20] => LessThan0.IN44
start_y[20] => Add0.IN41
start_y[20] => Add4.IN34
start_y[21] => LessThan0.IN43
start_y[21] => Add0.IN40
start_y[21] => Add4.IN33
start_y[22] => LessThan0.IN42
start_y[22] => Add0.IN39
start_y[22] => Add4.IN32
start_y[23] => LessThan0.IN41
start_y[23] => Add0.IN38
start_y[23] => Add4.IN31
start_y[24] => LessThan0.IN40
start_y[24] => Add0.IN37
start_y[24] => Add4.IN30
start_y[25] => LessThan0.IN39
start_y[25] => Add0.IN36
start_y[25] => Add4.IN29
start_y[26] => LessThan0.IN38
start_y[26] => Add0.IN35
start_y[26] => Add4.IN28
start_y[27] => LessThan0.IN37
start_y[27] => Add0.IN34
start_y[27] => Add4.IN27
start_y[28] => LessThan0.IN36
start_y[28] => Add0.IN33
start_y[28] => Add4.IN26
start_y[29] => LessThan0.IN35
start_y[29] => Add0.IN32
start_y[29] => Add4.IN25
start_y[30] => LessThan0.IN34
start_y[30] => Add0.IN31
start_y[30] => Add4.IN24
start_y[31] => LessThan0.IN33
start_y[31] => Add0.IN30
start_y[31] => Add4.IN23
text_string[17][0] => Mux5.IN36
text_string[17][1] => Mux4.IN36
text_string[17][2] => Mux3.IN36
text_string[17][3] => Mux2.IN36
text_string[17][4] => Mux1.IN36
text_string[17][5] => Mux0.IN36
text_string[17][6] => ~NO_FANOUT~
text_string[17][7] => ~NO_FANOUT~
text_string[16][0] => Mux5.IN35
text_string[16][1] => Mux4.IN35
text_string[16][2] => Mux3.IN35
text_string[16][3] => Mux2.IN35
text_string[16][4] => Mux1.IN35
text_string[16][5] => Mux0.IN35
text_string[16][6] => ~NO_FANOUT~
text_string[16][7] => ~NO_FANOUT~
text_string[15][0] => Mux5.IN34
text_string[15][1] => Mux4.IN34
text_string[15][2] => Mux3.IN34
text_string[15][3] => Mux2.IN34
text_string[15][4] => Mux1.IN34
text_string[15][5] => Mux0.IN34
text_string[15][6] => ~NO_FANOUT~
text_string[15][7] => ~NO_FANOUT~
text_string[14][0] => Mux5.IN33
text_string[14][1] => Mux4.IN33
text_string[14][2] => Mux3.IN33
text_string[14][3] => Mux2.IN33
text_string[14][4] => Mux1.IN33
text_string[14][5] => Mux0.IN33
text_string[14][6] => ~NO_FANOUT~
text_string[14][7] => ~NO_FANOUT~
text_string[13][0] => Mux5.IN32
text_string[13][1] => Mux4.IN32
text_string[13][2] => Mux3.IN32
text_string[13][3] => Mux2.IN32
text_string[13][4] => Mux1.IN32
text_string[13][5] => Mux0.IN32
text_string[13][6] => ~NO_FANOUT~
text_string[13][7] => ~NO_FANOUT~
text_string[12][0] => Mux5.IN31
text_string[12][1] => Mux4.IN31
text_string[12][2] => Mux3.IN31
text_string[12][3] => Mux2.IN31
text_string[12][4] => Mux1.IN31
text_string[12][5] => Mux0.IN31
text_string[12][6] => ~NO_FANOUT~
text_string[12][7] => ~NO_FANOUT~
text_string[11][0] => Mux5.IN30
text_string[11][1] => Mux4.IN30
text_string[11][2] => Mux3.IN30
text_string[11][3] => Mux2.IN30
text_string[11][4] => Mux1.IN30
text_string[11][5] => Mux0.IN30
text_string[11][6] => ~NO_FANOUT~
text_string[11][7] => ~NO_FANOUT~
text_string[10][0] => Mux5.IN29
text_string[10][1] => Mux4.IN29
text_string[10][2] => Mux3.IN29
text_string[10][3] => Mux2.IN29
text_string[10][4] => Mux1.IN29
text_string[10][5] => Mux0.IN29
text_string[10][6] => ~NO_FANOUT~
text_string[10][7] => ~NO_FANOUT~
text_string[9][0] => Mux5.IN28
text_string[9][1] => Mux4.IN28
text_string[9][2] => Mux3.IN28
text_string[9][3] => Mux2.IN28
text_string[9][4] => Mux1.IN28
text_string[9][5] => Mux0.IN28
text_string[9][6] => ~NO_FANOUT~
text_string[9][7] => ~NO_FANOUT~
text_string[8][0] => Mux5.IN27
text_string[8][1] => Mux4.IN27
text_string[8][2] => Mux3.IN27
text_string[8][3] => Mux2.IN27
text_string[8][4] => Mux1.IN27
text_string[8][5] => Mux0.IN27
text_string[8][6] => ~NO_FANOUT~
text_string[8][7] => ~NO_FANOUT~
text_string[7][0] => Mux5.IN26
text_string[7][1] => Mux4.IN26
text_string[7][2] => Mux3.IN26
text_string[7][3] => Mux2.IN26
text_string[7][4] => Mux1.IN26
text_string[7][5] => Mux0.IN26
text_string[7][6] => ~NO_FANOUT~
text_string[7][7] => ~NO_FANOUT~
text_string[6][0] => Mux5.IN25
text_string[6][1] => Mux4.IN25
text_string[6][2] => Mux3.IN25
text_string[6][3] => Mux2.IN25
text_string[6][4] => Mux1.IN25
text_string[6][5] => Mux0.IN25
text_string[6][6] => ~NO_FANOUT~
text_string[6][7] => ~NO_FANOUT~
text_string[5][0] => Mux5.IN24
text_string[5][1] => Mux4.IN24
text_string[5][2] => Mux3.IN24
text_string[5][3] => Mux2.IN24
text_string[5][4] => Mux1.IN24
text_string[5][5] => Mux0.IN24
text_string[5][6] => ~NO_FANOUT~
text_string[5][7] => ~NO_FANOUT~
text_string[4][0] => Mux5.IN23
text_string[4][1] => Mux4.IN23
text_string[4][2] => Mux3.IN23
text_string[4][3] => Mux2.IN23
text_string[4][4] => Mux1.IN23
text_string[4][5] => Mux0.IN23
text_string[4][6] => ~NO_FANOUT~
text_string[4][7] => ~NO_FANOUT~
text_string[3][0] => Mux5.IN22
text_string[3][1] => Mux4.IN22
text_string[3][2] => Mux3.IN22
text_string[3][3] => Mux2.IN22
text_string[3][4] => Mux1.IN22
text_string[3][5] => Mux0.IN22
text_string[3][6] => ~NO_FANOUT~
text_string[3][7] => ~NO_FANOUT~
text_string[2][0] => Mux5.IN21
text_string[2][1] => Mux4.IN21
text_string[2][2] => Mux3.IN21
text_string[2][3] => Mux2.IN21
text_string[2][4] => Mux1.IN21
text_string[2][5] => Mux0.IN21
text_string[2][6] => ~NO_FANOUT~
text_string[2][7] => ~NO_FANOUT~
text_string[1][0] => Mux5.IN20
text_string[1][1] => Mux4.IN20
text_string[1][2] => Mux3.IN20
text_string[1][3] => Mux2.IN20
text_string[1][4] => Mux1.IN20
text_string[1][5] => Mux0.IN20
text_string[1][6] => ~NO_FANOUT~
text_string[1][7] => ~NO_FANOUT~
pixel_on <= pixel_on~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_again|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_again|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappy_bird_base|draw_label:label_again|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappy_bird_base|draw_label:label_gameover
clk => char_rom:char_rom_inst.clock
clk => pixel_in_last.CLK
clk => pixel_on~reg0.CLK
clk => char_y[0].CLK
clk => char_y[1].CLK
clk => char_y[2].CLK
clk => char_x[0].CLK
clk => char_x[1].CLK
clk => char_x[2].CLK
clk => char_code[0].CLK
clk => char_code[1].CLK
clk => char_code[2].CLK
clk => char_code[3].CLK
clk => char_code[4].CLK
clk => char_code[5].CLK
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_code.OUTPUTSELECT
active => char_x[2].ENA
active => char_x[1].ENA
active => char_x[0].ENA
active => char_y[2].ENA
active => char_y[1].ENA
active => char_y[0].ENA
pixel_x[0] => Add1.IN64
pixel_x[1] => Add1.IN63
pixel_x[2] => Add1.IN62
pixel_x[3] => Add1.IN61
pixel_x[4] => Add1.IN60
pixel_x[5] => Add1.IN59
pixel_x[6] => Add1.IN58
pixel_x[7] => Add1.IN57
pixel_x[8] => Add1.IN56
pixel_x[9] => Add1.IN55
pixel_y[0] => LessThan0.IN32
pixel_y[0] => LessThan1.IN61
pixel_y[0] => Add5.IN64
pixel_y[1] => LessThan0.IN31
pixel_y[1] => LessThan1.IN60
pixel_y[1] => Add5.IN63
pixel_y[2] => LessThan0.IN30
pixel_y[2] => LessThan1.IN59
pixel_y[2] => Add5.IN62
pixel_y[3] => LessThan0.IN29
pixel_y[3] => LessThan1.IN58
pixel_y[3] => Add5.IN61
pixel_y[4] => LessThan0.IN28
pixel_y[4] => LessThan1.IN57
pixel_y[4] => Add5.IN60
pixel_y[5] => LessThan0.IN27
pixel_y[5] => LessThan1.IN56
pixel_y[5] => Add5.IN59
pixel_y[6] => LessThan0.IN26
pixel_y[6] => LessThan1.IN55
pixel_y[6] => Add5.IN58
pixel_y[7] => LessThan0.IN25
pixel_y[7] => LessThan1.IN54
pixel_y[7] => Add5.IN57
pixel_y[8] => LessThan0.IN24
pixel_y[8] => LessThan1.IN53
pixel_y[8] => Add5.IN56
pixel_y[9] => LessThan0.IN23
pixel_y[9] => LessThan1.IN52
pixel_y[9] => Add5.IN55
start_x[0] => Add1.IN54
start_x[1] => Add1.IN53
start_x[2] => Add1.IN52
start_x[3] => Add1.IN51
start_x[4] => Add1.IN50
start_x[5] => Add1.IN49
start_x[6] => Add1.IN48
start_x[7] => Add1.IN47
start_x[8] => Add1.IN46
start_x[9] => Add1.IN45
start_x[10] => Add1.IN44
start_x[11] => Add1.IN43
start_x[12] => Add1.IN42
start_x[13] => Add1.IN41
start_x[14] => Add1.IN40
start_x[15] => Add1.IN39
start_x[16] => Add1.IN38
start_x[17] => Add1.IN37
start_x[18] => Add1.IN36
start_x[19] => Add1.IN35
start_x[20] => Add1.IN34
start_x[21] => Add1.IN33
start_x[22] => Add1.IN32
start_x[23] => Add1.IN31
start_x[24] => Add1.IN30
start_x[25] => Add1.IN29
start_x[26] => Add1.IN28
start_x[27] => Add1.IN27
start_x[28] => Add1.IN26
start_x[29] => Add1.IN25
start_x[30] => Add1.IN24
start_x[31] => Add1.IN23
start_y[0] => LessThan0.IN64
start_y[0] => LessThan1.IN64
start_y[0] => Add5.IN54
start_y[1] => LessThan0.IN63
start_y[1] => LessThan1.IN63
start_y[1] => Add5.IN53
start_y[2] => LessThan0.IN62
start_y[2] => LessThan1.IN62
start_y[2] => Add5.IN52
start_y[3] => LessThan0.IN61
start_y[3] => Add0.IN58
start_y[3] => Add5.IN51
start_y[4] => LessThan0.IN60
start_y[4] => Add0.IN57
start_y[4] => Add5.IN50
start_y[5] => LessThan0.IN59
start_y[5] => Add0.IN56
start_y[5] => Add5.IN49
start_y[6] => LessThan0.IN58
start_y[6] => Add0.IN55
start_y[6] => Add5.IN48
start_y[7] => LessThan0.IN57
start_y[7] => Add0.IN54
start_y[7] => Add5.IN47
start_y[8] => LessThan0.IN56
start_y[8] => Add0.IN53
start_y[8] => Add5.IN46
start_y[9] => LessThan0.IN55
start_y[9] => Add0.IN52
start_y[9] => Add5.IN45
start_y[10] => LessThan0.IN54
start_y[10] => Add0.IN51
start_y[10] => Add5.IN44
start_y[11] => LessThan0.IN53
start_y[11] => Add0.IN50
start_y[11] => Add5.IN43
start_y[12] => LessThan0.IN52
start_y[12] => Add0.IN49
start_y[12] => Add5.IN42
start_y[13] => LessThan0.IN51
start_y[13] => Add0.IN48
start_y[13] => Add5.IN41
start_y[14] => LessThan0.IN50
start_y[14] => Add0.IN47
start_y[14] => Add5.IN40
start_y[15] => LessThan0.IN49
start_y[15] => Add0.IN46
start_y[15] => Add5.IN39
start_y[16] => LessThan0.IN48
start_y[16] => Add0.IN45
start_y[16] => Add5.IN38
start_y[17] => LessThan0.IN47
start_y[17] => Add0.IN44
start_y[17] => Add5.IN37
start_y[18] => LessThan0.IN46
start_y[18] => Add0.IN43
start_y[18] => Add5.IN36
start_y[19] => LessThan0.IN45
start_y[19] => Add0.IN42
start_y[19] => Add5.IN35
start_y[20] => LessThan0.IN44
start_y[20] => Add0.IN41
start_y[20] => Add5.IN34
start_y[21] => LessThan0.IN43
start_y[21] => Add0.IN40
start_y[21] => Add5.IN33
start_y[22] => LessThan0.IN42
start_y[22] => Add0.IN39
start_y[22] => Add5.IN32
start_y[23] => LessThan0.IN41
start_y[23] => Add0.IN38
start_y[23] => Add5.IN31
start_y[24] => LessThan0.IN40
start_y[24] => Add0.IN37
start_y[24] => Add5.IN30
start_y[25] => LessThan0.IN39
start_y[25] => Add0.IN36
start_y[25] => Add5.IN29
start_y[26] => LessThan0.IN38
start_y[26] => Add0.IN35
start_y[26] => Add5.IN28
start_y[27] => LessThan0.IN37
start_y[27] => Add0.IN34
start_y[27] => Add5.IN27
start_y[28] => LessThan0.IN36
start_y[28] => Add0.IN33
start_y[28] => Add5.IN26
start_y[29] => LessThan0.IN35
start_y[29] => Add0.IN32
start_y[29] => Add5.IN25
start_y[30] => LessThan0.IN34
start_y[30] => Add0.IN31
start_y[30] => Add5.IN24
start_y[31] => LessThan0.IN33
start_y[31] => Add0.IN30
start_y[31] => Add5.IN23
text_string[9][0] => Mux5.IN19
text_string[9][1] => Mux4.IN19
text_string[9][2] => Mux3.IN19
text_string[9][3] => Mux2.IN19
text_string[9][4] => Mux1.IN19
text_string[9][5] => Mux0.IN19
text_string[9][6] => ~NO_FANOUT~
text_string[9][7] => ~NO_FANOUT~
text_string[8][0] => Mux5.IN18
text_string[8][1] => Mux4.IN18
text_string[8][2] => Mux3.IN18
text_string[8][3] => Mux2.IN18
text_string[8][4] => Mux1.IN18
text_string[8][5] => Mux0.IN18
text_string[8][6] => ~NO_FANOUT~
text_string[8][7] => ~NO_FANOUT~
text_string[7][0] => Mux5.IN17
text_string[7][1] => Mux4.IN17
text_string[7][2] => Mux3.IN17
text_string[7][3] => Mux2.IN17
text_string[7][4] => Mux1.IN17
text_string[7][5] => Mux0.IN17
text_string[7][6] => ~NO_FANOUT~
text_string[7][7] => ~NO_FANOUT~
text_string[6][0] => Mux5.IN16
text_string[6][1] => Mux4.IN16
text_string[6][2] => Mux3.IN16
text_string[6][3] => Mux2.IN16
text_string[6][4] => Mux1.IN16
text_string[6][5] => Mux0.IN16
text_string[6][6] => ~NO_FANOUT~
text_string[6][7] => ~NO_FANOUT~
text_string[5][0] => Mux5.IN15
text_string[5][1] => Mux4.IN15
text_string[5][2] => Mux3.IN15
text_string[5][3] => Mux2.IN15
text_string[5][4] => Mux1.IN15
text_string[5][5] => Mux0.IN15
text_string[5][6] => ~NO_FANOUT~
text_string[5][7] => ~NO_FANOUT~
text_string[4][0] => Mux5.IN14
text_string[4][1] => Mux4.IN14
text_string[4][2] => Mux3.IN14
text_string[4][3] => Mux2.IN14
text_string[4][4] => Mux1.IN14
text_string[4][5] => Mux0.IN14
text_string[4][6] => ~NO_FANOUT~
text_string[4][7] => ~NO_FANOUT~
text_string[3][0] => Mux5.IN13
text_string[3][1] => Mux4.IN13
text_string[3][2] => Mux3.IN13
text_string[3][3] => Mux2.IN13
text_string[3][4] => Mux1.IN13
text_string[3][5] => Mux0.IN13
text_string[3][6] => ~NO_FANOUT~
text_string[3][7] => ~NO_FANOUT~
text_string[2][0] => Mux5.IN12
text_string[2][1] => Mux4.IN12
text_string[2][2] => Mux3.IN12
text_string[2][3] => Mux2.IN12
text_string[2][4] => Mux1.IN12
text_string[2][5] => Mux0.IN12
text_string[2][6] => ~NO_FANOUT~
text_string[2][7] => ~NO_FANOUT~
text_string[1][0] => Mux5.IN11
text_string[1][1] => Mux4.IN11
text_string[1][2] => Mux3.IN11
text_string[1][3] => Mux2.IN11
text_string[1][4] => Mux1.IN11
text_string[1][5] => Mux0.IN11
text_string[1][6] => ~NO_FANOUT~
text_string[1][7] => ~NO_FANOUT~
pixel_on <= pixel_on~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_gameover|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappy_bird_base|draw_label:label_gameover|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappy_bird_base|draw_label:label_gameover|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


