INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.srcs/sources_1/new/output_binary_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_binary_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.srcs/sources_1/new/rollover_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rollover_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.srcs/sources_1/new/feedback_combined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feedback_combined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ps_0_0/sim/system_ps_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ps_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_const_0_0/sim/system_const_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_const_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/ec7b/src/axis_red_pitaya_adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_adc
INFO: [VRFC 10-2458] undeclared symbol adc_csn, assumed default net type wire [C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/ec7b/src/axis_red_pitaya_adc.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_adc_0_0/sim/system_adc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_adc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/023c/src/axis_red_pitaya_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_red_pitaya_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_dac_0_0/sim/system_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/8001/src/axi_cfg_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cfg_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_cfg_0_0/sim/system_cfg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cfg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/2a04/src/port_slicer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_slicer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_0_0/sim/system_slice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_1_0/sim/system_slice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_2_0/sim/system_slice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_3_0/sim/system_slice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/46b0/src/axis_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_variable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_rate_0_0/sim/system_rate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_rate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/a81a/src/axis_ram_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ram_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_writer_0_0/sim/system_writer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_writer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/9a7e/src/dna_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dna_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_dna_0_0/sim/system_dna_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_dna_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_concat_1_0/sim/system_concat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_concat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/e402/src/axi_sts_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_sts_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_sts_0_0/sim/system_sts_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_sts_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_7_1/sim/system_slice_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_7_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ipshared/e867/src/axis_constant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_constant
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_b_const_16b_1/sim/system_b_const_16b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_b_const_16b_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_6_1/sim/system_slice_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_output_binary_conver_0_0/sim/system_output_binary_conver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_output_binary_conver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_slice_6_2/sim/system_slice_6_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_slice_6_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_feedback_combined_0_0/sim/system_feedback_combined_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_feedback_combined_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_axis_broadcaster_0_2/hdl/tdata_system_axis_broadcaster_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_system_axis_broadcaster_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_axis_broadcaster_0_2/hdl/tuser_system_axis_broadcaster_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_system_axis_broadcaster_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_axis_broadcaster_0_2/hdl/top_system_axis_broadcaster_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_system_axis_broadcaster_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_axis_broadcaster_0_2/sim/system_axis_broadcaster_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_broadcaster_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_axis_combiner_0_0/sim/system_axis_combiner_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_combiner_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_mem_fb_split_0/hdl/tdata_system_ch1_mem_fb_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_system_ch1_mem_fb_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_mem_fb_split_0/hdl/tuser_system_ch1_mem_fb_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_system_ch1_mem_fb_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_mem_fb_split_0/hdl/top_system_ch1_mem_fb_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_system_ch1_mem_fb_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_mem_fb_split_0/sim/system_ch1_mem_fb_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ch1_mem_fb_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_output_dac_mem_split_0/hdl/tdata_system_ch1_output_dac_mem_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_system_ch1_output_dac_mem_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_output_dac_mem_split_0/hdl/tuser_system_ch1_output_dac_mem_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_system_ch1_output_dac_mem_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_output_dac_mem_split_0/hdl/top_system_ch1_output_dac_mem_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_system_ch1_output_dac_mem_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_ch1_output_dac_mem_split_0/sim/system_ch1_output_dac_mem_split_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_ch1_output_dac_mem_split_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_conv_0_0/sim/system_conv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_conv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_pll_0_0/system_pll_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_pll_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_pll_0_0/system_pll_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_pll_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TR9QEX
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_IH4294
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OVXGTK
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_ps_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_axis_combiner_0_1/sim/system_axis_combiner_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axis_combiner_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.srcs/sources_1/imports/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/RedPitaya_Vivado/feedback.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
