// Seed: 3914094733
module module_0 #(
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd64
);
  logic id_1, _id_2;
  wire  _id_3;
  logic id_4;
  ;
  assign module_1.id_3 = 0;
  logic [id_2 : id_3] id_5 = -1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    inout wor id_5,
    input tri0 id_6,
    output uwire id_7,
    input uwire id_8,
    output supply0 id_9
);
  assign id_4 = id_3;
  module_0 modCall_1 ();
endmodule
