{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478524681569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478524681571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 11:18:01 2016 " "Processing started: Mon Nov  7 11:18:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478524681571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478524681571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Media_Computer -c DE2_Media_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Media_Computer -c DE2_Media_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478524681572 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/altera/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /opt/altera/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "Quartus II" 0 -1 1478524681731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478524684893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685162 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_001 " "Found entity 1: nios_system_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux " "Found entity 1: nios_system_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_011 " "Found entity 1: nios_system_rsp_xbar_demux_011" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_002 " "Found entity 1: nios_system_rsp_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_001 " "Found entity 1: nios_system_rsp_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux " "Found entity 1: nios_system_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux_001 " "Found entity 1: nios_system_cmd_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux " "Found entity 1: nios_system_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_002 " "Found entity 1: nios_system_cmd_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_001 " "Found entity 1: nios_system_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux " "Found entity 1: nios_system_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_013.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_013.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_013.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_013.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_013_default_decode " "Found entity 1: nios_system_id_router_013_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_013.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685200 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_013 " "Found entity 2: nios_system_id_router_013" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_013.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_013.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_011.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_011.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_011_default_decode " "Found entity 1: nios_system_id_router_011_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685202 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_011 " "Found entity 2: nios_system_id_router_011" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_002_default_decode " "Found entity 1: nios_system_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685205 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_002 " "Found entity 2: nios_system_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_001_default_decode " "Found entity 1: nios_system_id_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685207 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_001 " "Found entity 2: nios_system_id_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_default_decode " "Found entity 1: nios_system_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685209 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router " "Found entity 2: nios_system_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_002_default_decode " "Found entity 1: nios_system_addr_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685211 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_002 " "Found entity 2: nios_system_addr_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_001_default_decode " "Found entity 1: nios_system_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685214 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_001 " "Found entity 2: nios_system_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1478524685215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_default_decode " "Found entity 1: nios_system_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685216 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router " "Found entity 2: nios_system_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_CPU_custom_instruction_master_multi_xconnect" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_custom_instruction_master_multi_xconnect.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_External_Clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_External_Clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_External_Clocks " "Found entity 1: nios_system_External_Clocks" {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid " "Found entity 1: nios_system_sysid" {  } { { "nios_system/synthesis/submodules/nios_system_sysid.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524685883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524685883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU.v 26 26 " "Found 26 design units, including 26 entities, in source file nios_system/synthesis/submodules/nios_system_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_ic_data_module " "Found entity 1: nios_system_CPU_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_CPU_ic_tag_module " "Found entity 2: nios_system_CPU_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_CPU_register_bank_a_module " "Found entity 3: nios_system_CPU_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_CPU_register_bank_b_module " "Found entity 4: nios_system_CPU_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_CPU_nios2_oci_debug " "Found entity 5: nios_system_CPU_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_CPU_ociram_sp_ram_module " "Found entity 6: nios_system_CPU_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_CPU_nios2_ocimem " "Found entity 7: nios_system_CPU_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_CPU_nios2_avalon_reg " "Found entity 8: nios_system_CPU_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_CPU_nios2_oci_break " "Found entity 9: nios_system_CPU_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_CPU_nios2_oci_xbrk " "Found entity 10: nios_system_CPU_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_CPU_nios2_oci_match_single " "Found entity 11: nios_system_CPU_nios2_oci_match_single" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_CPU_nios2_oci_match_paired " "Found entity 12: nios_system_CPU_nios2_oci_match_paired" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_CPU_nios2_oci_dbrk " "Found entity 13: nios_system_CPU_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_CPU_nios2_oci_itrace " "Found entity 14: nios_system_CPU_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_CPU_nios2_oci_td_mode " "Found entity 15: nios_system_CPU_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_CPU_nios2_oci_dtrace " "Found entity 16: nios_system_CPU_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_CPU_nios2_oci_compute_tm_count " "Found entity 17: nios_system_CPU_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_CPU_nios2_oci_fifowp_inc " "Found entity 18: nios_system_CPU_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_CPU_nios2_oci_fifocount_inc " "Found entity 19: nios_system_CPU_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_CPU_nios2_oci_fifo " "Found entity 20: nios_system_CPU_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_CPU_nios2_oci_pib " "Found entity 21: nios_system_CPU_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_CPU_traceram_lpm_dram_bdp_component_module " "Found entity 22: nios_system_CPU_traceram_lpm_dram_bdp_component_module" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_CPU_nios2_oci_im " "Found entity 23: nios_system_CPU_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_CPU_nios2_performance_monitors " "Found entity 24: nios_system_CPU_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_CPU_nios2_oci " "Found entity 25: nios_system_CPU_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_CPU " "Found entity 26: nios_system_CPU" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_jtag_debug_module_wrapper " "Found entity 1: nios_system_CPU_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_jtag_debug_module_sysclk " "Found entity 1: nios_system_CPU_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_sysclk.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_jtag_debug_module_tck " "Found entity 1: nios_system_CPU_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_oci_test_bench " "Found entity 1: nios_system_CPU_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_oci_test_bench.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_mult_cell " "Found entity 1: nios_system_CPU_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_CPU_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_CPU_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CPU_test_bench " "Found entity 1: nios_system_CPU_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_test_bench.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Alpha_Blending.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Alpha_Blending.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Alpha_Blending " "Found entity 1: nios_system_Alpha_Blending" {  } { { "nios_system/synthesis/submodules/nios_system_Alpha_Blending.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Alpha_Blending.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file nios_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_qsys.v" 3464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file nios_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Dual_Clock_FIFO " "Found entity 1: nios_system_VGA_Dual_Clock_FIFO" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687158 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1478524687159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Pixel_Scaler " "Found entity 1: nios_system_VGA_Pixel_Scaler" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_VGA_Pixel_RGB_Resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_VGA_Pixel_RGB_Resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Pixel_RGB_Resampler " "Found entity 1: nios_system_VGA_Pixel_RGB_Resampler" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_RGB_Resampler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Controller " "Found entity 1: nios_system_VGA_Controller" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Controller.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Char_Buffer " "Found entity 1: nios_system_VGA_Char_Buffer" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_VGA_Pixel_Buffer " "Found entity 1: nios_system_VGA_Pixel_Buffer" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_SRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_SRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SRAM " "Found entity 1: nios_system_SRAM" {  } { { "nios_system/synthesis/submodules/nios_system_SRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SRAM.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "nios_system/synthesis/submodules/altera_up_ps2.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2_command_out.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2_data_in.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687186 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nios_system_PS2_Port.v(258) " "Verilog HDL Module Instantiation warning at nios_system_PS2_Port.v(258): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1478524687188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_PS2_Port.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_PS2_Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_PS2_Port " "Found entity 1: nios_system_PS2_Port" {  } { { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Char_LCD_16x2 " "Found entity 1: nios_system_Char_LCD_16x2" {  } { { "nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pushbuttons " "Found entity 1: nios_system_Pushbuttons" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Slider_Switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Slider_Switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Slider_Switches " "Found entity 1: nios_system_Slider_Switches" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_HEX7_HEX4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_HEX7_HEX4.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_HEX7_HEX4 " "Found entity 1: nios_system_HEX7_HEX4" {  } { { "nios_system/synthesis/submodules/nios_system_HEX7_HEX4.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_HEX7_HEX4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_HEX3_HEX0 " "Found entity 1: nios_system_HEX3_HEX0" {  } { { "nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Green_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Green_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Green_LEDs " "Found entity 1: nios_system_Green_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Red_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Red_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Red_LEDs " "Found entity 1: nios_system_Red_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_Red_LEDs.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Red_LEDs.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_input_efifo_module " "Found entity 1: nios_system_SDRAM_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687211 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM " "Found entity 2: nios_system_SDRAM" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_Interval_Timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_Interval_Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Interval_Timer " "Found entity 1: nios_system_Interval_Timer" {  } { { "nios_system/synthesis/submodules/nios_system_Interval_Timer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_UART_sim_scfifo_w " "Found entity 1: nios_system_JTAG_UART_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687217 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_JTAG_UART_scfifo_w " "Found entity 2: nios_system_JTAG_UART_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687217 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_JTAG_UART_sim_scfifo_r " "Found entity 3: nios_system_JTAG_UART_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687217 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_JTAG_UART_scfifo_r " "Found entity 4: nios_system_JTAG_UART_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687217 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_JTAG_UART " "Found entity 5: nios_system_JTAG_UART" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687217 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_Media_Computer.v(318) " "Verilog HDL Module Instantiation warning at DE2_Media_Computer.v(318): ignored dangling comma in List of Port Connections" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1478524687219 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_Media_Computer DE2_Media_Computer.v(96) " "Verilog Module Declaration warning at DE2_Media_Computer.v(96): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_Media_Computer\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 96 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524687219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_Media_Computer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE2_Media_Computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Media_Computer " "Found entity 1: DE2_Media_Computer" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524687220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524687220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENET_CLK DE2_Media_Computer.v(235) " "Verilog HDL Implicit Net warning at DE2_Media_Computer.v(235): created implicit net for \"ENET_CLK\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524687226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_XCK DE2_Media_Computer.v(249) " "Verilog HDL Implicit Net warning at DE2_Media_Computer.v(249): created implicit net for \"AUD_XCK\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524687226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(316) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687234 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(326) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687234 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(336) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687234 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_SDRAM.v(680) " "Verilog HDL or VHDL warning at nios_system_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687237 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(957) " "Verilog HDL or VHDL warning at nios_system_CPU.v(957): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 957 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(959) " "Verilog HDL or VHDL warning at nios_system_CPU.v(959): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 959 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(1003) " "Verilog HDL or VHDL warning at nios_system_CPU.v(1003): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1003 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(1005) " "Verilog HDL or VHDL warning at nios_system_CPU.v(1005): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1005 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(2095) " "Verilog HDL or VHDL warning at nios_system_CPU.v(2095): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2095 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(2097) " "Verilog HDL or VHDL warning at nios_system_CPU.v(2097): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2097 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(2253) " "Verilog HDL or VHDL warning at nios_system_CPU.v(2253): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2253 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_CPU.v(3170) " "Verilog HDL or VHDL warning at nios_system_CPU.v(3170): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3170 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1478524687339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Media_Computer " "Elaborating entity \"DE2_Media_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478524687806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ENET_CLK DE2_Media_Computer.v(235) " "Verilog HDL or VHDL warning at DE2_Media_Computer.v(235): object \"ENET_CLK\" assigned a value but never read" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524687809 "|DE2_Media_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_Media_Computer.v(159) " "Output port \"UART_TXD\" at DE2_Media_Computer.v(159) has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1478524687811 "|DE2_Media_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "DE2_Media_Computer.v" "NiosII" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524687842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart " "Elaborating entity \"nios_system_JTAG_UART\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_w nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w " "Elaborating entity \"nios_system_JTAG_UART_scfifo_w\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_w" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "wfifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688292 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524688292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524688766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524688766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_r nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r " "Elaborating entity \"nios_system_JTAG_UART_scfifo_r\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_r" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "nios_system_JTAG_UART_alt_jtag_atlantic" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524688992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524688992 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524688992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Interval_Timer nios_system:NiosII\|nios_system_Interval_Timer:interval_timer " "Elaborating entity \"nios_system_Interval_Timer\" for hierarchy \"nios_system:NiosII\|nios_system_Interval_Timer:interval_timer\"" {  } { { "nios_system/synthesis/nios_system.v" "interval_timer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SDRAM nios_system:NiosII\|nios_system_SDRAM:sdram " "Elaborating entity \"nios_system_SDRAM\" for hierarchy \"nios_system:NiosII\|nios_system_SDRAM:sdram\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SDRAM_input_efifo_module nios_system:NiosII\|nios_system_SDRAM:sdram\|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module " "Elaborating entity \"nios_system_SDRAM_input_efifo_module\" for hierarchy \"nios_system:NiosII\|nios_system_SDRAM:sdram\|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "the_nios_system_SDRAM_input_efifo_module" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Red_LEDs nios_system:NiosII\|nios_system_Red_LEDs:red_leds " "Elaborating entity \"nios_system_Red_LEDs\" for hierarchy \"nios_system:NiosII\|nios_system_Red_LEDs:red_leds\"" {  } { { "nios_system/synthesis/nios_system.v" "red_leds" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Green_LEDs nios_system:NiosII\|nios_system_Green_LEDs:green_leds " "Elaborating entity \"nios_system_Green_LEDs\" for hierarchy \"nios_system:NiosII\|nios_system_Green_LEDs:green_leds\"" {  } { { "nios_system/synthesis/nios_system.v" "green_leds" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_HEX3_HEX0 nios_system:NiosII\|nios_system_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"nios_system_HEX3_HEX0\" for hierarchy \"nios_system:NiosII\|nios_system_HEX3_HEX0:hex3_hex0\"" {  } { { "nios_system/synthesis/nios_system.v" "hex3_hex0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_HEX7_HEX4 nios_system:NiosII\|nios_system_HEX7_HEX4:hex7_hex4 " "Elaborating entity \"nios_system_HEX7_HEX4\" for hierarchy \"nios_system:NiosII\|nios_system_HEX7_HEX4:hex7_hex4\"" {  } { { "nios_system/synthesis/nios_system.v" "hex7_hex4" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Slider_Switches nios_system:NiosII\|nios_system_Slider_Switches:slider_switches " "Elaborating entity \"nios_system_Slider_Switches\" for hierarchy \"nios_system:NiosII\|nios_system_Slider_Switches:slider_switches\"" {  } { { "nios_system/synthesis/nios_system.v" "slider_switches" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Slider_Switches.v(110) " "Verilog HDL or VHDL warning at nios_system_Slider_Switches.v(110): object \"data\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Slider_Switches.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524689106 "|DE2_Media_Computer|nios_system:NiosII|nios_system_Slider_Switches:slider_switches"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pushbuttons nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons " "Elaborating entity \"nios_system_Pushbuttons\" for hierarchy \"nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\"" {  } { { "nios_system/synthesis/nios_system.v" "pushbuttons" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Pushbuttons.v(113) " "Verilog HDL or VHDL warning at nios_system_Pushbuttons.v(113): object \"data\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524689112 "|DE2_Media_Computer|nios_system:NiosII|nios_system_Pushbuttons:pushbuttons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Char_LCD_16x2 nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2 " "Elaborating entity \"nios_system_Char_LCD_16x2\" for hierarchy \"nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\"" {  } { { "nios_system/synthesis/nios_system.v" "char_lcd_16x2" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" "Char_LCD_Comm" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"nios_system:NiosII\|nios_system_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" "Char_LCD_Init" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Char_LCD_16x2.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_PS2_Port nios_system:NiosII\|nios_system_PS2_Port:ps2_port " "Elaborating entity \"nios_system_PS2_Port\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\"" {  } { { "nios_system/synthesis/nios_system.v" "ps2_port" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "PS2_Serial_Port" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(228) " "Verilog HDL assignment warning at altera_up_ps2.v(228): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/altera_up_ps2.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689172 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "nios_system/synthesis/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(192) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(192): truncated value with size 32 to match size of target (4)" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2_data_in.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689180 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "nios_system/synthesis/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(246) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(246): truncated value with size 32 to match size of target (13)" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2_command_out.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689196 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(257) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(257): truncated value with size 32 to match size of target (20)" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2_command_out.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689196 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(273) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(273): truncated value with size 32 to match size of target (17)" {  } { { "nios_system/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_ps2_command_out.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689196 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "Incoming_Data_FIFO" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689246 ""}  } { { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524689246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr31 " "Found entity 1: scfifo_tr31" {  } { { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr31 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated " "Elaborating entity \"scfifo_tr31\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj31 " "Found entity 1: a_dpfifo_gj31" {  } { { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj31 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo " "Elaborating entity \"a_dpfifo_gj31\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\"" {  } { { "db/scfifo_tr31.tdf" "dpfifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqd1 " "Found entity 1: altsyncram_rqd1" {  } { { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqd1 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram " "Elaborating entity \"altsyncram_rqd1\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\"" {  } { { "db/a_dpfifo_gj31.tdf" "FIFOram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbj1 " "Found entity 1: altsyncram_mbj1" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbj1 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1 " "Elaborating entity \"altsyncram_mbj1\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\"" {  } { { "db/altsyncram_rqd1.tdf" "altsyncram1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3o8 " "Found entity 1: cmpr_3o8" {  } { { "db/cmpr_3o8.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_3o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer " "Elaborating entity \"cmpr_3o8\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gj31.tdf" "almost_full_comparer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison " "Elaborating entity \"cmpr_3o8\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison\"" {  } { { "db/a_dpfifo_gj31.tdf" "three_comparison" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb " "Elaborating entity \"cntr_e5b\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gj31.tdf" "rd_ptr_msb" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r57 " "Found entity 1: cntr_r57" {  } { { "db/cntr_r57.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_r57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r57 nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter " "Elaborating entity \"cntr_r57\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\"" {  } { { "db/a_dpfifo_gj31.tdf" "usedw_counter" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr " "Elaborating entity \"cntr_f5b\" for hierarchy \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\"" {  } { { "db/a_dpfifo_gj31.tdf" "wr_ptr" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_SRAM nios_system:NiosII\|nios_system_SRAM:sram " "Elaborating entity \"nios_system_SRAM\" for hierarchy \"nios_system:NiosII\|nios_system_SRAM:sram\"" {  } { { "nios_system/synthesis/nios_system.v" "sram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Pixel_Buffer nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer " "Elaborating entity \"nios_system_VGA_Pixel_Buffer\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_pixel_buffer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_VGA_Pixel_Buffer.v(256) " "Verilog HDL assignment warning at nios_system_VGA_Pixel_Buffer.v(256): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689868 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_VGA_Pixel_Buffer.v(257) " "Verilog HDL assignment warning at nios_system_VGA_Pixel_Buffer.v(257): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689868 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_VGA_Pixel_Buffer.v(262) " "Verilog HDL assignment warning at nios_system_VGA_Pixel_Buffer.v(262): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689868 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_VGA_Pixel_Buffer.v(263) " "Verilog HDL assignment warning at nios_system_VGA_Pixel_Buffer.v(263): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689868 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 nios_system_VGA_Pixel_Buffer.v(343) " "Verilog HDL assignment warning at nios_system_VGA_Pixel_Buffer.v(343): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689868 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_VGA_Pixel_Buffer.v(357) " "Verilog HDL assignment warning at nios_system_VGA_Pixel_Buffer.v(357): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524689868 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "Image_Buffer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524689918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689919 ""}  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524689919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524689995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524689995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524689998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Char_Buffer nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer " "Elaborating entity \"nios_system_VGA_Char_Buffer\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_char_buffer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690409 ""}  } { { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524690409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "Character_Rom" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690705 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524690705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524690859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524690859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Controller nios_system:NiosII\|nios_system_VGA_Controller:vga_controller " "Elaborating entity \"nios_system_VGA_Controller\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Controller:vga_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_controller" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios_system:NiosII\|nios_system_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Controller.v" "VGA_Timing" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524690897 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524690897 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Pixel_RGB_Resampler nios_system:NiosII\|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"nios_system_VGA_Pixel_RGB_Resampler\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_pixel_rgb_resampler" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a nios_system_VGA_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at nios_system_VGA_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_RGB_Resampler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524690903 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Pixel_Scaler nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler " "Elaborating entity \"nios_system_VGA_Pixel_Scaler\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_pixel_scaler" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "Multiply_Height" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524690927 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524690928 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524690928 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524690978 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524690978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "Multiply_Width" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524691412 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_VGA_Dual_Clock_FIFO nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"nios_system_VGA_Dual_Clock_FIFO\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_dual_clock_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524691526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691527 ""}  } { { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524691527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524691941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524691941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524691944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper nios_system:NiosII\|fpoint_wrapper:cpu_fpoint " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_fpoint" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "nios_system/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 591 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524692438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692439 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 591 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524692439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fjd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fjd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fjd " "Found entity 1: add_sub_fjd" {  } { { "db/add_sub_fjd.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_fjd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fjd nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_fjd:auto_generated " "Elaborating entity \"add_sub_fjd\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_fjd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524692553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692553 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524692553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3c " "Found entity 1: add_sub_r3c" {  } { { "db/add_sub_r3c.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_r3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r3c nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_r3c:auto_generated " "Elaborating entity \"add_sub_r3c\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_r3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524692666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692666 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524692666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 665 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524692786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692786 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 665 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524692786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pb " "Found entity 1: add_sub_7pb" {  } { { "db/add_sub_7pb.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_7pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524692883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524692883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pb nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated " "Elaborating entity \"add_sub_7pb\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524692925 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524692925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ft " "Found entity 1: mult_5ft" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ft nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated " "Elaborating entity \"mult_5ft\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524693456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693456 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524693456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_voh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_voh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_voh " "Found entity 1: add_sub_voh" {  } { { "db/add_sub_voh.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_voh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_voh nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_voh:auto_generated " "Elaborating entity \"add_sub_voh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_voh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2669 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524693556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693556 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2669 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524693556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lre " "Found entity 1: add_sub_lre" {  } { { "db/add_sub_lre.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_lre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lre nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated " "Elaborating entity \"add_sub_lre\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524693643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693643 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524693643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqe " "Found entity 1: add_sub_nqe" {  } { { "db/add_sub_nqe.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_nqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqe nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_nqe:auto_generated " "Elaborating entity \"add_sub_nqe\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_nqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524693731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693731 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524693731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unh " "Found entity 1: add_sub_unh" {  } { { "db/add_sub_unh.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_unh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unh nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_unh:auto_generated " "Elaborating entity \"add_sub_unh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_unh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2762 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524693828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693828 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2762 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524693828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_ugh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ugh nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_ugh:auto_generated " "Elaborating entity \"add_sub_ugh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_ugh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2779 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524693918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693918 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2779 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524693918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_32h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_32h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_32h " "Found entity 1: add_sub_32h" {  } { { "db/add_sub_32h.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_32h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524693993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524693993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_32h nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_32h:auto_generated " "Elaborating entity \"add_sub_32h\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_32h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524693996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694011 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2872 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694061 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2872 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_taf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_taf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_taf " "Found entity 1: add_sub_taf" {  } { { "db/add_sub_taf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_taf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_taf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_taf:auto_generated " "Elaborating entity \"add_sub_taf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_taf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2897 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694192 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2897 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6jf " "Found entity 1: add_sub_6jf" {  } { { "db/add_sub_6jf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_6jf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6jf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_6jf:auto_generated " "Elaborating entity \"add_sub_6jf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_6jf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2923 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694291 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2923 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aag " "Found entity 1: cmpr_aag" {  } { { "db/cmpr_aag.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_aag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aag nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated " "Elaborating entity \"cmpr_aag\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3524 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694442 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3524 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mlf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mlf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mlf " "Found entity 1: add_sub_mlf" {  } { { "db/add_sub_mlf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_mlf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mlf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_mlf:auto_generated " "Elaborating entity \"add_sub_mlf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_mlf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694534 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694599 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_saf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_saf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_saf " "Found entity 1: add_sub_saf" {  } { { "db/add_sub_saf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_saf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_saf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_saf:auto_generated " "Elaborating entity \"add_sub_saf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_saf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694694 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r6f " "Found entity 1: add_sub_r6f" {  } { { "db/add_sub_r6f.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_r6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r6f nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_r6f:auto_generated " "Elaborating entity \"add_sub_r6f\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_r6f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694788 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3737 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694813 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3737 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_69i " "Found entity 1: add_sub_69i" {  } { { "db/add_sub_69i.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_69i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_69i nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_69i:auto_generated " "Elaborating entity \"add_sub_69i\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_69i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694904 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_55i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_55i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_55i " "Found entity 1: add_sub_55i" {  } { { "db/add_sub_55i.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_55i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524694978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524694978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_55i nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_55i:auto_generated " "Elaborating entity \"add_sub_55i\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_55i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3789 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524694996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524694997 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3789 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524694997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3851 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695023 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3851 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbf " "Found entity 1: add_sub_vbf" {  } { { "db/add_sub_vbf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_vbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_vbf:auto_generated " "Elaborating entity \"add_sub_vbf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_vbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3876 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695115 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3876 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u7f " "Found entity 1: add_sub_u7f" {  } { { "db/add_sub_u7f.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_u7f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u7f nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_u7f:auto_generated " "Elaborating entity \"add_sub_u7f\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_u7f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3901 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695208 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3901 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3966 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695257 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3966 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uaf " "Found entity 1: add_sub_uaf" {  } { { "db/add_sub_uaf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_uaf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uaf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_uaf:auto_generated " "Elaborating entity \"add_sub_uaf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_uaf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3991 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695353 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3991 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s6f " "Found entity 1: add_sub_s6f" {  } { { "db/add_sub_s6f.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_s6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s6f nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_s6f:auto_generated " "Elaborating entity \"add_sub_s6f\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_s6f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4016 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695450 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4016 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695529 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t7f " "Found entity 1: add_sub_t7f" {  } { { "db/add_sub_t7f.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_t7f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t7f nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_t7f:auto_generated " "Elaborating entity \"add_sub_t7f\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_t7f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695637 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4499 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695703 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4499 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_joc nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_joc:auto_generated " "Elaborating entity \"mux_joc\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_joc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695849 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ndg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ndg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ndg " "Found entity 1: cmpr_ndg" {  } { { "db/cmpr_ndg.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_ndg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524695926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524695926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ndg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_ndg:auto_generated " "Elaborating entity \"cmpr_ndg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_ndg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4309 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524695968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524695968 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4309 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524695968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1qc " "Found entity 1: mux_1qc" {  } { { "db/mux_1qc.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mux_1qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524696071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524696071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1qc nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_1qc:auto_generated " "Elaborating entity \"mux_1qc\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_1qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524696074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524696126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524696314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524698870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5094 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699065 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5094 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_loc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_loc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_loc " "Found entity 1: mux_loc" {  } { { "db/mux_loc.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mux_loc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_loc nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_loc:auto_generated " "Elaborating entity \"mux_loc\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_loc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6922 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699279 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6922 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bnf " "Found entity 1: add_sub_bnf" {  } { { "db/add_sub_bnf.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/add_sub_bnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bnf nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_bnf:auto_generated " "Elaborating entity \"add_sub_bnf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_bnf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6974 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699381 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6974 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cg " "Found entity 1: cmpr_8cg" {  } { { "db/cmpr_8cg.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_8cg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8cg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_8cg:auto_generated " "Elaborating entity \"cmpr_8cg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_8cg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6999 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699470 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6999 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cg " "Found entity 1: cmpr_7cg" {  } { { "db/cmpr_7cg.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_7cg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_7cg:auto_generated " "Elaborating entity \"cmpr_7cg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_7cg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7024 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699561 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7024 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cg " "Found entity 1: cmpr_9cg" {  } { { "db/cmpr_9cg.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_9cg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9cg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_9cg:auto_generated " "Elaborating entity \"cmpr_9cg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_9cg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7049 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699650 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7049 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_55g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_55g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_55g " "Found entity 1: cmpr_55g" {  } { { "db/cmpr_55g.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_55g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_55g nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_55g:auto_generated " "Elaborating entity \"cmpr_55g\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_55g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7074 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699738 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7074 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccg " "Found entity 1: cmpr_ccg" {  } { { "db/cmpr_ccg.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_ccg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ccg nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ccg:auto_generated " "Elaborating entity \"cmpr_ccg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ccg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7099 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524699827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699827 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7099 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524699827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a5g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a5g " "Found entity 1: cmpr_a5g" {  } { { "db/cmpr_a5g.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/cmpr_a5g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524699903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524699903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a5g nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_a5g:auto_generated " "Elaborating entity \"cmpr_a5g\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_a5g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Alpha_Blending nios_system:NiosII\|nios_system_Alpha_Blending:alpha_blending " "Elaborating entity \"nios_system_Alpha_Blending\" for hierarchy \"nios_system:NiosII\|nios_system_Alpha_Blending:alpha_blending\"" {  } { { "nios_system/synthesis/nios_system.v" "alpha_blending" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple nios_system:NiosII\|nios_system_Alpha_Blending:alpha_blending\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"nios_system:NiosII\|nios_system_Alpha_Blending:alpha_blending\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "nios_system/synthesis/submodules/nios_system_Alpha_Blending.v" "alpha_blender" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_Alpha_Blending.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU nios_system:NiosII\|nios_system_CPU:cpu " "Elaborating entity \"nios_system_CPU\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524699929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_test_bench nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench " "Elaborating entity \"nios_system_CPU_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_test_bench:the_nios_system_CPU_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_test_bench" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 5990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_ic_data_module nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data " "Elaborating entity \"nios_system_CPU_ic_data_module\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_ic_data" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524700152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524700152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_ic_tag_module nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag " "Elaborating entity \"nios_system_CPU_ic_tag_module\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_ic_tag" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ah1 " "Found entity 1: altsyncram_0ah1" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524700265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524700265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ah1 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated " "Elaborating entity \"altsyncram_0ah1\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_register_bank_a_module nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a " "Elaborating entity \"nios_system_CPU_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_register_bank_a" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lbg1 " "Found entity 1: altsyncram_lbg1" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524700396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524700396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lbg1 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated " "Elaborating entity \"altsyncram_lbg1\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_register_bank_b_module nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b " "Elaborating entity \"nios_system_CPU_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_register_bank_b" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbg1 " "Found entity 1: altsyncram_mbg1" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524700535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524700535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbg1 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated " "Elaborating entity \"altsyncram_mbg1\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_mult_cell nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell " "Elaborating entity \"nios_system_CPU_mult_cell\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_mult_cell" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 9051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524700705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524700705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700790 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1478524700800 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524700961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524701497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524701497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524701511 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1478524701552 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "/opt/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci " "Elaborating entity \"nios_system_CPU_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 9159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_debug nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug " "Elaborating entity \"nios_system_CPU_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_debug" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altera_std_synchronizer" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_ocimem nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem " "Elaborating entity \"nios_system_CPU_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_ocimem" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_ociram_sp_ram_module nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram " "Elaborating entity \"nios_system_CPU_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_ociram_sp_ram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gs71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gs71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gs71 " "Found entity 1: altsyncram_gs71" {  } { { "db/altsyncram_gs71.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_gs71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524702246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524702246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gs71 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gs71:auto_generated " "Elaborating entity \"altsyncram_gs71\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem\|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gs71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_avalon_reg nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg " "Elaborating entity \"nios_system_CPU_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_avalon_reg" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_break nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break " "Elaborating entity \"nios_system_CPU_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_break" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_xbrk nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk " "Elaborating entity \"nios_system_CPU_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_xbrk:the_nios_system_CPU_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_xbrk" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_dbrk nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk " "Elaborating entity \"nios_system_CPU_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_dbrk" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_match_single nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk\|nios_system_CPU_nios2_oci_match_single:nios_system_CPU_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"nios_system_CPU_nios2_oci_match_single\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk\|nios_system_CPU_nios2_oci_match_single:nios_system_CPU_nios2_oci_dbrk_hit0_match_single\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_dbrk_hit0_match_single" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_match_paired nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk\|nios_system_CPU_nios2_oci_match_paired:nios_system_CPU_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"nios_system_CPU_nios2_oci_match_paired\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk\|nios_system_CPU_nios2_oci_match_paired:nios_system_CPU_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_dbrk_hit0_match_paired" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_itrace nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace " "Elaborating entity \"nios_system_CPU_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_itrace" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_dtrace nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace " "Elaborating entity \"nios_system_CPU_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_dtrace" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_td_mode nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace\|nios_system_CPU_nios2_oci_td_mode:nios_system_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_CPU_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_dtrace:the_nios_system_CPU_nios2_oci_dtrace\|nios_system_CPU_nios2_oci_td_mode:nios_system_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_trc_ctrl_td_mode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_fifo nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo " "Elaborating entity \"nios_system_CPU_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_compute_tm_count:nios_system_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_CPU_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_compute_tm_count:nios_system_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_compute_tm_count_tm_count" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifowp_inc:nios_system_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_CPU_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifowp_inc:nios_system_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_fifowp_inc_fifowp" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifocount_inc:nios_system_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_CPU_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_nios2_oci_fifocount_inc:nios_system_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_nios2_oci_fifocount_inc_fifocount" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_oci_test_bench nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_oci_test_bench:the_nios_system_CPU_oci_test_bench " "Elaborating entity \"nios_system_CPU_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_fifo:the_nios_system_CPU_nios2_oci_fifo\|nios_system_CPU_oci_test_bench:the_nios_system_CPU_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_oci_test_bench" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_pib nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_pib:the_nios_system_CPU_nios2_oci_pib " "Elaborating entity \"nios_system_CPU_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_pib:the_nios_system_CPU_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_pib" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_nios2_oci_im nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im " "Elaborating entity \"nios_system_CPU_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_im" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_traceram_lpm_dram_bdp_component_module nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component " "Elaborating entity \"nios_system_CPU_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_traceram_lpm_dram_bdp_component" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_altsyncram" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478524702519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478524702519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_CPU_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_jtag_debug_module_wrapper" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_jtag_debug_module_tck nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck " "Elaborating entity \"nios_system_CPU_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "the_nios_system_CPU_jtag_debug_module_tck" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_CPU_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "the_nios_system_CPU_jtag_debug_module_sysclk" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" "nios_system_CPU_jtag_debug_module_phy" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid nios_system:NiosII\|nios_system_sysid:sysid " "Elaborating entity \"nios_system_sysid\" for hierarchy \"nios_system:NiosII\|nios_system_sysid:sysid\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_External_Clocks nios_system:NiosII\|nios_system_External_Clocks:external_clocks " "Elaborating entity \"nios_system_External_Clocks\" for hierarchy \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\"" {  } { { "nios_system/synthesis/nios_system.v" "external_clocks" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk nios_system_External_Clocks.v(106) " "Verilog HDL or VHDL warning at nios_system_External_Clocks.v(106): object \"video_in_clk\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524702599 "|DE2_Media_Computer|nios_system:NiosII|nios_system_External_Clocks:external_clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "DE_Clock_Generator_System" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524702685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702686 ""}  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524702686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "DE_Clock_Generator_Audio" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 271 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524702720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702721 ""}  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 271 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478524702721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Avalon_Interface nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash " "Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Avalon_Interface\" for hierarchy \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\"" {  } { { "nios_system/synthesis/nios_system.v" "flash" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface " "Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "flash_mem_interface" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui " "Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm " "Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_system:NiosII\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_system:NiosII\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_custom_instruction_master_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_CPU_custom_instruction_master_multi_xconnect nios_system:NiosII\|nios_system_CPU_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_system_CPU_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_system:NiosII\|nios_system_CPU_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_custom_instruction_master_multi_xconnect" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system:NiosII\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524702792 "|DE2_Media_Computer|nios_system:NiosII|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524702792 "|DE2_Media_Computer|nios_system:NiosII|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478524702792 "|DE2_Media_Computer|nios_system:NiosII|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_instruction_master_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_data_master_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|altera_merlin_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_translator:vga_pixel_buffer_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_pixel_buffer_avalon_pixel_dma_master_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "interval_timer_s1_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid_control_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:red_leds_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:red_leds_avalon_parallel_port_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "red_leds_avalon_parallel_port_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "char_lcd_16x2_avalon_lcd_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "ps2_port_avalon_ps2_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sram_avalon_sram_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:vga_char_buffer_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:vga_char_buffer_avalon_char_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_char_buffer_avalon_char_control_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:vga_char_buffer_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:vga_char_buffer_avalon_char_buffer_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_char_buffer_avalon_char_buffer_slave_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:flash_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:flash_flash_data_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "flash_flash_data_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:flash_flash_erase_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:flash_flash_erase_control_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "flash_flash_erase_control_translator" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "vga_pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524702990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 3962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 5141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 5182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 5426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 5467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router nios_system:NiosII\|nios_system_addr_router:addr_router " "Elaborating entity \"nios_system_addr_router\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_default_decode nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001 nios_system:NiosII\|nios_system_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_addr_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001_default_decode nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002 nios_system:NiosII\|nios_system_addr_router_002:addr_router_002 " "Elaborating entity \"nios_system_addr_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router_002" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002_default_decode nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router nios_system:NiosII\|nios_system_id_router:id_router " "Elaborating entity \"nios_system_id_router\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_default_decode nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_001 nios_system:NiosII\|nios_system_id_router_001:id_router_001 " "Elaborating entity \"nios_system_id_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_001:id_router_001\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_001_default_decode nios_system:NiosII\|nios_system_id_router_001:id_router_001\|nios_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_001:id_router_001\|nios_system_id_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002 nios_system:NiosII\|nios_system_id_router_002:id_router_002 " "Elaborating entity \"nios_system_id_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_002" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002_default_decode nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_011 nios_system:NiosII\|nios_system_id_router_011:id_router_011 " "Elaborating entity \"nios_system_id_router_011\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_011:id_router_011\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_011" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_011_default_decode nios_system:NiosII\|nios_system_id_router_011:id_router_011\|nios_system_id_router_011_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_011_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_011:id_router_011\|nios_system_id_router_011_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_013 nios_system:NiosII\|nios_system_id_router_013:id_router_013 " "Elaborating entity \"nios_system_id_router_013\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_013:id_router_013\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_013" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_013_default_decode nios_system:NiosII\|nios_system_id_router_013:id_router_013\|nios_system_id_router_013_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_013_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_013:id_router_013\|nios_system_id_router_013_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_013.sv" "the_default_decode" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_id_router_013.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:NiosII\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:NiosII\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios_system/synthesis/nios_system.v" "limiter" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "burst_adapter" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "nios_system/synthesis/nios_system.v" "burst_adapter_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.v" "burst_adapter_002" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller_003\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_003" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller_004\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_004" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_cmd_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_001 nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_cmd_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_002 nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"nios_system_cmd_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux_002" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_cmd_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_mux" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "arb" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux_001 nios_system:NiosII\|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"nios_system_cmd_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_mux_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_rsp_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_001 nios_system:NiosII\|nios_system_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"nios_system_rsp_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_002 nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_system_rsp_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux_002" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_011 nios_system:NiosII\|nios_system_rsp_xbar_demux_011:rsp_xbar_demux_011 " "Elaborating entity \"nios_system_rsp_xbar_demux_011\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_011:rsp_xbar_demux_011\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux_011" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_rsp_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_mux" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "arb" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_001 nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_rsp_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_mux_001" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "arb" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_002" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_005" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524703961 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1478524703999 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524703999 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524703999 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478524703999 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_007" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 7988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524704013 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1478524704033 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524704033 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1478524704033 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1478524704033 "|DE2_Media_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:NiosII\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 8114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478524704052 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "DE_Clock_Generator_Audio" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 271 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1478524710589 "|DE2_Media_Computer|nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "DE_Clock_Generator_System" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1478524710590 "|DE2_Media_Computer|nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b nios_system_CPU_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"nios_system_CPU_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "nios_system_CPU_traceram_lpm_dram_bdp_component" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3227 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1478524710601 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_CPU.v" "the_nios_system_CPU_nios2_oci_itrace" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 3655 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1478524710608 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1478524711229 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 39 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 37 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 67 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 97 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 127 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 157 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 187 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 217 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 247 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 277 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 307 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 337 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 367 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 397 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 427 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 457 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 487 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 517 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 547 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[18\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 577 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 607 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 637 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 667 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 697 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 727 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 757 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 787 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 817 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 847 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 877 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 907 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 937 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_pc81.tdf" 967 2 0 } } { "db/a_dpfifo_d531.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } } { "db/scfifo_qd31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_qd31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Scaler.v" 191 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1720 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716830 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|altsyncram_pc81:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1478524716830 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1478524716830 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|ram_block1a0 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_e5i1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 420 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_e5i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|ram_block1a1 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_e5i1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 420 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_e5i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a0 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a1 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 89 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a2 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a3 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a4 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a5 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a6 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a8 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a9 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a10 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a11 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a12 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a13 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a14 " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_4272.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Char_Buffer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1672 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 37 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 67 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 97 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 127 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 157 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 187 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 217 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 247 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 277 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 307 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 337 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 367 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 397 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 427 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 457 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 487 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 517 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_3d81.tdf" 547 2 0 } } { "db/a_dpfifo_sn31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } } { "db/scfifo_70a1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_70a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Pixel_Buffer.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1647 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|altsyncram_3d81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[0\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 43 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[1\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 74 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[2\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 105 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[3\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 136 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[4\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 167 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[5\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 198 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[6\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 229 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\|q_a\[7\]\"" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbj1.tdf" 260 2 0 } } { "db/altsyncram_rqd1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } } { "db/a_dpfifo_gj31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } } { "db/scfifo_tr31.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_tr31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_PS2_Port.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_PS2_Port.v" 258 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1606 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 39 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 68 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 97 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 126 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 155 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 184 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 213 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\|scfifo:rfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 242 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 302 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 97 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 126 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 155 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 184 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 213 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 242 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 271 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 300 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 329 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 358 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 387 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 416 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 445 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 474 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 503 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 532 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[18\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 561 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[19\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 590 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[20\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 619 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[21\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 648 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[22\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 677 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[23\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 706 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[24\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 735 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[25\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 764 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[26\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 793 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[27\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 822 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[28\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 851 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[29\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 880 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[30\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 909 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[31\] " "Synthesized away node \"nios_system:NiosII\|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_7ku.tdf" 938 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_VGA_Dual_Clock_FIFO.v" 174 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1737 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[21\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[23\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[24\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[25\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[26\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 869 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[27\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[28\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 933 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[29\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[30\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[31\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mbg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_mbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_mbg1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 249 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7341 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_mbg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[21\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[23\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[24\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[25\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[26\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 869 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[27\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[28\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 933 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[29\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[30\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[31\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lbg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_lbg1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_lbg1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 186 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7320 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_lbg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[21\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[23\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0ah1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_0ah1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_0ah1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 123 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7087 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_0ah1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[0\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[2\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[3\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[21\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[23\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[24\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[25\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[26\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[27\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[28\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[29\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[30\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[31\] " "Synthesized away node \"nios_system:NiosII\|nios_system_CPU:cpu\|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_qed1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_qed1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 58 0 0 } } { "nios_system/synthesis/submodules/nios_system_CPU.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.v" 7021 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1814 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1478524716837 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult1 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult1\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult3 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult3\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult5 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult5\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult7 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_mult7\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 74 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out2 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out2\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 83 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out4 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out4\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 88 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out6 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out6\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 93 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out8 " "Synthesized away node \"nios_system:NiosII\|fpoint_wrapper:cpu_fpoint\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_5ft:auto_generated\|mac_out8\"" {  } { { "db/mult_5ft.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/mult_5ft.tdf" 98 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } } { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } } { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1751 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1478524716837 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\|_clk0 " "Synthesized away node \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_Audio\|_clk0\"" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 271 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1832 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524716837 "|DE2_Media_Computer|nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_Audio|pll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1478524716837 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1478524716837 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1478524719753 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1478524719753 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1478524719967 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1478524719967 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1478524719967 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1478524719967 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1478524719967 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1478524720038 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1478524720321 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1478524720321 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1478524720345 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1478524720345 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[0\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[0\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[1\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[1\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[2\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[2\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[3\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[3\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[4\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[4\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[5\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[5\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[6\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[6\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[7\]~synth " "Node \"nios_system:NiosII\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|b_flash_data\[7\]~synth\"" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524720659 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1478524720659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N VCC " "Pin \"SRAM_UB_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N VCC " "Pin \"SRAM_LB_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS VCC " "Pin \"VGA_HS\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS VCC " "Pin \"VGA_VS\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] VCC " "Pin \"FL_ADDR\[0\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] VCC " "Pin \"FL_ADDR\[1\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] VCC " "Pin \"FL_ADDR\[2\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] VCC " "Pin \"FL_ADDR\[3\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] VCC " "Pin \"FL_ADDR\[4\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] VCC " "Pin \"FL_ADDR\[5\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] VCC " "Pin \"FL_ADDR\[6\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] VCC " "Pin \"FL_ADDR\[7\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] VCC " "Pin \"FL_ADDR\[8\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] VCC " "Pin \"FL_ADDR\[9\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] VCC " "Pin \"FL_ADDR\[10\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] VCC " "Pin \"FL_ADDR\[11\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] VCC " "Pin \"FL_ADDR\[12\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] VCC " "Pin \"FL_ADDR\[13\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] VCC " "Pin \"FL_ADDR\[14\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] VCC " "Pin \"FL_ADDR\[15\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] VCC " "Pin \"FL_ADDR\[16\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] VCC " "Pin \"FL_ADDR\[17\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] VCC " "Pin \"FL_ADDR\[18\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] VCC " "Pin \"FL_ADDR\[19\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] VCC " "Pin \"FL_ADDR\[20\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] VCC " "Pin \"FL_ADDR\[21\]\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N VCC " "Pin \"FL_CE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N VCC " "Pin \"FL_OE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524720662 "|DE2_Media_Computer|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1478524720662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4675 " "4675 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1478524721576 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/altsyncram_9tl1.tdf" 35 2 0 } } { "db/dpram_5h21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/dpram_5h21.tdf" 36 2 0 } } { "db/a_dpfifo_8t21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/a_dpfifo_8t21.tdf" 43 2 0 } } { "db/scfifo_1n21.tdf" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/db/scfifo_1n21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 415 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1453 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524721687 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1478524722139 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1478524722139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478524722296 "|DE2_Media_Computer|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1478524722296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.map.smsg " "Generated suppressed messages file /home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1478524724229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478524727568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524727568 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524728612 "|DE2_Media_Computer|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1478524728612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1207 " "Implemented 1207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478524728614 ""} { "Info" "ICUT_CUT_TM_OPINS" "169 " "Implemented 169 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478524728614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "122 " "Implemented 122 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1478524728614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "809 " "Implemented 809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478524728614 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1478524728614 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1478524728614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478524728614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 587 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 587 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478524729396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 11:18:49 2016 " "Processing ended: Mon Nov  7 11:18:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478524729396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478524729396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478524729396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478524729396 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/altera/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /opt/altera/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "Quartus II" 0 -1 1478524734539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478524734544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478524734544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 11:18:54 2016 " "Processing started: Mon Nov  7 11:18:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478524734544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1478524734544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_Media_Computer -c DE2_Media_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_Media_Computer -c DE2_Media_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1478524734544 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1478524734635 ""}
{ "Info" "0" "" "Project  = DE2_Media_Computer" {  } {  } 0 0 "Project  = DE2_Media_Computer" 0 0 "Fitter" 0 0 1478524734637 ""}
{ "Info" "0" "" "Revision = DE2_Media_Computer" {  } {  } 0 0 "Revision = DE2_Media_Computer" 0 0 "Fitter" 0 0 1478524734637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1478524736006 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_Media_Computer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_Media_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1478524736023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478524736097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478524736098 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1478524736276 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1890 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1478524736276 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1891 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1478524736276 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1478524736276 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a7 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a1 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a2 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a3 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a4 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a5 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a6 " "Atom \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1478524736283 "|DE2_Media_Computer|nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1478524736283 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478524737024 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478524737046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1478524738161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1478524738161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1478524738161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 6131 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1478524738174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 6132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1478524738174 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1478524738174 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1478524738256 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524739028 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1478524739028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739073 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is an empty collection" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|read register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|read1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739081 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is an empty collection" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|read_req register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739084 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|t_dav register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|t_dav could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739090 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739094 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739097 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739097 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739098 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739098 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739098 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739099 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739099 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739099 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|write register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|write could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|write1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|write1* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739104 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is an empty collection" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|t_ena* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|t_ena* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739108 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739110 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *\|alt_jtag_atlantic:*\|write_valid register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *\|alt_jtag_atlantic:*\|write_valid could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739113 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739119 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is not an object ID" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 116 *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(116): *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739124 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 116 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(116): Argument <to> is not an object ID" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739124 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_Media_Computer.sdc " "Reading SDC File: 'DE2_Media_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1478524739125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 42 CLOCK_27 port " "Ignored filter at DE2_Media_Computer.sdc(42): CLOCK_27 could not be matched with a port" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_Media_Computer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at DE2_Media_Computer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{CLOCK_27\} -period 37.037 -waveform \{ 0.000 18.518 \} \[get_ports \{CLOCK_27\}\] " "create_clock -name \{CLOCK_27\} -period 37.037 -waveform \{ 0.000 18.518 \} \[get_ports \{CLOCK_27\}\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739127 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] pin " "Ignored filter at DE2_Media_Computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] pin " "Ignored filter at DE2_Media_Computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] could not be matched with a pin" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_Media_Computer.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{CLOCK_27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{CLOCK_27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}\] " {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739128 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_Media_Computer.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument -source is an empty collection" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739129 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1478524739131 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_CPU.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1478524739138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 55 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_CPU.sdc(55): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[0\]\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739170 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 56 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_CPU.sdc(56): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[34\]\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739182 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 60 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_CPU.sdc(60): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 60 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_CPU.sdc(60): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_CPU_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_CPU_oci_debug_path\|monitor_go" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739204 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 61 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|dbrk_hit?_latch keeper " "Ignored filter at nios_system_CPU.sdc(61): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|dbrk_hit?_latch could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739210 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 62 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigbrktype keeper " "Ignored filter at nios_system_CPU.sdc(62): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigbrktype could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigbrktype\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigbrktype\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739216 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 63 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigger_state keeper " "Ignored filter at nios_system_CPU.sdc(63): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigger_state could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigger_state\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigger_state\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739222 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 67 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_im_addr* keeper " "Ignored filter at nios_system_CPU.sdc(67): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_im_addr* could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739240 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 68 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_wrap keeper " "Ignored filter at nios_system_CPU.sdc(68): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_wrap could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739246 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 70 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at nios_system_CPU.sdc(70): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1478524739257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739258 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1478524739258 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1478524739289 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] " "  20.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] " "  40.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1478524739290 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1478524739290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739452 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739453 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739453 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_External_Clocks:external_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739453 ""}  } { { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 3774 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478524739453 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1478524739453 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5519 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5540 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 6120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1478524739454 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5826 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5980 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 6121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478524739454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1478524739454 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5705 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:VWQM3427\|HENC6638~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739455 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5590 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478524739456 ""}  } { { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 5583 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478524739456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478524740014 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478524740019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478524740020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478524740027 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1478524740036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478524740036 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478524740040 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478524740040 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478524740044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478524740047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1478524740051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478524740051 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll clk\[2\] VGA_CLK " "PLL \"nios_system:NiosII\|nios_system_External_Clocks:external_clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "nios_system/synthesis/submodules/nios_system_External_Clocks.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_External_Clocks.v" 173 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/nios_system.v" 1832 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 318 0 0 } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 176 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1478524740260 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1478524740312 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1478524740312 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524740321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478524743207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524743963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478524743989 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478524744878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524744878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478524745407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1478524747394 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478524747394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524749028 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|td_shift\[0\]~4 " "Signal \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|td_shift\[0\]~4\"" {  } { { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4 } "NODE_NAME" } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\|td_shift\[0\]~4" } } } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478524749077 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1478524749077 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "0 " "Cannot fit design in device -- following 0 routing resource(s) needed by more than one signal during the last fitting attempt" {  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1478524749077 ""}  } { { "/opt/altera/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1478524749077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1478524749078 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1478524749078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478524749078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478524751948 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478524752246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524752246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478524752770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1478524754832 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478524754832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524755150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1478524755154 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1478524755154 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478524755154 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1478524755267 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478524755286 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "290 " "Found 290 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1478524755378 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1478524755378 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478524756152 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478524756421 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478524757174 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478524758051 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1478524758088 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1478524758255 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "122 " "Following 122 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1411 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1412 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1413 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1414 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1415 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1416 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1417 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1419 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1420 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1421 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1422 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1423 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1425 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1430 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1431 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1432 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1433 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1434 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1435 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1440 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1441 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1445 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1446 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1448 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1451 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1452 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1453 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1454 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1455 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1457 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1459 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1461 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1462 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1463 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1464 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1465 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1466 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1467 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1468 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1469 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1470 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1471 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1472 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1473 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1385 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 118 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1384 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1383 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1382 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1381 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 119 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1380 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1474 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1475 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1476 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1477 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1478 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1479 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758266 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1481 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1482 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1483 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1484 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1485 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1486 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 122 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1491 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1492 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1493 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1495 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1496 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 135 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1497 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1498 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1499 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1500 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1501 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1502 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1503 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1504 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1505 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1506 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1507 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1508 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1509 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1510 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1511 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1512 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 125 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1513 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 128 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1664 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 129 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1665 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1514 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1515 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1516 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1517 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1518 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1519 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_Media_Computer.v" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.v" 132 0 0 } } { "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home_hdd/thiagobbt/SOII/oi_stock/verilog/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1478524758267 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1478524758266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.fit.smsg " "Generated suppressed messages file /home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478524758623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 183 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478524759405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 11:19:19 2016 " "Processing ended: Mon Nov  7 11:19:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478524759405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478524759405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478524759405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478524759405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1478524762545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478524762547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 11:19:22 2016 " "Processing started: Mon Nov  7 11:19:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478524762547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1478524762547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_Media_Computer -c DE2_Media_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_Media_Computer -c DE2_Media_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1478524762548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1478524765311 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1478524765405 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1478524765406 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1478524765706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478524766274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 11:19:26 2016 " "Processing ended: Mon Nov  7 11:19:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478524766274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478524766275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478524766275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1478524766274 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1478524767012 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/altera/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /opt/altera/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "Assembler" 0 -1 1478524769496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1478524769500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478524769500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 11:19:29 2016 " "Processing started: Mon Nov  7 11:19:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478524769500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478524769500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_Media_Computer -c DE2_Media_Computer " "Command: quartus_sta DE2_Media_Computer -c DE2_Media_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478524769501 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1478524769545 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478524770068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1478524770127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1478524770128 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1478524770412 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1478524770412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770439 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is an empty collection" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|read register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|read1* register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770443 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is an empty collection" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|read_req register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770444 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|t_dav register " "Ignored filter at qsta_default_script.tcl(1038): *\|t_dav could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770447 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770449 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770451 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770451 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770451 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770452 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770452 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770452 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770453 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770453 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|write register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|write could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|write1* register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|write1* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770455 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is an empty collection" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|t_ena* register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|t_ena* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770457 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770459 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770459 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *\|alt_jtag_atlantic:*\|write_valid register " "Ignored filter at qsta_default_script.tcl(1038): *\|alt_jtag_atlantic:*\|write_valid could not be matched with a register" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770460 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1038): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1038): *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770463 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is not an object ID" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1038): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1038 *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1038): *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770466 ""}  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1038 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is not an object ID" {  } { { "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/home_hdd/altera/quartus/common/tcl/internal/qsta_default_script.tcl" 1038 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770466 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_Media_Computer.sdc " "Reading SDC File: 'DE2_Media_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1478524770467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 42 CLOCK_27 port " "Ignored filter at DE2_Media_Computer.sdc(42): CLOCK_27 could not be matched with a port" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_Media_Computer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at DE2_Media_Computer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{CLOCK_27\} -period 37.037 -waveform \{ 0.000 18.518 \} \[get_ports \{CLOCK_27\}\] " "create_clock -name \{CLOCK_27\} -period 37.037 -waveform \{ 0.000 18.518 \} \[get_ports \{CLOCK_27\}\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770468 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] pin " "Ignored filter at DE2_Media_Computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_Media_Computer.sdc 52 NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] pin " "Ignored filter at DE2_Media_Computer.sdc(52): NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] could not be matched with a pin" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_Media_Computer.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{CLOCK_27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\} -source \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock \{CLOCK_27\} \[get_pins \{NiosII\|external_clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\]\}\] " {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770471 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_Media_Computer.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument -source is an empty collection" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/DE2_Media_Computer.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770471 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1478524770472 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_CPU.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1478524770480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 55 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_CPU.sdc(55): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[0\]\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770493 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 56 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_CPU.sdc(56): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_CPU_jtag_sr\[34\]\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770497 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 60 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_CPU.sdc(60): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 60 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_CPU.sdc(60): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_CPU_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_CPU_oci_debug_path\|monitor_go" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770506 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 61 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|dbrk_hit?_latch keeper " "Ignored filter at nios_system_CPU.sdc(61): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|dbrk_hit?_latch could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|dbrk_hit?_latch\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770509 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 62 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigbrktype keeper " "Ignored filter at nios_system_CPU.sdc(62): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigbrktype could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigbrktype\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigbrktype\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770512 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 63 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigger_state keeper " "Ignored filter at nios_system_CPU.sdc(63): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break\|trigger_state could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigger_state\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_break_path\|trigger_state\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770514 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 67 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_im_addr* keeper " "Ignored filter at nios_system_CPU.sdc(67): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_im_addr* could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_im_addr*\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770521 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 68 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_wrap keeper " "Ignored filter at nios_system_CPU.sdc(68): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im\|*trc_wrap could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_im_path\|*trc_wrap\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770524 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_CPU.sdc 70 *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at nios_system_CPU.sdc(70): *nios_system_CPU:*\|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci\|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1478524770528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_CPU.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_CPU.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_CPU_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$nios_system_CPU_jtag_sr*\]" {  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770529 ""}  } { { "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" "" { Text "/home_hdd/thiagobbt/SOII/oi_stock/verilog/nios_system/synthesis/submodules/nios_system_CPU.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1478524770529 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1478524770548 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1478524770604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.036 " "Worst-case setup slack is 14.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.036         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]  " "   14.036         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478524770623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]  " "    0.391         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478524770627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478524770629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478524770630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.873 " "Worst-case minimum pulse width slack is 7.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]  " "    7.873         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCK_50  " "   10.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478524770632 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1478524770737 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1478524770745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.098 " "Worst-case setup slack is 17.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.098         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]  " "   17.098         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478524770819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]  " "    0.215         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478524770824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478524770827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478524770829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.873 " "Worst-case minimum pulse width slack is 7.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\]  " "    7.873         0.000 NiosII\|external_clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCK_50  " "   10.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478524770832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478524770832 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1478524770936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1478524770992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1478524770992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478524771140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 11:19:31 2016 " "Processing ended: Mon Nov  7 11:19:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478524771140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478524771140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478524771140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478524771140 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 837 s " "Quartus II Full Compilation was successful. 0 errors, 837 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478524771447 ""}
