#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 12 16:35:41 2020
# Process ID: 13680
# Current directory: C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1
# Command line: vivado.exe -log rgb_to_ycbcr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb_to_ycbcr.tcl
# Log file: C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/rgb_to_ycbcr.vds
# Journal file: C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rgb_to_ycbcr.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/tmds_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.cache/ip 
Command: synth_design -top rgb_to_ycbcr -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11116 
WARNING: [Synth 8-6901] identifier 'ack_state_reg' is used before its declaration [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/i2c_driver.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.816 ; gain = 242.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycbcr' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/rgb_to_ycbcr.v:1]
	Parameter VEDIO_X_LENTH bound to: 1024 - type: integer 
	Parameter VEDIO_Y_LENTH bound to: 720 - type: integer 
	Parameter VEDIO_X_START bound to: 0 - type: integer 
	Parameter VEDIO_Y_START bound to: 0 - type: integer 
	Parameter VEDIO_X_END bound to: 1024 - type: integer 
	Parameter VEDIO_Y_END bound to: 720 - type: integer 
	Parameter KEY_SWITCH_CNT_MAX bound to: 49999999 - type: integer 
	Parameter KYR bound to: 306 - type: integer 
	Parameter KYG bound to: 601 - type: integer 
	Parameter KYB bound to: 116 - type: integer 
	Parameter OFFSET_Y bound to: 0 - type: integer 
	Parameter KCBR bound to: -173 - type: integer 
	Parameter KCBG bound to: -339 - type: integer 
	Parameter KCBB bound to: 512 - type: integer 
	Parameter OFFSET_CB bound to: 131000 - type: integer 
	Parameter KCRR bound to: 512 - type: integer 
	Parameter KCRG bound to: -428 - type: integer 
	Parameter KCRB bound to: -83 - type: integer 
	Parameter OFFSET_CR bound to: 131000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/rgb_to_ycbcr.v:59]
INFO: [Synth 8-6157] synthesizing module 'power_on_reset' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/power_on_reset.v:1]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/power_on_reset.v:20]
INFO: [Synth 8-6155] done synthesizing module 'power_on_reset' (1#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/power_on_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'ov5640_reg_config' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/ov5640_reg_config.v:2]
	Parameter IIC_REF_CLK_CNT bound to: 3000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_driver' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/i2c_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'i2c_driver' (2#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/i2c_driver.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/ov5640_reg_config.v:63]
WARNING: [Synth 8-5788] Register i2c_data_reg in module ov5640_reg_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/ov5640_reg_config.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_reg_config' (3#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/ov5640_reg_config.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_capture' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/ov5640_capture.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_capture' (4#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/ov5640_capture.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/.Xil/Vivado-13680-FXTVWR85EI30285/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/.Xil/Vivado-13680-FXTVWR85EI30285/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/.Xil/Vivado-13680-FXTVWR85EI30285/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (6#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/.Xil/Vivado-13680-FXTVWR85EI30285/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/vga_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/vga_sync.v:1]
	Parameter H_FRONT_PROCH bound to: 88 - type: integer 
	Parameter H_SYNC_TIME bound to: 44 - type: integer 
	Parameter H_BACK_PROCH bound to: 148 - type: integer 
	Parameter H_ADDR_TIME bound to: 1920 - type: integer 
	Parameter H_TIME_TOTAL bound to: 2200 - type: integer 
	Parameter H_ADDR_START_PIX bound to: 132 - type: integer 
	Parameter H_ADDR_END_PIX bound to: 2052 - type: integer 
	Parameter V_FRONT_PROCH bound to: 4 - type: integer 
	Parameter V_SYNC_TIME bound to: 5 - type: integer 
	Parameter V_BACK_PROCH bound to: 36 - type: integer 
	Parameter V_ADDR_TIME bound to: 1080 - type: integer 
	Parameter V_TIME_TOTAL bound to: 1125 - type: integer 
	Parameter V_ADDR_START_PIX bound to: 9 - type: integer 
	Parameter V_ADDR_END_PIX bound to: 1089 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (7#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (8#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/vga_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/.Xil/Vivado-13680-FXTVWR85EI30285/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (9#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/.Xil/Vivado-13680-FXTVWR85EI30285/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (21) of port connection 'addra' does not match port width (20) of module 'blk_mem_gen_0' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/rgb_to_ycbcr.v:324]
WARNING: [Synth 8-689] width (21) of port connection 'addrb' does not match port width (20) of module 'blk_mem_gen_0' [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/rgb_to_ycbcr.v:328]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov5640_capture_inst2'. This will prevent further optimization [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/rgb_to_ycbcr.v:192]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycbcr' (10#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/new/rgb_to_ycbcr.v:1]
WARNING: [Synth 8-3917] design rgb_to_ycbcr has port HDMI_OUT_EN1 driven by constant 1
WARNING: [Synth 8-3917] design rgb_to_ycbcr has port HDMI_OUT_EN2 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.133 ; gain = 291.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.133 ; gain = 291.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.133 ; gain = 291.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1079.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst1'
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_0_inst1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_0_inst1'
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_0_inst2'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi_0_inst2'
Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk2_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc:94]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/rgb_to_ycbcr_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/constrs_1/new/rgb_to_ycbcr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rgb_to_ycbcr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rgb_to_ycbcr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1212.246 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_0_inst1' at clock pin 'clkb' is different from the actual clock period '13.483', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.355 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.355 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_CLK_N1. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_CLK_N1. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_CLK_P1. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_CLK_P1. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_N1[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_N1[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_N1[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_N1[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_N1[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_N1[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_P1[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_P1[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_P1[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_P1[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_P1[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_P1[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_CLK_N2. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_CLK_N2. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_CLK_P2. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_CLK_P2. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_N2[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_N2[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_N2[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_N2[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_N2[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_N2[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_P2[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_P2[0]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_P2[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_P2[1]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_DATA_P2[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_DATA_P2[2]. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk50m. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk50m. (constraint file  c:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for blk_mem_gen_0_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi_0_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi_0_inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1214.355 ; gain = 426.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'config_step_reg' in module 'ov5640_reg_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'config_step_reg' using encoding 'one-hot' in module 'ov5640_reg_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1214.355 ; gain = 426.859
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'power_on_reset_inst1' (power_on_reset) to 'power_on_reset_inst2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	  43 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb_to_ycbcr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module power_on_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	  43 Input      1 Bit        Muxes := 5     
Module ov5640_reg_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module ov5640_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP ycbcr_y_tmp0, operation Mode is: A*(B:0x74).
DSP Report: operator ycbcr_y_tmp0 is absorbed into DSP ycbcr_y_tmp0.
DSP Report: Generating DSP ycbcr_y_tmp, operation Mode is: PCIN+(A:0x132)*B.
DSP Report: operator ycbcr_y_tmp is absorbed into DSP ycbcr_y_tmp.
DSP Report: operator ycbcr_y_tmp1 is absorbed into DSP ycbcr_y_tmp.
DSP Report: Generating DSP ycbcr_y_tmp, operation Mode is: PCIN+(A:0x259)*B.
DSP Report: operator ycbcr_y_tmp is absorbed into DSP ycbcr_y_tmp.
DSP Report: operator ycbcr_y_tmp1 is absorbed into DSP ycbcr_y_tmp.
WARNING: [Synth 8-3917] design rgb_to_ycbcr has port HDMI_OUT_EN1 driven by constant 1
WARNING: [Synth 8-3917] design rgb_to_ycbcr has port HDMI_OUT_EN2 driven by constant 1
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[14]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[27]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[28]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[29]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ov5640_reg_config_inst2/i2c_data_reg[30] )
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[31]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[23]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[24]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/i2c_data_reg[25]' (FDE) to 'ov5640_reg_config_inst2/i2c_data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov5640_reg_config_inst2/i2c_data_reg[26] )
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[14]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[27]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[28]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[29]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ov5640_reg_config_inst1/i2c_data_reg[30] )
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[31]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[23]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[24]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/i2c_data_reg[25]' (FDE) to 'ov5640_reg_config_inst1/i2c_data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov5640_reg_config_inst1/i2c_data_reg[26] )
INFO: [Synth 8-3886] merging instance 'cnt_key2_detect_reg_reg[26]' (FDCE) to 'cnt_key2_detect_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'cnt_key2_detect_reg_reg[27]' (FDCE) to 'cnt_key2_detect_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'cnt_key2_detect_reg_reg[28]' (FDCE) to 'cnt_key2_detect_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'cnt_key2_detect_reg_reg[29]' (FDCE) to 'cnt_key2_detect_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'cnt_key2_detect_reg_reg[30]' (FDCE) to 'cnt_key2_detect_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt_key2_detect_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'cnt_key1_detect_reg_reg[30]' (FDCE) to 'cnt_key1_detect_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'cnt_key1_detect_reg_reg[31]' (FDCE) to 'cnt_key1_detect_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'cnt_key1_detect_reg_reg[29]' (FDCE) to 'cnt_key1_detect_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'cnt_key1_detect_reg_reg[28]' (FDCE) to 'cnt_key1_detect_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'cnt_key1_detect_reg_reg[27]' (FDCE) to 'cnt_key1_detect_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt_key1_detect_reg_reg[26] )
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/clock_iic_ref_cnt_reg[12]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/clock_iic_ref_cnt_reg[13]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/clock_iic_ref_cnt_reg[14]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst2/clock_iic_ref_cnt_reg[15]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[12]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[13]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[14]' (FDC) to 'ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ov5640_reg_config_inst1/clock_iic_ref_cnt_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1214.355 ; gain = 426.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+----------------------------------+---------------+----------------+
|Module Name       | RTL Object                       | Depth x Width | Implemented As | 
+------------------+----------------------------------+---------------+----------------+
|ov5640_reg_config | reg_data                         | 512x23        | LUT            | 
|rgb_to_ycbcr      | ov5640_reg_config_inst1/reg_data | 512x23        | LUT            | 
|rgb_to_ycbcr      | ov5640_reg_config_inst2/reg_data | 512x23        | LUT            | 
+------------------+----------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycbcr | A*(B:0x74)       | 8      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycbcr | PCIN+(A:0x132)*B | 9      | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycbcr | PCIN+(A:0x259)*B | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1224.984 ; gain = 437.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1247.973 ; gain = 460.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1258.215 ; gain = 470.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ov5640_reg_config_inst1/i2c_driver_inst1/ack_state_reg_reg is being inverted and renamed to ov5640_reg_config_inst1/i2c_driver_inst1/ack_state_reg_reg_inv.
INFO: [Synth 8-5365] Flop ov5640_reg_config_inst2/i2c_driver_inst1/ack_state_reg_reg is being inverted and renamed to ov5640_reg_config_inst2/i2c_driver_inst1/ack_state_reg_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |rgb2dvi_0     |         2|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |rgb2dvi_0     |     1|
|4     |rgb2dvi_0__2  |     1|
|5     |BUFG          |     4|
|6     |CARRY4        |    40|
|7     |DSP48E1       |     3|
|8     |LUT1          |    15|
|9     |LUT2          |   188|
|10    |LUT3          |    84|
|11    |LUT4          |    33|
|12    |LUT5          |    47|
|13    |LUT6          |   324|
|14    |MUXF7         |    60|
|15    |FDCE          |   279|
|16    |FDPE          |    20|
|17    |FDRE          |    62|
|18    |IBUF          |    25|
|19    |OBUF          |    10|
|20    |OBUFT         |     2|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |  1231|
|2     |  ov5640_capture_inst2    |ov5640_capture      |    53|
|3     |  ov5640_capture_inst1    |ov5640_capture__2   |    70|
|4     |  ov5640_reg_config_inst1 |ov5640_reg_config   |   294|
|5     |    i2c_driver_inst1      |i2c_driver_1        |    51|
|6     |  ov5640_reg_config_inst2 |ov5640_reg_config_0 |   293|
|7     |    i2c_driver_inst1      |i2c_driver          |    51|
|8     |  power_on_reset_inst1    |power_on_reset      |    29|
|9     |  vga_driver_inst         |vga_driver          |   117|
|10    |    vga_sync_inst         |vga_sync            |   117|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1263.004 ; gain = 340.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1263.004 ; gain = 475.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1275.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1275.074 ; gain = 817.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1275.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/K7325/DEMO/k714_ov5640_rgb_to_ycbcr/k714_ov5640_rgb_to_ycbcr.runs/synth_1/rgb_to_ycbcr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb_to_ycbcr_utilization_synth.rpt -pb rgb_to_ycbcr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 16:36:50 2020...
