Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Mon Apr 18 14:47:46 2016
| Host             : michiru running 64-bit unknown
| Command          : 
| Design           : game
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.197 |
| Dynamic (W)              | 0.068 |
| Device Static (W)        | 0.130 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.7  |
| Junction Temperature (C) | 27.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        5 |       --- |             --- |
| Slice Logic    |    <0.001 |      831 |       --- |             --- |
|   LUT as Logic |    <0.001 |      466 |     53200 |            0.88 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   CARRY4       |    <0.001 |        8 |     13300 |            0.06 |
|   F7/F8 Muxes  |    <0.001 |       72 |     53200 |            0.14 |
|   Register     |    <0.001 |       61 |    106400 |            0.06 |
|   Others       |     0.000 |      205 |       --- |             --- |
| Signals        |     0.003 |     1243 |       --- |             --- |
| Block RAM      |     0.003 |      107 |       140 |           76.43 |
| MMCM           |     0.056 |        1 |         4 |           25.00 |
| DSPs           |    <0.001 |        1 |       220 |            0.45 |
| I/O            |     0.004 |       24 |       200 |           12.00 |
| Static Power   |     0.130 |          |           |                 |
| Total          |     0.197 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.007 |      0.010 |
| Vccaux    |       1.800 |     0.050 |       0.031 |      0.019 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------------------+-----------------+
| Clock                | Domain                                   | Constraint (ns) |
+----------------------+------------------------------------------+-----------------+
| clk_out1_clk_manager | nolabel_line23/inst/clk_out1_clk_manager |            39.8 |
| clkfbout_clk_manager | nolabel_line23/inst/clkfbout_clk_manager |            50.0 |
+----------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| game                                      |     0.068 |
|   nolabel_line23                          |     0.057 |
|     inst                                  |     0.057 |
|   nolabel_line28                          |     0.007 |
|     bg1                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         inst_blk_mem_gen                  |    <0.001 |
|           gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                    |    <0.001 |
|               has_mux_a.A                 |    <0.001 |
|               ramloop[0].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[10].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[11].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[12].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[13].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[14].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[15].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[16].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[17].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[18].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[19].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[1].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[20].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[21].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[22].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[23].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[2].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[3].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[4].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[5].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[6].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[7].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[8].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[9].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|     bg2                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         inst_blk_mem_gen                  |    <0.001 |
|           gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                    |    <0.001 |
|               has_mux_a.A                 |    <0.001 |
|               ramloop[0].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[10].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[11].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[12].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[13].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[14].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[15].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[16].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[17].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[18].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[19].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[1].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[20].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[21].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[22].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[23].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[2].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[3].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[4].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[5].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[6].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[7].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[8].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[9].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|     bg3                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         inst_blk_mem_gen                  |    <0.001 |
|           gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                    |    <0.001 |
|               has_mux_a.A                 |    <0.001 |
|               ramloop[0].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[10].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[11].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[12].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[13].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[14].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[15].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[16].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[17].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[18].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[19].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[1].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[20].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[21].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[22].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[23].ram.r           |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[2].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[3].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[4].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[5].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[6].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[7].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[8].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|               ramloop[9].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|     ccnt1                                 |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseip.i_xbip_counter         |    <0.001 |
|             i_dsp48.i_dsp                 |    <0.001 |
|               i_vx7.i_dsp48e_wrap         |    <0.001 |
|             i_terminal_detect.i_gate      |     0.000 |
|               tier_gen[1].i_tier          |     0.000 |
|                 loop_tiles[0].i_tile      |     0.000 |
|     sp1                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         inst_blk_mem_gen                  |    <0.001 |
|           gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                    |    <0.001 |
|               ramloop[0].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|     sp2                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         inst_blk_mem_gen                  |    <0.001 |
|           gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                    |    <0.001 |
|               ramloop[0].ram.r            |    <0.001 |
|                 prim_init.ram             |    <0.001 |
|     vdrv1                                 |     0.005 |
|       vram1                               |     0.003 |
|         U0                                |     0.003 |
|           inst_blk_mem_gen                |     0.003 |
|             gnativebmg.native_blk_mem_gen |     0.003 |
|               valid.cstr                  |     0.003 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[10].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[11].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[12].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[13].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[14].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[15].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[16].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[17].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[18].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[19].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[20].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[21].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[22].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[23].ram.r         |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[6].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[7].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[8].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
|                 ramloop[9].ram.r          |    <0.001 |
|                   prim_init.ram           |    <0.001 |
+-------------------------------------------+-----------+


