// Seed: 2878760896
module module_0;
  wire id_2;
  wire id_3;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  wire  id_3,
    output tri   id_4,
    output wire  id_5,
    input  tri0  id_6,
    output logic id_7,
    input  tri   id_8,
    output tri   id_9
);
  always_ff id_7 <= 1;
  module_0 modCall_1 ();
  wire id_11, id_12;
  assign id_5 = 1;
  wire id_13;
  assign id_13 = 1;
  assign id_2  = id_0;
  uwire id_14 = id_8;
  initial id_13 = 1;
  wire id_15;
endmodule
