// Seed: 4172602139
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  assign id_4 = id_7;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri void id_7,
    output wand id_8,
    input wand id_9,
    output tri id_10,
    input wand id_11,
    output tri1 id_12,
    output tri1 id_13
    , id_16,
    input wor id_14
);
  wire id_17;
  assign id_4 = 1'b0;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_16,
      id_16,
      id_16,
      id_17
  );
  assign id_10 = id_3;
endmodule
