
*** Running vivado
    with args -log temac_gbe_v9_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source temac_gbe_v9_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source temac_gbe_v9_0.tcl -notrace
Command: synth_design -top temac_gbe_v9_0 -part xc7a35tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7731 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.262 ; gain = 90.996 ; free physical = 807 ; free virtual = 42252
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:129]
INFO: [Synth 8-3491] module 'temac_gbe_v9_0_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:100' bound to instance 'U0' of component 'temac_gbe_v9_0_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:206]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:163]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PHYSICAL_INTERFACE bound to: INTERNAL - type: string 
	Parameter C_INTERNAL_MODE_TYPE bound to: BASEX - type: string 
	Parameter C_HALF_DUPLEX bound to: 0 - type: integer 
	Parameter C_HAS_HOST bound to: 0 - type: integer 
	Parameter C_ADD_FILTER bound to: 0 - type: integer 
	Parameter C_AT_ENTRIES bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HAS_2G5 bound to: 0 - type: integer 
	Parameter C_MAC_SPEED bound to: SPEED_1000_MBPS - type: string 
	Parameter C_HAS_STATS bound to: 0 - type: integer 
	Parameter C_NUM_STATS bound to: 34 - type: integer 
	Parameter C_CNTR_RST bound to: 1 - type: integer 
	Parameter C_STATS_WIDTH bound to: 64 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_RX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_TX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter C_TX_INBAND_CF_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_INBAND_TS_ENABLE bound to: 0 - type: integer 
	Parameter C_PFC bound to: 0 - type: integer 
	Parameter C_HAS_MDIO bound to: 0 - type: integer 
	Parameter C_DEVICE_FAMILY_US bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v9_0_11' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/hdl/tri_mode_ethernet_mac_v9_0_rfs.v:17890' bound to instance 'temac_gbe_v9_0_core' of component 'tri_mode_ethernet_mac_v9_0_11' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:436]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:44545]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (22#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:44545]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (24#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_block' (28#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0' (29#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:129]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_filter_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_avb_enable[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_avb_enable[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_avb_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port ENABLE_HALF_DUPLEX
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port DEST_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SOURCE_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port LENGTH_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port IFG
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SPEED_IS_10_100
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[5]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[4]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[3]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port RESET_GMII_MII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port INBAND_TS_ENABLE
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SPEED[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SPEED[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port CORE_HAS_SGMII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port RTC_CLK
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[47]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[46]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[45]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[44]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[43]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[42]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[41]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[40]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[39]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[38]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[37]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[36]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[35]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[34]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[33]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[32]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.883 ; gain = 168.617 ; free physical = 758 ; free virtual = 42204
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.883 ; gain = 168.617 ; free physical = 762 ; free virtual = 42208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.883 ; gain = 168.617 ; free physical = 762 ; free virtual = 42208
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temac_gbe_v9_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temac_gbe_v9_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc]
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1860.277 ; gain = 0.008 ; free physical = 265 ; free virtual = 41712
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 257 ; free virtual = 41707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 257 ; free virtual = 41707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 257 ; free virtual = 41707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_tx_axi_intf'
INFO: [Synth 8-5544] ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ip2bus_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_rx_axi_intf'
INFO: [Synth 8-5546] ROM "pause_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_11_tx_cntl'
INFO: [Synth 8-5546] ROM "data_avail_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
INFO: [Synth 8-5544] ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_START" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_COUNT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATUS_VECTOR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EQUAL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MAX_LENGTH_ERR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcastaddressmatch_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_tx_axi_intf', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                     PKT |                               11 |                               01
                    WAIT |                               10 |                               10
                    DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_11_rx_axi_intf'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_count_reg' in module 'fsm146F24200'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             1000 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                   P_REQ |                               01 |                               01
                  P_WAIT |                               10 |                               10
                  P_HOLD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 230 ; free virtual = 41681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rx/bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx/pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_CHECKER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_filter_inst/broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/sync_update/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_tx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_tx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_rx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_rx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/INT_SPEED_IS_10_100_reg' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/INT_HALF_DUPLEX_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/INT_HALF_DUPLEX_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/temac_gbe_v9_0_core/\no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/pfc_tx/priority_fsm[0].pfc_valid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/SPEED_IS_10_100_HELD_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/rx_filter_match_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/rx_ptp_match_reg )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[20]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/TX_SM1/STATUS_VECTOR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/REG_STATUS_VALID_reg' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VALID_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/ALIGNMENT_ERR_REG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/STATISTICS_VECTOR_reg[24] )
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_continuation_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_enable_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/muxsel_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/nibble_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg4_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/alignment_err_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/int_sample_now_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_rdce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_wrce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[13]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[12]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[11]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[10]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[9]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[8]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 212 ; free virtual = 41630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 805 ; free virtual = 42149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 777 ; free virtual = 42121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 774 ; free virtual = 42118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [2]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/early_deassert . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/two_byte_tx . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 35 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 38 to 4 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 33 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 37 to 4 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 16 to 4 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
WARNING: [Synth 8-5374] Design tri_mode_ethernet_mac_v9_0_11 has 1 max_fanout requirements that cannot be met.
INFO: [Synth 8-4651] Net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready  with fanout 5 has max_fanout violation.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin txgen/CRC_CE_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxgen/CRC_CE_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 768 ; free virtual = 42112
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    33|
|3     |LUT2     |   107|
|4     |LUT3     |   121|
|5     |LUT4     |   128|
|6     |LUT5     |   126|
|7     |LUT6     |   249|
|8     |MUXF7    |     8|
|9     |RAM64X1D |     8|
|10    |SRL16E   |    15|
|11    |FDCE     |    20|
|12    |FDPE     |    15|
|13    |FDRE     |   860|
|14    |FDSE     |    43|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1860.277 ; gain = 168.617 ; free physical = 825 ; free virtual = 42169
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 834 ; free virtual = 42179
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 1878.285 ; gain = 524.016 ; free physical = 829 ; free virtual = 42174
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp' has been generated.
