// Seed: 139863139
module module_0 ();
  wire id_1;
  wire id_2;
  assign id_1 = id_1;
  id_3(
      .id_0(1),
      .id_1((id_4)),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_1),
      .id_10()
  );
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output logic id_8,
    output wire id_9,
    input tri id_10,
    output wor id_11,
    input tri1 id_12,
    input supply0 id_13
);
  always begin
    if (id_2) begin
      forever begin
        $display(id_7, id_2);
        id_8 <= 1;
        disable id_15;
        id_0 = (1'h0);
      end
    end else disable id_16;
  end
  module_0();
endmodule
