git clone --depth 1 --no-tags https://github.com/str3lyx/3HA01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400455785
git clone --depth 1 --no-tags https://github.com/rohitkale208/pipelined-double-precision-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396901361
git clone --depth 1 --no-tags https://github.com/FlavioCJM1/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397063576
git clone --depth 1 --no-tags https://github.com/lukewhuang/SequentialTaillight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396961161
git clone --depth 1 --no-tags https://github.com/Vaghul12345/Vaghul12345.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399624477
git clone --depth 1 --no-tags https://github.com/kbrudz/Yoshi-s-Nightmare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399390130
git clone --depth 1 --no-tags https://github.com/shajan-sha/Shajan_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399512442
git clone --depth 1 --no-tags https://github.com/srsyed2/Milestone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399928172
git clone --depth 1 --no-tags https://github.com/463548483/Computer-Structure-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400144955
git clone --depth 1 --no-tags https://github.com/lovishchopra/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400612590
git clone --depth 1 --no-tags https://github.com/mars0001/verilog_pulse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407160433
git clone --depth 1 --no-tags https://github.com/Chabo17/CS161L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407605582
git clone --depth 1 --no-tags https://github.com/rithika1910/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407921841
git clone --depth 1 --no-tags https://github.com/KirolosMa/Odd-Clock-Divider-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402017813
git clone --depth 1 --no-tags https://github.com/estherlyoon/simple_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402424210
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404030438
git clone --depth 1 --no-tags https://github.com/sombit-roy/Asynchronous-FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404039492
git clone --depth 1 --no-tags https://github.com/ALI11-2000/CocoTb_FYP_Tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401127600
git clone --depth 1 --no-tags https://github.com/0auv0/COD-H-_wc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405604191
git clone --depth 1 --no-tags https://github.com/surfer-rfid/FPGA-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404960001
git clone --depth 1 --no-tags https://github.com/padraics1/ct1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404837425
git clone --depth 1 --no-tags https://github.com/imgmz29/Testbench-for-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406521450
git clone --depth 1 --no-tags https://github.com/Debanjan2001/CS39001-Computer-Architecture-And-Organization-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397999221
git clone --depth 1 --no-tags https://github.com/sych124/RISC-V_Basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398012545
git clone --depth 1 --no-tags https://github.com/sz958/risc-v-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399022157
git clone --depth 1 --no-tags https://github.com/MohammadYAmmar/Design-Moore-FSM-project-via-Quartus-and-ModelSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399132924
git clone --depth 1 --no-tags https://github.com/thomas861205/Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401526116
git clone --depth 1 --no-tags https://github.com/flpostolache/sumator-carry-look-ahead.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399224411
git clone --depth 1 --no-tags https://github.com/QianpengLi577/ieee754_Single-precision-number-compare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398485195
git clone --depth 1 --no-tags https://github.com/satyamprasad27/8bit_Barrel_Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398698934
git clone --depth 1 --no-tags https://github.com/MrAliTheGreat/CAD_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398739390
git clone --depth 1 --no-tags https://github.com/MrAliTheGreat/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398749456
git clone --depth 1 --no-tags https://github.com/linh97abc/DEV0-CV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396594011
git clone --depth 1 --no-tags https://github.com/GouravT8962/VLSI_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398173827
git clone --depth 1 --no-tags https://github.com/prannoypara/Brentkung-and-RippleCarry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396914079
git clone --depth 1 --no-tags https://github.com/hsinyang0816/Computer-architecture-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397159736
git clone --depth 1 --no-tags https://github.com/FranciscoCross/Arquitectura-TP1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405168021
git clone --depth 1 --no-tags https://github.com/2001srikrishna/chaotic_diffusion_bsv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405114073
git clone --depth 1 --no-tags https://github.com/Euge908/CPF2-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404329184
git clone --depth 1 --no-tags https://github.com/jared-jones280/350-SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405701167
git clone --depth 1 --no-tags https://github.com/jukkanghost2/arqui-tp-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404733830
git clone --depth 1 --no-tags https://github.com/felgueres/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403126897
git clone --depth 1 --no-tags https://github.com/DownToParadise/Riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403010357
git clone --depth 1 --no-tags https://github.com/andrewseo2001/VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403775360
git clone --depth 1 --no-tags https://github.com/EDAHUB/mini_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405557331
git clone --depth 1 --no-tags https://github.com/tdextrous/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400243311
git clone --depth 1 --no-tags https://github.com/KevinLuuuuu/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401942800
git clone --depth 1 --no-tags https://github.com/mateipetre/Temperature-monitoring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400920103
git clone --depth 1 --no-tags https://github.com/Eddie-Carrizales/iVerilog-Team-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407696908
git clone --depth 1 --no-tags https://github.com/Him887/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407584027
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/DLIC_2021_pub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406446700
git clone --depth 1 --no-tags https://github.com/DamThanhSon/FskModulationOnFpgaUsingTranduer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406235404
git clone --depth 1 --no-tags https://github.com/YoselynGV/TellerMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406468157
git clone --depth 1 --no-tags https://github.com/UESTCpeng/BUS_axi_ms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407803622
git clone --depth 1 --no-tags https://github.com/Kikyoko/FPGA_NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406672583
git clone --depth 1 --no-tags https://github.com/Lenv12138/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407043083
git clone --depth 1 --no-tags https://github.com/Parimala797/Traffic_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406042650
git clone --depth 1 --no-tags https://github.com/microSharjeel/asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406801509
git clone --depth 1 --no-tags https://github.com/sharmaut/Indoor-Cycling-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404012713
git clone --depth 1 --no-tags https://github.com/uXeBoy/Wifi-Telnet-FPGA-NTSC-Drunk-Wall-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407419339
git clone --depth 1 --no-tags https://github.com/ArmandoSernaC/Codigos_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407433468
git clone --depth 1 --no-tags https://github.com/zianwangs/ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405274521
git clone --depth 1 --no-tags https://github.com/str3lyx/3HA03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405446289
git clone --depth 1 --no-tags https://github.com/gsingla21/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407204670
git clone --depth 1 --no-tags https://github.com/zhu849/packet_classification_update_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406036395
git clone --depth 1 --no-tags https://github.com/ChenDudo/i2c_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406366854
git clone --depth 1 --no-tags https://github.com/jinhwan52/2021ESWContest_free_1014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407346309
git clone --depth 1 --no-tags https://github.com/TheRadDani/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396613508
git clone --depth 1 --no-tags https://github.com/zmswanson/fpga-vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402915942
git clone --depth 1 --no-tags https://github.com/wisen/wisecore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401943831
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A-Labs1-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402179242
git clone --depth 1 --no-tags https://github.com/edngo23/CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401913783
git clone --depth 1 --no-tags https://github.com/amarjeet-saini/6052-8-bit-microprocessor-cpu-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401777650
git clone --depth 1 --no-tags https://github.com/AnimeshAnand1999/MIPS-32Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405832417
git clone --depth 1 --no-tags https://github.com/Gabbyyy420/Gates-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405989194
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/ALU_TDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399290989
git clone --depth 1 --no-tags https://github.com/jloaiza/fpga-toolbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398978401
git clone --depth 1 --no-tags https://github.com/bazzza95/SIMON32-64_Masters_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400492053
git clone --depth 1 --no-tags https://github.com/VerLearn/Smart-primitive---Majority-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400530373
git clone --depth 1 --no-tags https://github.com/CarlosM96/to_daphne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400208072
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/MUX_TDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399349239
git clone --depth 1 --no-tags https://github.com/4rfel/soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398414664
git clone --depth 1 --no-tags https://github.com/Ananya1112/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398568677
git clone --depth 1 --no-tags https://github.com/jeason-j/Zynq7010_eink_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398568862
git clone --depth 1 --no-tags https://github.com/priorpeak/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399517782
git clone --depth 1 --no-tags https://github.com/yunuseryilmaz18/crypto-coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398906004
git clone --depth 1 --no-tags https://github.com/Raotanuj/32-bit-brent-kung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398292969
git clone --depth 1 --no-tags https://github.com/QianpengLi577/IEEE754-Single-precision-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398133473
git clone --depth 1 --no-tags https://github.com/vijayk10/Comparision-of-Dadda-Wallace-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398373495
git clone --depth 1 --no-tags https://github.com/ArthikRajBJain/DataDependency.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399830951
git clone --depth 1 --no-tags https://github.com/vx-zzy/Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399828045
git clone --depth 1 --no-tags https://github.com/satviksharmase/SIT329-Advanced-embedded-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399706257
git clone --depth 1 --no-tags https://github.com/HarshitBurgula/Vedic_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397149596
git clone --depth 1 --no-tags https://github.com/Marlon-Lazo-Coronado/Labo_digitales_Lazo_Ramirez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397390295
git clone --depth 1 --no-tags https://github.com/SebekO/MAROC_slow_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397390356
git clone --depth 1 --no-tags https://github.com/nikhilsonawale0705/COCOTB_TESTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401110624
git clone --depth 1 --no-tags https://github.com/mateipetre/Message-decryption-application.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400920652
