
---------- Begin Simulation Statistics ----------
final_tick                               102871105648001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 730562                       # Simulator instruction rate (inst/s)
host_mem_usage                                1652680                       # Number of bytes of host memory used
host_op_rate                                   860669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8589.82                       # Real time elapsed on the host
host_tick_rate                              114942828                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6275393253                       # Number of instructions simulated
sim_ops                                    7392990910                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.987338                       # Number of seconds simulated
sim_ticks                                987337691001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       245760                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           60                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           60                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        3849    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         3849                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        2828    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         2828                      
system.ruby.DMA_Controller.S.SloadSEvent |          51    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           51                      
system.ruby.DMA_Controller.S.allocTBE    |        2831    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         2831                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        3849    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         3849                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |        8496    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total         8496                      
system.ruby.DMA_Controller.SloadSEvent   |          51    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           51                      
system.ruby.DMA_Controller.Stallmandatory_in |        8496    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total         8496                      
system.ruby.DMA_Controller.allocI_load   |        3849    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         3849                      
system.ruby.DMA_Controller.allocTBE      |        2831    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         2831                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        2828    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         2828                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        3849    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         3849                      
system.ruby.Directory_Controller.I.allocTBE |     5505773     29.07%     29.07% |     4047662     21.37%     50.44% |     5330760     28.15%     78.59% |     4054624     21.41%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     18938819                      
system.ruby.Directory_Controller.I.deallocTBE |     5504848     29.07%     29.07% |     4046772     21.37%     50.44% |     5329861     28.15%     78.59% |     4053693     21.41%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     18935174                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |          17     53.12%     53.12% |          13     40.62%     93.75% |           2      6.25%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total           32                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |        2540     32.56%     32.56% |         899     11.53%     44.09% |        2490     31.92%     76.01% |        1871     23.99%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         7800                      
system.ruby.Directory_Controller.M.allocTBE |      277012     12.48%     12.48% |      206011      9.28%     21.76% |      649430     29.26%     51.01% |     1087433     48.99%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2219886                      
system.ruby.Directory_Controller.M.deallocTBE |      277137     12.48%     12.48% |      206136      9.28%     21.77% |      649563     29.25%     51.02% |     1087557     48.98%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2220393                      
system.ruby.Directory_Controller.M_GetM.Progress |       29690      9.53%      9.53% |        7915      2.54%     12.07% |      223505     71.71%     83.78% |       50565     16.22%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total       311675                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |        2586      0.87%      0.87% |           7      0.00%      0.88% |      293332     99.10%     99.97% |          78      0.03%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total       296003                      
system.ruby.Directory_Controller.M_GetS.Progress |       95384      7.24%      7.24% |       54212      4.11%     11.35% |      278077     21.10%     32.45% |      890418     67.55%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total      1318091                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |       80529     19.99%     19.99% |         543      0.13%     20.12% |      306448     76.05%     96.18% |       15410      3.82%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total       402930                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |      109672      7.27%      7.27% |       61458      4.07%     11.34% |      406374     26.92%     38.26% |      931911     61.74%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total      1509415                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.Progress |      183075     10.20%     10.20% |       68903      3.84%     14.04% |      598136     33.34%     47.38% |      944093     52.62%    100.00%
system.ruby.Directory_Controller.Progress::total      1794207                      
system.ruby.Directory_Controller.S.allocTBE |     7853949     29.53%     29.53% |     5106827     19.20%     48.73% |     7724519     29.04%     77.78% |     5910639     22.22%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     26595934                      
system.ruby.Directory_Controller.S.deallocTBE |     7854749     29.53%     29.53% |     5107592     19.20%     48.73% |     7725285     29.04%     77.78% |     5911446     22.22%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     26599072                      
system.ruby.Directory_Controller.S_GetM.Progress |       58001     35.27%     35.27% |        6776      4.12%     39.39% |       96554     58.72%     98.11% |        3110      1.89%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total       164441                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |       19000      3.91%      3.91% |        1858      0.38%      4.29% |      377697     77.63%     81.92% |       87949     18.08%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total       486504                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       97937      7.39%      7.39% |       55981      4.23%     11.62% |      279202     21.07%     32.69% |      891820     67.31%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total      1324940                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       97937      7.39%      7.39% |       55981      4.23%     11.62% |      279202     21.07%     32.69% |      891820     67.31%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total      1324940                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |       15549      3.23%      3.23% |        2671      0.56%      3.79% |      318533     66.24%     70.03% |      144091     29.97%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total       480844                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |          10     38.46%     38.46% |          11     42.31%     80.77% |           0      0.00%     80.77% |           5     19.23%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total           26                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |        1639      1.21%      1.21% |           8      0.01%      1.22% |      133680     98.75%     99.97% |          44      0.03%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total       135371                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |       45637     15.52%     15.52% |        2304      0.78%     16.30% |      241574     82.16%     98.47% |        4512      1.53%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total       294027                      
system.ruby.Directory_Controller.Stallreqto_in |      277179      7.67%      7.67% |       69772      1.93%      9.60% |     2080130     57.57%     67.18% |     1185872     32.82%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total      3612953                      
system.ruby.Directory_Controller.allocTBE |    13734671     27.98%     27.98% |     9416481     19.19%     47.17% |    13983911     28.49%     75.66% |    11944516     24.34%    100.00%
system.ruby.Directory_Controller.allocTBE::total     49079579                      
system.ruby.Directory_Controller.deallocTBE |    13734671     27.98%     27.98% |     9416481     19.19%     47.17% |    13983911     28.49%     75.66% |    11944516     24.34%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     49079579                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1952099741                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1952099741    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1952099741                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1954238534                      
system.ruby.IFETCH.latency_hist_seqr     |  1954238534    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1954238534                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2138793                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2138793    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2138793                      
system.ruby.L1Cache_Controller.I.allocI_load |     5687049     24.42%     24.42% |     6004664     25.78%     50.20% |     5964020     25.61%     75.81% |     5633736     24.19%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     23289469                      
system.ruby.L1Cache_Controller.I.allocI_store |      153811     25.81%     25.81% |      136017     22.82%     48.64% |      147081     24.68%     73.32% |      159004     26.68%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       595913                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     5839852     24.45%     24.45% |     6139672     25.71%     50.16% |     6110088     25.59%     75.75% |     5791716     24.25%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     23881328                      
system.ruby.L1Cache_Controller.I_store.Progress |       48846     20.53%     20.53% |       68509     28.80%     49.33% |       72039     30.28%     79.61% |       48523     20.39%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total       237917                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |       29308     24.28%     24.28% |       26549     22.00%     46.28% |       34573     28.65%     74.93% |       30263     25.07%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total       120693                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    20895633     27.20%     27.20% |    17040744     22.18%     49.38% |    17511518     22.79%     72.18% |    21375320     27.82%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     76823215                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    12714701     26.96%     26.96% |    10022281     21.25%     48.22% |    10361313     21.97%     70.19% |    14058789     29.81%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     47157084                      
system.ruby.L1Cache_Controller.M.allocTBE |      353590     15.93%     15.93% |      760919     34.28%     50.21% |      771887     34.77%     84.98% |      333448     15.02%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2219844                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      353722     15.93%     15.93% |      761037     34.28%     50.21% |      771998     34.77%     84.98% |      333594     15.02%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2220351                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        1785     10.79%     10.79% |        6183     37.36%     48.15% |        7276     43.97%     92.12% |        1304      7.88%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        16548                      
system.ruby.L1Cache_Controller.MloadMEvent |    20895633     27.20%     27.20% |    17040744     22.18%     49.38% |    17511518     22.79%     72.18% |    21375320     27.82%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     76823215                      
system.ruby.L1Cache_Controller.MstoreMEvent |    12714701     26.96%     26.96% |    10022281     21.25%     48.22% |    10361313     21.97%     70.19% |    14058789     29.81%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     47157084                      
system.ruby.L1Cache_Controller.Progress  |      400030     12.23%     12.23% |     1257597     38.44%     50.67% |     1258807     38.48%     89.14% |      355268     10.86%    100.00%
system.ruby.L1Cache_Controller.Progress::total      3271702                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   606939171     25.40%     25.40% |   580148340     24.28%     49.69% |   585264183     24.50%     74.18% |   616779122     25.82%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2389130816                      
system.ruby.L1Cache_Controller.S.allocTBE |     5803522     23.59%     23.59% |     6545960     26.61%     50.19% |     6509693     26.46%     76.65% |     5744825     23.35%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     24604000                      
system.ruby.L1Cache_Controller.S.deallocTBE |      117349      8.90%      8.90% |      542187     41.13%     50.04% |      546575     41.47%     91.51% |      111967      8.49%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total      1318078                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     5687048     24.42%     24.42% |     6004664     25.78%     50.20% |     5964020     25.61%     75.81% |     5633736     24.19%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     23289468                      
system.ruby.L1Cache_Controller.S_evict.Progress |           4     30.77%     30.77% |           4     30.77%     61.54% |           4     30.77%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           13                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |       23613      9.73%      9.73% |       94293     38.84%     48.57% |      101985     42.01%     90.57% |       22888      9.43%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total       242779                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           2      4.65%      4.65% |          21     48.84%     53.49% |          16     37.21%     90.70% |           4      9.30%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           43                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           8      5.37%      5.37% |          70     46.98%     52.35% |          58     38.93%     91.28% |          13      8.72%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total          149                      
system.ruby.L1Cache_Controller.S_store.Progress |      351178     11.58%     11.58% |     1189063     39.19%     50.77% |     1186747     39.12%     89.89% |      306740     10.11%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      3033728                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |        2470     29.42%     29.42% |        2594     30.89%     60.31% |         500      5.95%     66.26% |        2833     33.74%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total         8397                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |   606939171     25.40%     25.40% |   580148340     24.28%     49.69% |   585264183     24.50%     74.18% |   616779122     25.82%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2389130816                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |       31778     24.62%     24.62% |       29143     22.58%     47.19% |       35073     27.17%     74.36% |       33096     25.64%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total       129090                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       25406      9.79%      9.79% |      100546     38.75%     48.54% |      109319     42.13%     90.67% |       24205      9.33%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total       259476                      
system.ruby.L1Cache_Controller.allocI_load |     5687049     24.42%     24.42% |     6004664     25.78%     50.20% |     5964020     25.61%     75.81% |     5633736     24.19%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     23289469                      
system.ruby.L1Cache_Controller.allocI_store |      153811     25.81%     25.81% |      136017     22.82%     48.64% |      147081     24.68%     73.32% |      159004     26.68%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       595913                      
system.ruby.L1Cache_Controller.allocTBE  |     6157112     22.95%     22.95% |     7306879     27.24%     50.19% |     7281580     27.15%     77.34% |     6078273     22.66%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     26823844                      
system.ruby.L1Cache_Controller.deallocTBE |      117349      8.90%      8.90% |      542187     41.13%     50.04% |      546575     41.47%     91.51% |      111967      8.49%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total      1318078                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     5839852     24.45%     24.45% |     6139672     25.71%     50.16% |     6110088     25.59%     75.75% |     5791716     24.25%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     23881328                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     5687048     24.42%     24.42% |     6004664     25.78%     50.20% |     5964020     25.61%     75.81% |     5633736     24.19%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     23289468                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      353722     15.93%     15.93% |      761037     34.28%     50.21% |      771998     34.77%     84.98% |      333594     15.02%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2220351                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    513854290                      
system.ruby.LD.hit_latency_hist_seqr     |   513854290    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    513854290                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    535004965                      
system.ruby.LD.latency_hist_seqr         |   535004965    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     535004965                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     21150675                      
system.ruby.LD.miss_latency_hist_seqr    |    21150675    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     21150675                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       185319                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      185319    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       185319                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       548879                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      548879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       548879                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       363560                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      363560    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       363560                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       548879                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      548879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       548879                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       548879                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      548879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       548879                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       333069                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      333069    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       333069                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       464937                      
system.ruby.RMW_Read.latency_hist_seqr   |      464937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       464937                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       131868                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      131868    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       131868                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     46089817                      
system.ruby.ST.hit_latency_hist_seqr     |    46089817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     46089817                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     47814740                      
system.ruby.ST.latency_hist_seqr         |    47814740    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      47814740                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1724923                      
system.ruby.ST.miss_latency_hist_seqr    |     1724923    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1724923                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.020900                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.990601                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.008310                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4293.061613                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003597                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.000223                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.020851                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3001.529407                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  6880.892525                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003607                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.014319                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.967208                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.005094                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4222.174019                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002482                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.000040                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.014312                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3001.692219                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  8394.168875                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002487                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999902                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.021830                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.979137                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.017479                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4443.489229                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003659                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999859                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.020708                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3002.633031                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000444                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  9240.067591                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003668                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999733                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.019507                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.977085                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.011604                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4779.083907                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003323                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.000009                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.016836                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3002.946937                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000930                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  7840.546514                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003330                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2593                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  3254.782775                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time  7221.361602                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time    96.401426                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 29585.764469                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   192.573262                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2513111115                      
system.ruby.hit_latency_hist_seqr        |  2513111115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2513111115                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           974                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs  3944.307156                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6606.770841                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.390425                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3167.960020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.005921                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.797413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.003146                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16487.202227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.786555                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles          2579                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs  4019.649018                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6518.810178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.374113                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  3193.146199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.006218                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.003722                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16400.891941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.001851                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.682782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          3031                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs  4274.125036                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6580.133194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.375048                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3082.847348                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.006184                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.003706                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16464.096148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.001875                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.622024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles           841                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs  3915.987190                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6483.083602                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.397666                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3262.381821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.005858                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000031                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.003099                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16457.867229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000505                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.738299                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2538620934                      
system.ruby.latency_hist_seqr            |  2538620934    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2538620934                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     25509819                      
system.ruby.miss_latency_hist_seqr       |    25509819    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     25509819                      
system.ruby.network.average_flit_latency    15.995623                      
system.ruby.network.average_flit_network_latency    11.549769                      
system.ruby.network.average_flit_queueing_latency     4.445855                      
system.ruby.network.average_flit_vnet_latency |   14.922241                       |    5.035543                       |    5.596617                      
system.ruby.network.average_flit_vqueue_latency |    5.415220                       |    6.000029                       |    1.000728                      
system.ruby.network.average_hops             1.031614                      
system.ruby.network.average_packet_latency    13.807864                      
system.ruby.network.average_packet_network_latency    10.389614                      
system.ruby.network.average_packet_queueing_latency     3.418250                      
system.ruby.network.average_packet_vnet_latency |   23.037237                       |    5.035543                       |    5.255153                      
system.ruby.network.average_packet_vqueue_latency |    5.077226                       |    6.000029                       |    1.000764                      
system.ruby.network.avg_link_utilization     0.326891                      
system.ruby.network.avg_vc_load          |    0.155921     47.70%     47.70% |    0.021312      6.52%     54.22% |    0.017688      5.41%     59.63% |    0.017278      5.29%     64.91% |    0.028833      8.82%     73.73% |    0.003278      1.00%     74.74% |    0.003211      0.98%     75.72% |    0.003211      0.98%     76.70% |    0.056582     17.31%     94.01% |    0.006885      2.11%     96.12% |    0.006347      1.94%     98.06% |    0.006345      1.94%    100.00%
system.ruby.network.avg_vc_load::total       0.326891                      
system.ruby.network.ext_in_link_utilization    212924355                      
system.ruby.network.ext_out_link_utilization    212924354                      
system.ruby.network.flit_network_latency |  2051050572                       |   127701955                       |   280474488                      
system.ruby.network.flit_queueing_latency |   744317854                       |   152161430                       |    50151484                      
system.ruby.network.flits_injected       |   137449237     64.55%     64.55% |    25360117     11.91%     76.46% |    50115003     23.54%    100.00%
system.ruby.network.flits_injected::total    212924357                      
system.ruby.network.flits_received       |   137449234     64.55%     64.55% |    25360117     11.91%     76.46% |    50115003     23.54%    100.00%
system.ruby.network.flits_received::total    212924354                      
system.ruby.network.int_link_utilization    219655717                      
system.ruby.network.packet_network_latency |   693932159                       |   127701955                       |   250957928                      
system.ruby.network.packet_queueing_latency |   152937194                       |   152161430                       |    47791120                      
system.ruby.network.packets_injected     |    30122197     29.18%     29.18% |    25360117     24.56%     53.74% |    47754639     46.26%    100.00%
system.ruby.network.packets_injected::total    103236953                      
system.ruby.network.packets_received     |    30122196     29.18%     29.18% |    25360117     24.56%     53.74% |    47754639     46.26%    100.00%
system.ruby.network.packets_received::total    103236952                      
system.ruby.network.routers0.buffer_reads    106686323                      
system.ruby.network.routers0.buffer_writes    106686323                      
system.ruby.network.routers0.crossbar_activity    106686323                      
system.ruby.network.routers0.sw_input_arbiter_activity    106891248                      
system.ruby.network.routers0.sw_output_arbiter_activity    106686323                      
system.ruby.network.routers1.buffer_reads    103373803                      
system.ruby.network.routers1.buffer_writes    103373803                      
system.ruby.network.routers1.crossbar_activity    103373803                      
system.ruby.network.routers1.sw_input_arbiter_activity    103566238                      
system.ruby.network.routers1.sw_output_arbiter_activity    103373803                      
system.ruby.network.routers2.buffer_reads    115490613                      
system.ruby.network.routers2.buffer_writes    115490613                      
system.ruby.network.routers2.crossbar_activity    115490613                      
system.ruby.network.routers2.sw_input_arbiter_activity    115781372                      
system.ruby.network.routers2.sw_output_arbiter_activity    115490613                      
system.ruby.network.routers3.buffer_reads    107029332                      
system.ruby.network.routers3.buffer_writes    107029332                      
system.ruby.network.routers3.crossbar_activity    107029332                      
system.ruby.network.routers3.sw_input_arbiter_activity    107227995                      
system.ruby.network.routers3.sw_output_arbiter_activity    107029332                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2538620935                      
system.ruby.outstanding_req_hist_seqr::mean     1.004188                      
system.ruby.outstanding_req_hist_seqr::gmean     1.002907                      
system.ruby.outstanding_req_hist_seqr::stdev     0.064579                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2527989257     99.58%     99.58% |    10631678      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2538620935                      
system.switch_cpus0.Branches                 41559841                       # Number of branches fetched
system.switch_cpus0.committedInsts          349807508                       # Number of instructions committed
system.switch_cpus0.committedOps            634608464                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          133049722                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               962177                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           12840013                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                31362                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.026083                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          497523926                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                78042                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.973917                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1974675287                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1923169185.478020                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    212211112                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    138608025                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     38432807                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     319768107                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            319768107                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    408513488                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    315415112                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1151064                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      51506101.521980                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    405939961                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           405939961                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    812481586                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    260683444                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          129428876                       # Number of load instructions
system.switch_cpus0.num_mem_refs            142237890                       # number of memory refs
system.switch_cpus0.num_store_insts          12809014                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      3039806      0.48%      0.48% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        264099843     41.62%     42.10% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           69825      0.01%     42.11% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           308657      0.05%     42.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       87866951     13.85%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           5152      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             510      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     56.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         2648592      0.42%     56.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             336      0.00%     56.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc          62791      0.01%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           236      0.00%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     56.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     87670336     13.81%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      2688164      0.42%     70.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        20488      0.00%     70.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     43888895      6.92%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        37505271      5.91%     83.50% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        9833642      1.55%     85.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     91923605     14.49%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      2975372      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         634608472                       # Class of executed instruction
system.switch_cpus1.Branches                 37686501                       # Number of branches fetched
system.switch_cpus1.committedInsts          331753844                       # Number of instructions committed
system.switch_cpus1.committedOps            602361409                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          126998567                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               956180                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           10575993                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                32219                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.030435                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          473245723                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                77181                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.969565                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1973917713                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1913841729.574536                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    191051308                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    126060840                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     34958915                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     319006833                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            319006833                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    407790632                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    314811296                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             875895                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      60075983.425464                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    374302930                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           374302930                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    752074612                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    234769574                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          123385123                       # Number of load instructions
system.switch_cpus1.num_mem_refs            133929400                       # number of memory refs
system.switch_cpus1.num_store_insts          10544277                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2850311      0.47%      0.47% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        241014613     40.01%     40.48% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           28312      0.00%     40.49% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            87727      0.01%     40.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87719187     14.56%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           6000      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              90      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     55.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         2600559      0.43%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             276      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          21342      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            39      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     55.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     87622185     14.55%     70.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     70.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     70.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      2630231      0.44%     70.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv           13      0.00%     70.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     43851126      7.28%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     77.77% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        31687529      5.26%     83.03% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7693379      1.28%     84.30% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     91697594     15.22%     99.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      2850898      0.47%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         602361411                       # Class of executed instruction
system.switch_cpus2.Branches                 38326419                       # Number of branches fetched
system.switch_cpus2.committedInsts          335037365                       # Number of instructions committed
system.switch_cpus2.committedOps            607926629                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          128123303                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               972094                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           10920165                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                33885                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.030145                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          477620970                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                76466                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.969855                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1974337021                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1914821530.734355                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    194813080                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    128151190                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     35642504                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     319531601                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            319531601                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    408464204                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    315330079                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             864823                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      59515490.265644                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    379520093                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           379520093                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    761487464                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    238835165                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          124489149                       # Number of load instructions
system.switch_cpus2.num_mem_refs            135375756                       # number of memory refs
system.switch_cpus2.num_store_insts          10886607                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2850459      0.47%      0.47% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        244775239     40.26%     40.73% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           27381      0.00%     40.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            82066      0.01%     40.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       87860718     14.45%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           5184      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd              56      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     55.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         2602759      0.43%     55.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     55.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             112      0.00%     55.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc          22029      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            24      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     55.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     87767980     14.44%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      2632864      0.43%     70.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv           13      0.00%     70.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43923991      7.23%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32638487      5.37%     83.10% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        8030394      1.32%     84.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     91850662     15.11%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2856213      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         607926631                       # Class of executed instruction
system.switch_cpus3.Branches                 42742543                       # Number of branches fetched
system.switch_cpus3.committedInsts          356641107                       # Number of instructions committed
system.switch_cpus3.committedOps            645940979                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          134705599                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               952455                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           14165868                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                33179                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.013154                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          506157903                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                78298                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.986846                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1974675139                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1948700926.196393                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    215078137                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    142441801                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     38958082                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     320510105                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            320510105                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    410417096                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    316011477                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1716888                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      25974212.803607                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    416798183                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           416798183                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    834043944                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    268568290                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          131099871                       # Number of load instructions
system.switch_cpus3.num_mem_refs            145233073                       # number of memory refs
system.switch_cpus3.num_store_insts          14133202                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2925324      0.45%      0.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        272104182     42.13%     42.58% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          165098      0.03%     42.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            89076      0.01%     42.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       87656083     13.57%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           5696      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd            7984      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     56.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         2880756      0.45%     56.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            7662      0.00%     56.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc         190160      0.03%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult           5096      0.00%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift          7805      0.00%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     56.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     87535918     13.55%     70.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      3031269      0.47%     70.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv         4096      0.00%     70.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     44091886      6.83%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     77.52% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        39277351      6.08%     83.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       10987536      1.70%     85.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     91822520     14.22%     99.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      3145666      0.49%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         645941164                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          680                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          340                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 87537779.414706                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 246183727.455794                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       534000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996418500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          340                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 957369177500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  29762845001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101883973625500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          635                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          317                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 40968794.952681                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 163260239.611852                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          317    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value       498000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996584500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          317                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 954864601501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  12987108000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101903253938500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          618                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          308                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 82314938.311688                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 259899226.726486                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value        41000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994577500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          308                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 961584639001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  25353001000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101884168008000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          736                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          368                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 81656308.426630                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 236953095.197708                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          368    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       445000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996524500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          368                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 956856623000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  30049521501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101884199503500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 987337691001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 987337691001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 987337691001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 987337691001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       534400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            534400                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         8350                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               8350                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       541254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               541254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       541254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              541254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      8350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000615250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             270300                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       8350                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     8350                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              683                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              472                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              556                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              634                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              455                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              405                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              388                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              370                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              506                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              512                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             519                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             491                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             667                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             681                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             516                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             495                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    84976999                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  41750000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              241539499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    10176.89                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28926.89                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    5203                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                62.31                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 8350                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   8235                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    114                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         3146                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   169.846154                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   113.763650                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   195.465620                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         1840     58.49%     58.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          596     18.94%     77.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          351     11.16%     88.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           91      2.89%     91.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           56      1.78%     93.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           82      2.61%     95.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           72      2.29%     98.16% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           57      1.81%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         3146                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                534400                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 534400                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 987337148000                       # Total gap between requests
system.mem_ctrls2.avgGap                 118243969.82                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       534400                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 541253.519308277639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         8350                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    241539499                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28926.89                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   62.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      7216949                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      7216949                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      7216949                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      7216949                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         8350                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         8350                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         8350                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         8350                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    669969650                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    669969650                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    669969650                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    669969650                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      7225299                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      7225299                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      7225299                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      7225299                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.001156                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.001156                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.001156                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.001156                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 80235.886228                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 80235.886228                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 80235.886228                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 80235.886228                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         8350                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         8350                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         8350                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         8350                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    499996150                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    499996150                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    499996150                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    499996150                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.001156                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.001156                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.001156                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.001156                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59879.778443                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59879.778443                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59879.778443                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59879.778443                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      6791024                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      6791024                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         8350                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         8350                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    669969650                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    669969650                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      6799374                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      6799374                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.001228                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.001228                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 80235.886228                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 80235.886228                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         8350                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         8350                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    499996150                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    499996150                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.001228                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.001228                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59879.778443                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59879.778443                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       425925                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       425925                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       425925                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       425925                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      5689.535377                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101883768462500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  5689.535377                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.021704                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.021704                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         8350                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         7619                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.031853                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     115613134                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      7225299                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            10974180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             5829120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           31323180                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     16300813260                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    365410499040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      459698863980                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.594364                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 949835525500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   4532865501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            11495400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             6109950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           28295820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     16187028150                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    365506252800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      459678607320                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.573847                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 950085333501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   4283057500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       537024                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            537024                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         8391                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               8391                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       543911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               543911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       543911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              543911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      8391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             270390                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       8391                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     8391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              688                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              492                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              555                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              642                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              448                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              409                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              380                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              366                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              504                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              501                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             525                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             510                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             673                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             695                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             522                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             481                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    89368248                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  41955000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              246699498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    10650.49                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               29400.49                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    5236                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                62.40                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 8391                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   8281                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    110                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         3151                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   170.348461                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   114.251534                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   195.314848                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127         1832     58.14%     58.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191          409     12.98%     71.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255          200      6.35%     77.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319          266      8.44%     85.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383           78      2.48%     88.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447           59      1.87%     90.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511           45      1.43%     91.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575           29      0.92%     92.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639           27      0.86%     93.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703           40      1.27%     94.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767           30      0.95%     95.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-831           30      0.95%     96.64% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::832-895           52      1.65%     98.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959           37      1.17%     99.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::960-1023           17      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         3151                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                537024                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 537024                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 987337459000                       # Total gap between requests
system.mem_ctrls3.avgGap                 117666244.67                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       537024                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 543911.171319252346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         8391                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    246699498                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     29400.49                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   62.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      6552927                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      6552927                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      6552927                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      6552927                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         8391                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         8391                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         8391                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         8391                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    677227609                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    677227609                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    677227609                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    677227609                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      6561318                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      6561318                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      6561318                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      6561318                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.001279                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.001279                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.001279                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.001279                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 80708.808128                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 80708.808128                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 80708.808128                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 80708.808128                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         8391                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         8391                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         8391                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         8391                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    506418110                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    506418110                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    506418110                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    506418110                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.001279                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.001279                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.001279                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.001279                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 60352.533667                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 60352.533667                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 60352.533667                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 60352.533667                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      5516071                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      5516071                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         8391                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         8391                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    677227609                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    677227609                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      5524462                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      5524462                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.001519                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.001519                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 80708.808128                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 80708.808128                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         8391                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         8391                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    506418110                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    506418110                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.001519                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.001519                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 60352.533667                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 60352.533667                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1036856                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1036856                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1036856                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1036856                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      5683.360071                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101883768025500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  5683.360071                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.021680                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.021680                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         8391                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         7639                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.032009                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     104989479                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      6561318                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            11131260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             5905020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           31494540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     16305532290                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    365406692640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      459700180950                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.595698                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 949824910750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   4543480251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            11395440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             6053025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           28417200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     16211942280                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    365485424640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      459682657785                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.577950                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 950030386000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   4338005001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       538560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            538560                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         8415                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               8415                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       545467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               545467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       545467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              545467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      8415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             270433                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       8415                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     8415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              481                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              582                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              642                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              455                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              409                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              523                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             661                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             509                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             498                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    85861998                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  42075000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              243643248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10203.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28953.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    5220                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.03                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 8415                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   8316                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     97                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         3194                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   168.596118                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   113.320770                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   193.953951                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127         1864     58.36%     58.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          437     13.68%     72.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          184      5.76%     77.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319          278      8.70%     86.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           58      1.82%     88.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           66      2.07%     90.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511           43      1.35%     91.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575           27      0.85%     92.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639           31      0.97%     93.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           41      1.28%     94.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767           33      1.03%     95.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831           32      1.00%     96.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895           42      1.31%     98.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959           43      1.35%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::960-1023           15      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         3194                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                538560                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 538560                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 987336756000                       # Total gap between requests
system.mem_ctrls0.avgGap                 117330571.12                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       538560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 545466.870057384018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         8415                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    243643248                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28953.45                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   62.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      7095083                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      7095083                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      7095083                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      7095083                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         8415                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         8415                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         8415                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         8415                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    675425585                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    675425585                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    675425585                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    675425585                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      7103498                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      7103498                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      7103498                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      7103498                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.001185                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.001185                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.001185                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.001185                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 80264.478313                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 80264.478313                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 80264.478313                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 80264.478313                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         8415                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         8415                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         8415                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         8415                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    504101836                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    504101836                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    504101836                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    504101836                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.001185                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.001185                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.001185                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.001185                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59905.149851                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59905.149851                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59905.149851                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59905.149851                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      6847766                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      6847766                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         8415                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         8415                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    675425585                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    675425585                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      6856181                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      6856181                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.001227                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.001227                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 80264.478313                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 80264.478313                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         8415                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         8415                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    504101836                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    504101836                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.001227                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.001227                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59905.149851                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59905.149851                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       247317                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       247317                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       247317                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       247317                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      5717.881731                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101883768025500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  5717.881731                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.021812                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.021812                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         8415                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          720                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         7664                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.032101                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     113664383                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      7103498                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            11009880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             5848095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           31501680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     16324929390                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    365390358240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      459703072485                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.598626                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 949782405250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   4585985751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            11802420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             6273135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           28581420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     16230366390                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    365469989760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      459686438325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.581779                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 949989831001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   4378560000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       538624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            538624                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         8416                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               8416                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       545532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               545532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       545532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              545532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      8416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             270434                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       8416                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     8416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              694                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              477                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              568                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              635                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              466                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              379                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              515                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              513                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             515                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             497                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             675                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             523                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             493                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    83546998                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  42080000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              241346998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9927.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28677.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    5241                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 8416                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   8309                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    106                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         3175                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   169.645354                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   113.819083                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   194.960204                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1847     58.17%     58.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          625     19.69%     77.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          330     10.39%     88.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          101      3.18%     91.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           65      2.05%     93.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           77      2.43%     95.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           71      2.24%     98.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           58      1.83%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         3175                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                538624                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 538624                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 987332457000                       # Total gap between requests
system.mem_ctrls1.avgGap                 117316118.94                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       538624                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 545531.690838139504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         8416                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    241346998                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28677.16                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   62.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      4893541                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      4893541                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      4893541                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      4893541                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         8416                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         8416                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         8416                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         8416                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    673169584                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    673169584                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    673169584                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    673169584                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      4901957                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      4901957                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      4901957                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      4901957                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.001717                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.001717                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.001717                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.001717                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79986.880228                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79986.880228                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79986.880228                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79986.880228                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         8416                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         8416                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         8416                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         8416                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    501837584                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    501837584                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    501837584                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    501837584                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.001717                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.001717                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.001717                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.001717                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59628.990494                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59628.990494                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59628.990494                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59628.990494                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      4695470                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      4695470                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         8416                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         8416                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    673169584                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    673169584                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      4703886                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      4703886                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.001789                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.001789                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79986.880228                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79986.880228                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         8416                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         8416                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    501837584                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    501837584                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.001789                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.001789                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59628.990494                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59628.990494                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       198071                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       198071                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       198071                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       198071                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      5696.547270                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101883768130500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  5696.547270                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.021731                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.021731                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         8416                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          738                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         7648                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.032104                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      78439728                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      4901957                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            11109840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             5905020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           31565940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     16336847520                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    365380236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      459705090480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.600670                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 949756114251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   4612276750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            11559660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             6144105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           28524300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    77939425200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     16208273190                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    365488554720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      459682481175                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.577771                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 950038493501                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  32969300000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   4329897500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1669                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1669                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9369                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9369                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         4964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         5882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         4446                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         6086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4492                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         5126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   22076                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         9928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          508                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        11620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         8892                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          444                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        10603                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         8360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         9435                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          412                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          412                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          444                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         8984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        10252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    42430                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102871105648001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             5494472                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             6109440                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              641000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             6095912                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             3998500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4835500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             3667500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              195997                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             4592500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             5787397                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
