<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i915_drm.h source code [netbsd/sys/external/bsd/drm/dist/shared-core/i915_drm.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="_drm_i915_cmdbuffer,_drm_i915_init,drm_i915_batchbuffer,drm_i915_execbuffer,drm_i915_flip,drm_i915_gem_busy,drm_i915_gem_create,drm_i915_gem_exec_object,drm_i915_gem_execbuffer,drm_i915_gem_get_aperture,drm_i915_gem_get_tiling,drm_i915_gem_init,drm_i915_gem_mmap,drm_i915_gem_mmap_gtt,drm_i915_gem_pin,drm_i915_gem_pread,drm_i915_gem_pwrite,drm_i915_gem_relocation_entry,drm_i915_gem_set_domain,drm_i915_gem_set_tiling,drm_i915_gem_sw_finish,drm_i915_gem_unpin,drm_i915_get_pipe_from_crtc_id,drm_i915_getparam,drm_i915_hws_addr,drm_i915_irq_emit,drm_i915_irq_wait,drm_i915_mem_alloc,drm_i915_mem_destroy_heap,drm_i915_mem_free,drm_i915_mem_init_heap,drm_i915_mmio,drm_i915_mmio_entry,drm_i915_op_arg,drm_i915_sarea,drm_i915_setparam,drm_i915_vblank_pipe,drm_i915_vblank_swap "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm/dist/shared-core/i915_drm.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>bsd</a>/<a href='../..'>drm</a>/<a href='..'>dist</a>/<a href='./'>shared-core</a>/<a href='i915_drm.h.html'>i915_drm.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.</i></td></tr>
<tr><th id="3">3</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="6">6</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="7">7</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="8">8</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="9">9</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="10">10</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="11">11</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="14">14</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="15">15</th><td><i> * of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="19">19</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</i></td></tr>
<tr><th id="20">20</th><td><i> * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR</i></td></tr>
<tr><th id="21">21</th><td><i> * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,</i></td></tr>
<tr><th id="22">22</th><td><i> * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE</i></td></tr>
<tr><th id="23">23</th><td><i> * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifndef</span> <span class="macro" data-ref="_M/_I915_DRM_H_">_I915_DRM_H_</span></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/_I915_DRM_H_" data-ref="_M/_I915_DRM_H_">_I915_DRM_H_</dfn></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* Please note that modifications to all structs defined here are</i></td></tr>
<tr><th id="31">31</th><td><i> * subject to backwards-compatibility constraints.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="drm.h.html">"drm.h"</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* Each region is a minimum of 16k, and there are at most 255 of them.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/I915_NR_TEX_REGIONS" data-ref="_M/I915_NR_TEX_REGIONS">I915_NR_TEX_REGIONS</dfn> 255	/* table size 2k - maximum due to use</u></td></tr>
<tr><th id="39">39</th><td><u>				 * of chars for next/prev indices */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/I915_LOG_MIN_TEX_REGION_SIZE" data-ref="_M/I915_LOG_MIN_TEX_REGION_SIZE">I915_LOG_MIN_TEX_REGION_SIZE</dfn> 14</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_drm_i915_init" title='_drm_i915_init' data-ref="_drm_i915_init" data-ref-filename="_drm_i915_init"><a class="type" href="#_drm_i915_init" title='_drm_i915_init' data-ref="_drm_i915_init" data-ref-filename="_drm_i915_init">_drm_i915_init</a></dfn> {</td></tr>
<tr><th id="43">43</th><td>	<b>enum</b> {</td></tr>
<tr><th id="44">44</th><td>		<dfn class="enum" id="_drm_i915_init::I915_INIT_DMA" title='_drm_i915_init::I915_INIT_DMA' data-ref="_drm_i915_init::I915_INIT_DMA" data-ref-filename="_drm_i915_init..I915_INIT_DMA">I915_INIT_DMA</dfn> = <var>0x01</var>,</td></tr>
<tr><th id="45">45</th><td>		<dfn class="enum" id="_drm_i915_init::I915_CLEANUP_DMA" title='_drm_i915_init::I915_CLEANUP_DMA' data-ref="_drm_i915_init::I915_CLEANUP_DMA" data-ref-filename="_drm_i915_init..I915_CLEANUP_DMA">I915_CLEANUP_DMA</dfn> = <var>0x02</var>,</td></tr>
<tr><th id="46">46</th><td>		<dfn class="enum" id="_drm_i915_init::I915_RESUME_DMA" title='_drm_i915_init::I915_RESUME_DMA' data-ref="_drm_i915_init::I915_RESUME_DMA" data-ref-filename="_drm_i915_init..I915_RESUME_DMA">I915_RESUME_DMA</dfn> = <var>0x03</var>,</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>		<i>/* Since this struct isn't versioned, just used a new</i></td></tr>
<tr><th id="49">49</th><td><i>		 * 'func' code to indicate the presence of dri2 sarea</i></td></tr>
<tr><th id="50">50</th><td><i>		 * info. */</i></td></tr>
<tr><th id="51">51</th><td>		<dfn class="enum" id="_drm_i915_init::I915_INIT_DMA2" title='_drm_i915_init::I915_INIT_DMA2' data-ref="_drm_i915_init::I915_INIT_DMA2" data-ref-filename="_drm_i915_init..I915_INIT_DMA2">I915_INIT_DMA2</dfn> = <var>0x04</var></td></tr>
<tr><th id="52">52</th><td>	} <dfn class="decl field" id="_drm_i915_init::func" title='_drm_i915_init::func' data-ref="_drm_i915_init::func" data-ref-filename="_drm_i915_init..func">func</dfn>;</td></tr>
<tr><th id="53">53</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::mmio_offset" title='_drm_i915_init::mmio_offset' data-ref="_drm_i915_init::mmio_offset" data-ref-filename="_drm_i915_init..mmio_offset">mmio_offset</dfn>;</td></tr>
<tr><th id="54">54</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_init::sarea_priv_offset" title='_drm_i915_init::sarea_priv_offset' data-ref="_drm_i915_init::sarea_priv_offset" data-ref-filename="_drm_i915_init..sarea_priv_offset">sarea_priv_offset</dfn>;</td></tr>
<tr><th id="55">55</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::ring_start" title='_drm_i915_init::ring_start' data-ref="_drm_i915_init::ring_start" data-ref-filename="_drm_i915_init..ring_start">ring_start</dfn>;</td></tr>
<tr><th id="56">56</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::ring_end" title='_drm_i915_init::ring_end' data-ref="_drm_i915_init::ring_end" data-ref-filename="_drm_i915_init..ring_end">ring_end</dfn>;</td></tr>
<tr><th id="57">57</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::ring_size" title='_drm_i915_init::ring_size' data-ref="_drm_i915_init::ring_size" data-ref-filename="_drm_i915_init..ring_size">ring_size</dfn>;</td></tr>
<tr><th id="58">58</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::front_offset" title='_drm_i915_init::front_offset' data-ref="_drm_i915_init::front_offset" data-ref-filename="_drm_i915_init..front_offset">front_offset</dfn>;</td></tr>
<tr><th id="59">59</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::back_offset" title='_drm_i915_init::back_offset' data-ref="_drm_i915_init::back_offset" data-ref-filename="_drm_i915_init..back_offset">back_offset</dfn>;</td></tr>
<tr><th id="60">60</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::depth_offset" title='_drm_i915_init::depth_offset' data-ref="_drm_i915_init::depth_offset" data-ref-filename="_drm_i915_init..depth_offset">depth_offset</dfn>;</td></tr>
<tr><th id="61">61</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::w" title='_drm_i915_init::w' data-ref="_drm_i915_init::w" data-ref-filename="_drm_i915_init..w">w</dfn>;</td></tr>
<tr><th id="62">62</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::h" title='_drm_i915_init::h' data-ref="_drm_i915_init::h" data-ref-filename="_drm_i915_init..h">h</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::pitch" title='_drm_i915_init::pitch' data-ref="_drm_i915_init::pitch" data-ref-filename="_drm_i915_init..pitch">pitch</dfn>;</td></tr>
<tr><th id="64">64</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::pitch_bits" title='_drm_i915_init::pitch_bits' data-ref="_drm_i915_init::pitch_bits" data-ref-filename="_drm_i915_init..pitch_bits">pitch_bits</dfn>;</td></tr>
<tr><th id="65">65</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::back_pitch" title='_drm_i915_init::back_pitch' data-ref="_drm_i915_init::back_pitch" data-ref-filename="_drm_i915_init..back_pitch">back_pitch</dfn>;</td></tr>
<tr><th id="66">66</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::depth_pitch" title='_drm_i915_init::depth_pitch' data-ref="_drm_i915_init::depth_pitch" data-ref-filename="_drm_i915_init..depth_pitch">depth_pitch</dfn>;</td></tr>
<tr><th id="67">67</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::cpp" title='_drm_i915_init::cpp' data-ref="_drm_i915_init::cpp" data-ref-filename="_drm_i915_init..cpp">cpp</dfn>;</td></tr>
<tr><th id="68">68</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::chipset" title='_drm_i915_init::chipset' data-ref="_drm_i915_init::chipset" data-ref-filename="_drm_i915_init..chipset">chipset</dfn>;</td></tr>
<tr><th id="69">69</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="_drm_i915_init::sarea_handle" title='_drm_i915_init::sarea_handle' data-ref="_drm_i915_init::sarea_handle" data-ref-filename="_drm_i915_init..sarea_handle">sarea_handle</dfn>;</td></tr>
<tr><th id="70">70</th><td>} <dfn class="typedef" id="drm_i915_init_t" title='drm_i915_init_t' data-type='struct _drm_i915_init' data-ref="drm_i915_init_t" data-ref-filename="drm_i915_init_t">drm_i915_init_t</dfn>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_sarea" title='drm_i915_sarea' data-ref="drm_i915_sarea" data-ref-filename="drm_i915_sarea"><a class="type" href="#drm_i915_sarea" title='drm_i915_sarea' data-ref="drm_i915_sarea" data-ref-filename="drm_i915_sarea">drm_i915_sarea</a></dfn> {</td></tr>
<tr><th id="73">73</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_tex_region" title='drm_tex_region' data-ref="drm_tex_region" data-ref-filename="drm_tex_region">drm_tex_region</a> <dfn class="decl field" id="drm_i915_sarea::texList" title='drm_i915_sarea::texList' data-ref="drm_i915_sarea::texList" data-ref-filename="drm_i915_sarea..texList">texList</dfn>[<a class="macro" href="#38" title="255" data-ref="_M/I915_NR_TEX_REGIONS">I915_NR_TEX_REGIONS</a> + <var>1</var>];</td></tr>
<tr><th id="74">74</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::last_upload" title='drm_i915_sarea::last_upload' data-ref="drm_i915_sarea::last_upload" data-ref-filename="drm_i915_sarea..last_upload">last_upload</dfn>;	<i>/* last time texture was uploaded */</i></td></tr>
<tr><th id="75">75</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::last_enqueue" title='drm_i915_sarea::last_enqueue' data-ref="drm_i915_sarea::last_enqueue" data-ref-filename="drm_i915_sarea..last_enqueue">last_enqueue</dfn>;	<i>/* last time a buffer was enqueued */</i></td></tr>
<tr><th id="76">76</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::last_dispatch" title='drm_i915_sarea::last_dispatch' data-ref="drm_i915_sarea::last_dispatch" data-ref-filename="drm_i915_sarea..last_dispatch">last_dispatch</dfn>;	<i>/* age of the most recently dispatched buffer */</i></td></tr>
<tr><th id="77">77</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::ctxOwner" title='drm_i915_sarea::ctxOwner' data-ref="drm_i915_sarea::ctxOwner" data-ref-filename="drm_i915_sarea..ctxOwner">ctxOwner</dfn>;		<i>/* last context to upload state */</i></td></tr>
<tr><th id="78">78</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::texAge" title='drm_i915_sarea::texAge' data-ref="drm_i915_sarea::texAge" data-ref-filename="drm_i915_sarea..texAge">texAge</dfn>;</td></tr>
<tr><th id="79">79</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pf_enabled" title='drm_i915_sarea::pf_enabled' data-ref="drm_i915_sarea::pf_enabled" data-ref-filename="drm_i915_sarea..pf_enabled">pf_enabled</dfn>;		<i>/* is pageflipping allowed? */</i></td></tr>
<tr><th id="80">80</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pf_active" title='drm_i915_sarea::pf_active' data-ref="drm_i915_sarea::pf_active" data-ref-filename="drm_i915_sarea..pf_active">pf_active</dfn>;</td></tr>
<tr><th id="81">81</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pf_current_page" title='drm_i915_sarea::pf_current_page' data-ref="drm_i915_sarea::pf_current_page" data-ref-filename="drm_i915_sarea..pf_current_page">pf_current_page</dfn>;	<i>/* which buffer is being displayed? */</i></td></tr>
<tr><th id="82">82</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::perf_boxes" title='drm_i915_sarea::perf_boxes' data-ref="drm_i915_sarea::perf_boxes" data-ref-filename="drm_i915_sarea..perf_boxes">perf_boxes</dfn>;		<i>/* performance boxes to be displayed */</i></td></tr>
<tr><th id="83">83</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::width" title='drm_i915_sarea::width' data-ref="drm_i915_sarea::width" data-ref-filename="drm_i915_sarea..width">width</dfn>, <dfn class="decl field" id="drm_i915_sarea::height" title='drm_i915_sarea::height' data-ref="drm_i915_sarea::height" data-ref-filename="drm_i915_sarea..height">height</dfn>;      <i>/* screen size in pixels */</i></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t" data-ref-filename="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="drm_i915_sarea::front_handle" title='drm_i915_sarea::front_handle' data-ref="drm_i915_sarea::front_handle" data-ref-filename="drm_i915_sarea..front_handle">front_handle</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::front_offset" title='drm_i915_sarea::front_offset' data-ref="drm_i915_sarea::front_offset" data-ref-filename="drm_i915_sarea..front_offset">front_offset</dfn>;</td></tr>
<tr><th id="87">87</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::front_size" title='drm_i915_sarea::front_size' data-ref="drm_i915_sarea::front_size" data-ref-filename="drm_i915_sarea..front_size">front_size</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t" data-ref-filename="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="drm_i915_sarea::back_handle" title='drm_i915_sarea::back_handle' data-ref="drm_i915_sarea::back_handle" data-ref-filename="drm_i915_sarea..back_handle">back_handle</dfn>;</td></tr>
<tr><th id="90">90</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::back_offset" title='drm_i915_sarea::back_offset' data-ref="drm_i915_sarea::back_offset" data-ref-filename="drm_i915_sarea..back_offset">back_offset</dfn>;</td></tr>
<tr><th id="91">91</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::back_size" title='drm_i915_sarea::back_size' data-ref="drm_i915_sarea::back_size" data-ref-filename="drm_i915_sarea..back_size">back_size</dfn>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t" data-ref-filename="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="drm_i915_sarea::depth_handle" title='drm_i915_sarea::depth_handle' data-ref="drm_i915_sarea::depth_handle" data-ref-filename="drm_i915_sarea..depth_handle">depth_handle</dfn>;</td></tr>
<tr><th id="94">94</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::depth_offset" title='drm_i915_sarea::depth_offset' data-ref="drm_i915_sarea::depth_offset" data-ref-filename="drm_i915_sarea..depth_offset">depth_offset</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::depth_size" title='drm_i915_sarea::depth_size' data-ref="drm_i915_sarea::depth_size" data-ref-filename="drm_i915_sarea..depth_size">depth_size</dfn>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t" data-ref-filename="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="drm_i915_sarea::tex_handle" title='drm_i915_sarea::tex_handle' data-ref="drm_i915_sarea::tex_handle" data-ref-filename="drm_i915_sarea..tex_handle">tex_handle</dfn>;</td></tr>
<tr><th id="98">98</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::tex_offset" title='drm_i915_sarea::tex_offset' data-ref="drm_i915_sarea::tex_offset" data-ref-filename="drm_i915_sarea..tex_offset">tex_offset</dfn>;</td></tr>
<tr><th id="99">99</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::tex_size" title='drm_i915_sarea::tex_size' data-ref="drm_i915_sarea::tex_size" data-ref-filename="drm_i915_sarea..tex_size">tex_size</dfn>;</td></tr>
<tr><th id="100">100</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::log_tex_granularity" title='drm_i915_sarea::log_tex_granularity' data-ref="drm_i915_sarea::log_tex_granularity" data-ref-filename="drm_i915_sarea..log_tex_granularity">log_tex_granularity</dfn>;</td></tr>
<tr><th id="101">101</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pitch" title='drm_i915_sarea::pitch' data-ref="drm_i915_sarea::pitch" data-ref-filename="drm_i915_sarea..pitch">pitch</dfn>;</td></tr>
<tr><th id="102">102</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::rotation" title='drm_i915_sarea::rotation' data-ref="drm_i915_sarea::rotation" data-ref-filename="drm_i915_sarea..rotation">rotation</dfn>;           <i>/* 0, 90, 180 or 270 */</i></td></tr>
<tr><th id="103">103</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::rotated_offset" title='drm_i915_sarea::rotated_offset' data-ref="drm_i915_sarea::rotated_offset" data-ref-filename="drm_i915_sarea..rotated_offset">rotated_offset</dfn>;</td></tr>
<tr><th id="104">104</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::rotated_size" title='drm_i915_sarea::rotated_size' data-ref="drm_i915_sarea::rotated_size" data-ref-filename="drm_i915_sarea..rotated_size">rotated_size</dfn>;</td></tr>
<tr><th id="105">105</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::rotated_pitch" title='drm_i915_sarea::rotated_pitch' data-ref="drm_i915_sarea::rotated_pitch" data-ref-filename="drm_i915_sarea..rotated_pitch">rotated_pitch</dfn>;</td></tr>
<tr><th id="106">106</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::virtualX" title='drm_i915_sarea::virtualX' data-ref="drm_i915_sarea::virtualX" data-ref-filename="drm_i915_sarea..virtualX">virtualX</dfn>, <dfn class="decl field" id="drm_i915_sarea::virtualY" title='drm_i915_sarea::virtualY' data-ref="drm_i915_sarea::virtualY" data-ref-filename="drm_i915_sarea..virtualY">virtualY</dfn>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::front_tiled" title='drm_i915_sarea::front_tiled' data-ref="drm_i915_sarea::front_tiled" data-ref-filename="drm_i915_sarea..front_tiled">front_tiled</dfn>;</td></tr>
<tr><th id="109">109</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::back_tiled" title='drm_i915_sarea::back_tiled' data-ref="drm_i915_sarea::back_tiled" data-ref-filename="drm_i915_sarea..back_tiled">back_tiled</dfn>;</td></tr>
<tr><th id="110">110</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::depth_tiled" title='drm_i915_sarea::depth_tiled' data-ref="drm_i915_sarea::depth_tiled" data-ref-filename="drm_i915_sarea..depth_tiled">depth_tiled</dfn>;</td></tr>
<tr><th id="111">111</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::rotated_tiled" title='drm_i915_sarea::rotated_tiled' data-ref="drm_i915_sarea::rotated_tiled" data-ref-filename="drm_i915_sarea..rotated_tiled">rotated_tiled</dfn>;</td></tr>
<tr><th id="112">112</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::rotated2_tiled" title='drm_i915_sarea::rotated2_tiled' data-ref="drm_i915_sarea::rotated2_tiled" data-ref-filename="drm_i915_sarea..rotated2_tiled">rotated2_tiled</dfn>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>	<i>/* compat defines for the period of time when pipeA_* got renamed</i></td></tr>
<tr><th id="115">115</th><td><i>	 * to planeA_*.  They mean pipe, really.</i></td></tr>
<tr><th id="116">116</th><td><i>	 */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/planeA_x" data-ref="_M/planeA_x">planeA_x</dfn> pipeA_x</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/planeA_y" data-ref="_M/planeA_y">planeA_y</dfn> pipeA_y</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/planeA_w" data-ref="_M/planeA_w">planeA_w</dfn> pipeA_w</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/planeA_h" data-ref="_M/planeA_h">planeA_h</dfn> pipeA_h</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/planeB_x" data-ref="_M/planeB_x">planeB_x</dfn> pipeB_x</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/planeB_y" data-ref="_M/planeB_y">planeB_y</dfn> pipeB_y</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/planeB_w" data-ref="_M/planeB_w">planeB_w</dfn> pipeB_w</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/planeB_h" data-ref="_M/planeB_h">planeB_h</dfn> pipeB_h</u></td></tr>
<tr><th id="125">125</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeA_x" title='drm_i915_sarea::pipeA_x' data-ref="drm_i915_sarea::pipeA_x" data-ref-filename="drm_i915_sarea..pipeA_x">pipeA_x</dfn>;</td></tr>
<tr><th id="126">126</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeA_y" title='drm_i915_sarea::pipeA_y' data-ref="drm_i915_sarea::pipeA_y" data-ref-filename="drm_i915_sarea..pipeA_y">pipeA_y</dfn>;</td></tr>
<tr><th id="127">127</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeA_w" title='drm_i915_sarea::pipeA_w' data-ref="drm_i915_sarea::pipeA_w" data-ref-filename="drm_i915_sarea..pipeA_w">pipeA_w</dfn>;</td></tr>
<tr><th id="128">128</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeA_h" title='drm_i915_sarea::pipeA_h' data-ref="drm_i915_sarea::pipeA_h" data-ref-filename="drm_i915_sarea..pipeA_h">pipeA_h</dfn>;</td></tr>
<tr><th id="129">129</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeB_x" title='drm_i915_sarea::pipeB_x' data-ref="drm_i915_sarea::pipeB_x" data-ref-filename="drm_i915_sarea..pipeB_x">pipeB_x</dfn>;</td></tr>
<tr><th id="130">130</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeB_y" title='drm_i915_sarea::pipeB_y' data-ref="drm_i915_sarea::pipeB_y" data-ref-filename="drm_i915_sarea..pipeB_y">pipeB_y</dfn>;</td></tr>
<tr><th id="131">131</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeB_w" title='drm_i915_sarea::pipeB_w' data-ref="drm_i915_sarea::pipeB_w" data-ref-filename="drm_i915_sarea..pipeB_w">pipeB_w</dfn>;</td></tr>
<tr><th id="132">132</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::pipeB_h" title='drm_i915_sarea::pipeB_h' data-ref="drm_i915_sarea::pipeB_h" data-ref-filename="drm_i915_sarea..pipeB_h">pipeB_h</dfn>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>	<i>/* Triple buffering */</i></td></tr>
<tr><th id="135">135</th><td>	<a class="typedef" href="drm.h.html#drm_handle_t" title='drm_handle_t' data-type='unsigned int' data-ref="drm_handle_t" data-ref-filename="drm_handle_t">drm_handle_t</a> <dfn class="decl field" id="drm_i915_sarea::third_handle" title='drm_i915_sarea::third_handle' data-ref="drm_i915_sarea::third_handle" data-ref-filename="drm_i915_sarea..third_handle">third_handle</dfn>;</td></tr>
<tr><th id="136">136</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::third_offset" title='drm_i915_sarea::third_offset' data-ref="drm_i915_sarea::third_offset" data-ref-filename="drm_i915_sarea..third_offset">third_offset</dfn>;</td></tr>
<tr><th id="137">137</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_sarea::third_size" title='drm_i915_sarea::third_size' data-ref="drm_i915_sarea::third_size" data-ref-filename="drm_i915_sarea..third_size">third_size</dfn>;</td></tr>
<tr><th id="138">138</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::third_tiled" title='drm_i915_sarea::third_tiled' data-ref="drm_i915_sarea::third_tiled" data-ref-filename="drm_i915_sarea..third_tiled">third_tiled</dfn>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>	<i>/* buffer object handles for the static buffers.  May change</i></td></tr>
<tr><th id="141">141</th><td><i>	 * over the lifetime of the client, though it doesn't in our current</i></td></tr>
<tr><th id="142">142</th><td><i>	 * implementation.</i></td></tr>
<tr><th id="143">143</th><td><i>	 */</i></td></tr>
<tr><th id="144">144</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::front_bo_handle" title='drm_i915_sarea::front_bo_handle' data-ref="drm_i915_sarea::front_bo_handle" data-ref-filename="drm_i915_sarea..front_bo_handle">front_bo_handle</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::back_bo_handle" title='drm_i915_sarea::back_bo_handle' data-ref="drm_i915_sarea::back_bo_handle" data-ref-filename="drm_i915_sarea..back_bo_handle">back_bo_handle</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::third_bo_handle" title='drm_i915_sarea::third_bo_handle' data-ref="drm_i915_sarea::third_bo_handle" data-ref-filename="drm_i915_sarea..third_bo_handle">third_bo_handle</dfn>;</td></tr>
<tr><th id="147">147</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_sarea::depth_bo_handle" title='drm_i915_sarea::depth_bo_handle' data-ref="drm_i915_sarea::depth_bo_handle" data-ref-filename="drm_i915_sarea..depth_bo_handle">depth_bo_handle</dfn>;</td></tr>
<tr><th id="148">148</th><td>} <dfn class="typedef" id="drm_i915_sarea_t" title='drm_i915_sarea_t' data-type='struct drm_i915_sarea' data-ref="drm_i915_sarea_t" data-ref-filename="drm_i915_sarea_t">drm_i915_sarea_t</dfn>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* Driver specific fence types and classes.</i></td></tr>
<tr><th id="151">151</th><td><i> */</i></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* The only fence class we support */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FENCE_CLASS_ACCEL" data-ref="_M/DRM_I915_FENCE_CLASS_ACCEL">DRM_I915_FENCE_CLASS_ACCEL</dfn> 0</u></td></tr>
<tr><th id="155">155</th><td><i>/* Fence type that guarantees read-write flush */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FENCE_TYPE_RW" data-ref="_M/DRM_I915_FENCE_TYPE_RW">DRM_I915_FENCE_TYPE_RW</dfn> 2</u></td></tr>
<tr><th id="157">157</th><td><i>/* MI_FLUSH programmed just before the fence */</i></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FENCE_FLAG_FLUSHED" data-ref="_M/DRM_I915_FENCE_FLAG_FLUSHED">DRM_I915_FENCE_FLAG_FLUSHED</dfn> 0x01000000</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/* Flags for perf_boxes</i></td></tr>
<tr><th id="161">161</th><td><i> */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_RING_EMPTY" data-ref="_M/I915_BOX_RING_EMPTY">I915_BOX_RING_EMPTY</dfn>    0x1</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_FLIP" data-ref="_M/I915_BOX_FLIP">I915_BOX_FLIP</dfn>          0x2</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_WAIT" data-ref="_M/I915_BOX_WAIT">I915_BOX_WAIT</dfn>          0x4</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_TEXTURE_LOAD" data-ref="_M/I915_BOX_TEXTURE_LOAD">I915_BOX_TEXTURE_LOAD</dfn>  0x8</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/I915_BOX_LOST_CONTEXT" data-ref="_M/I915_BOX_LOST_CONTEXT">I915_BOX_LOST_CONTEXT</dfn>  0x10</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/* I915 specific ioctls</i></td></tr>
<tr><th id="169">169</th><td><i> * The device specific ioctl range is 0x40 to 0x79.</i></td></tr>
<tr><th id="170">170</th><td><i> */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_INIT" data-ref="_M/DRM_I915_INIT">DRM_I915_INIT</dfn>		0x00</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FLUSH" data-ref="_M/DRM_I915_FLUSH">DRM_I915_FLUSH</dfn>		0x01</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FLIP" data-ref="_M/DRM_I915_FLIP">DRM_I915_FLIP</dfn>		0x02</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_BATCHBUFFER" data-ref="_M/DRM_I915_BATCHBUFFER">DRM_I915_BATCHBUFFER</dfn>	0x03</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_IRQ_EMIT" data-ref="_M/DRM_I915_IRQ_EMIT">DRM_I915_IRQ_EMIT</dfn>	0x04</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_IRQ_WAIT" data-ref="_M/DRM_I915_IRQ_WAIT">DRM_I915_IRQ_WAIT</dfn>	0x05</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GETPARAM" data-ref="_M/DRM_I915_GETPARAM">DRM_I915_GETPARAM</dfn>	0x06</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_SETPARAM" data-ref="_M/DRM_I915_SETPARAM">DRM_I915_SETPARAM</dfn>	0x07</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_ALLOC" data-ref="_M/DRM_I915_ALLOC">DRM_I915_ALLOC</dfn>		0x08</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_FREE" data-ref="_M/DRM_I915_FREE">DRM_I915_FREE</dfn>		0x09</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_INIT_HEAP" data-ref="_M/DRM_I915_INIT_HEAP">DRM_I915_INIT_HEAP</dfn>	0x0a</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_CMDBUFFER" data-ref="_M/DRM_I915_CMDBUFFER">DRM_I915_CMDBUFFER</dfn>	0x0b</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_DESTROY_HEAP" data-ref="_M/DRM_I915_DESTROY_HEAP">DRM_I915_DESTROY_HEAP</dfn>	0x0c</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_SET_VBLANK_PIPE" data-ref="_M/DRM_I915_SET_VBLANK_PIPE">DRM_I915_SET_VBLANK_PIPE</dfn>	0x0d</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GET_VBLANK_PIPE" data-ref="_M/DRM_I915_GET_VBLANK_PIPE">DRM_I915_GET_VBLANK_PIPE</dfn>	0x0e</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_VBLANK_SWAP" data-ref="_M/DRM_I915_VBLANK_SWAP">DRM_I915_VBLANK_SWAP</dfn>	0x0f</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_MMIO" data-ref="_M/DRM_I915_MMIO">DRM_I915_MMIO</dfn>		0x10</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_HWS_ADDR" data-ref="_M/DRM_I915_HWS_ADDR">DRM_I915_HWS_ADDR</dfn>	0x11</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_EXECBUFFER" data-ref="_M/DRM_I915_EXECBUFFER">DRM_I915_EXECBUFFER</dfn>	0x12</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_INIT" data-ref="_M/DRM_I915_GEM_INIT">DRM_I915_GEM_INIT</dfn>	0x13</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_EXECBUFFER" data-ref="_M/DRM_I915_GEM_EXECBUFFER">DRM_I915_GEM_EXECBUFFER</dfn>	0x14</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_PIN" data-ref="_M/DRM_I915_GEM_PIN">DRM_I915_GEM_PIN</dfn>	0x15</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_UNPIN" data-ref="_M/DRM_I915_GEM_UNPIN">DRM_I915_GEM_UNPIN</dfn>	0x16</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_BUSY" data-ref="_M/DRM_I915_GEM_BUSY">DRM_I915_GEM_BUSY</dfn>	0x17</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_THROTTLE" data-ref="_M/DRM_I915_GEM_THROTTLE">DRM_I915_GEM_THROTTLE</dfn>	0x18</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_ENTERVT" data-ref="_M/DRM_I915_GEM_ENTERVT">DRM_I915_GEM_ENTERVT</dfn>	0x19</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_LEAVEVT" data-ref="_M/DRM_I915_GEM_LEAVEVT">DRM_I915_GEM_LEAVEVT</dfn>	0x1a</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_CREATE" data-ref="_M/DRM_I915_GEM_CREATE">DRM_I915_GEM_CREATE</dfn>	0x1b</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_PREAD" data-ref="_M/DRM_I915_GEM_PREAD">DRM_I915_GEM_PREAD</dfn>	0x1c</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_PWRITE" data-ref="_M/DRM_I915_GEM_PWRITE">DRM_I915_GEM_PWRITE</dfn>	0x1d</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_MMAP" data-ref="_M/DRM_I915_GEM_MMAP">DRM_I915_GEM_MMAP</dfn>	0x1e</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SET_DOMAIN" data-ref="_M/DRM_I915_GEM_SET_DOMAIN">DRM_I915_GEM_SET_DOMAIN</dfn>	0x1f</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SW_FINISH" data-ref="_M/DRM_I915_GEM_SW_FINISH">DRM_I915_GEM_SW_FINISH</dfn>	0x20</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_SET_TILING" data-ref="_M/DRM_I915_GEM_SET_TILING">DRM_I915_GEM_SET_TILING</dfn>	0x21</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_GET_TILING" data-ref="_M/DRM_I915_GEM_GET_TILING">DRM_I915_GEM_GET_TILING</dfn>	0x22</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_GET_APERTURE" data-ref="_M/DRM_I915_GEM_GET_APERTURE">DRM_I915_GEM_GET_APERTURE</dfn> 0x23</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GEM_MMAP_GTT" data-ref="_M/DRM_I915_GEM_MMAP_GTT">DRM_I915_GEM_MMAP_GTT</dfn>	0x24</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/DRM_I915_GET_PIPE_FROM_CRTC_ID" data-ref="_M/DRM_I915_GET_PIPE_FROM_CRTC_ID">DRM_I915_GET_PIPE_FROM_CRTC_ID</dfn>	0x25</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_INIT" data-ref="_M/DRM_IOCTL_I915_INIT">DRM_IOCTL_I915_INIT</dfn>		DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_FLUSH" data-ref="_M/DRM_IOCTL_I915_FLUSH">DRM_IOCTL_I915_FLUSH</dfn>		DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_FLIP" data-ref="_M/DRM_IOCTL_I915_FLIP">DRM_IOCTL_I915_FLIP</dfn>		DRM_IOW( DRM_COMMAND_BASE + DRM_I915_FLIP, drm_i915_flip_t)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_BATCHBUFFER" data-ref="_M/DRM_IOCTL_I915_BATCHBUFFER">DRM_IOCTL_I915_BATCHBUFFER</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_BATCHBUFFER, drm_i915_batchbuffer_t)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_IRQ_EMIT" data-ref="_M/DRM_IOCTL_I915_IRQ_EMIT">DRM_IOCTL_I915_IRQ_EMIT</dfn>         DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_IRQ_EMIT, drm_i915_irq_emit_t)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_IRQ_WAIT" data-ref="_M/DRM_IOCTL_I915_IRQ_WAIT">DRM_IOCTL_I915_IRQ_WAIT</dfn>         DRM_IOW( DRM_COMMAND_BASE + DRM_I915_IRQ_WAIT, drm_i915_irq_wait_t)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GETPARAM" data-ref="_M/DRM_IOCTL_I915_GETPARAM">DRM_IOCTL_I915_GETPARAM</dfn>         DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GETPARAM, drm_i915_getparam_t)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_SETPARAM" data-ref="_M/DRM_IOCTL_I915_SETPARAM">DRM_IOCTL_I915_SETPARAM</dfn>         DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SETPARAM, drm_i915_setparam_t)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_ALLOC" data-ref="_M/DRM_IOCTL_I915_ALLOC">DRM_IOCTL_I915_ALLOC</dfn>            DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_ALLOC, drm_i915_mem_alloc_t)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_FREE" data-ref="_M/DRM_IOCTL_I915_FREE">DRM_IOCTL_I915_FREE</dfn>             DRM_IOW( DRM_COMMAND_BASE + DRM_I915_FREE, drm_i915_mem_free_t)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_INIT_HEAP" data-ref="_M/DRM_IOCTL_I915_INIT_HEAP">DRM_IOCTL_I915_INIT_HEAP</dfn>        DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT_HEAP, drm_i915_mem_init_heap_t)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_CMDBUFFER" data-ref="_M/DRM_IOCTL_I915_CMDBUFFER">DRM_IOCTL_I915_CMDBUFFER</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_CMDBUFFER, drm_i915_cmdbuffer_t)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_DESTROY_HEAP" data-ref="_M/DRM_IOCTL_I915_DESTROY_HEAP">DRM_IOCTL_I915_DESTROY_HEAP</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_DESTROY_HEAP, drm_i915_mem_destroy_heap_t)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_SET_VBLANK_PIPE" data-ref="_M/DRM_IOCTL_I915_SET_VBLANK_PIPE">DRM_IOCTL_I915_SET_VBLANK_PIPE</dfn>	DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SET_VBLANK_PIPE, drm_i915_vblank_pipe_t)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GET_VBLANK_PIPE" data-ref="_M/DRM_IOCTL_I915_GET_VBLANK_PIPE">DRM_IOCTL_I915_GET_VBLANK_PIPE</dfn>	DRM_IOR( DRM_COMMAND_BASE + DRM_I915_GET_VBLANK_PIPE, drm_i915_vblank_pipe_t)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_VBLANK_SWAP" data-ref="_M/DRM_IOCTL_I915_VBLANK_SWAP">DRM_IOCTL_I915_VBLANK_SWAP</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_VBLANK_SWAP, drm_i915_vblank_swap_t)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_MMIO" data-ref="_M/DRM_IOCTL_I915_MMIO">DRM_IOCTL_I915_MMIO</dfn>             DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_MMIO, drm_i915_mmio)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_EXECBUFFER" data-ref="_M/DRM_IOCTL_I915_EXECBUFFER">DRM_IOCTL_I915_EXECBUFFER</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_EXECBUFFER, struct drm_i915_execbuffer)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_INIT" data-ref="_M/DRM_IOCTL_I915_GEM_INIT">DRM_IOCTL_I915_GEM_INIT</dfn>		DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_INIT, struct drm_i915_gem_init)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_EXECBUFFER" data-ref="_M/DRM_IOCTL_I915_GEM_EXECBUFFER">DRM_IOCTL_I915_GEM_EXECBUFFER</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER, struct drm_i915_gem_execbuffer)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_PIN" data-ref="_M/DRM_IOCTL_I915_GEM_PIN">DRM_IOCTL_I915_GEM_PIN</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_PIN, struct drm_i915_gem_pin)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_UNPIN" data-ref="_M/DRM_IOCTL_I915_GEM_UNPIN">DRM_IOCTL_I915_GEM_UNPIN</dfn>	DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_UNPIN, struct drm_i915_gem_unpin)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_BUSY" data-ref="_M/DRM_IOCTL_I915_GEM_BUSY">DRM_IOCTL_I915_GEM_BUSY</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_BUSY, struct drm_i915_gem_busy)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_THROTTLE" data-ref="_M/DRM_IOCTL_I915_GEM_THROTTLE">DRM_IOCTL_I915_GEM_THROTTLE</dfn>	DRM_IO ( DRM_COMMAND_BASE + DRM_I915_GEM_THROTTLE)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_ENTERVT" data-ref="_M/DRM_IOCTL_I915_GEM_ENTERVT">DRM_IOCTL_I915_GEM_ENTERVT</dfn>	DRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_ENTERVT)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_LEAVEVT" data-ref="_M/DRM_IOCTL_I915_GEM_LEAVEVT">DRM_IOCTL_I915_GEM_LEAVEVT</dfn>	DRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_LEAVEVT)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_CREATE" data-ref="_M/DRM_IOCTL_I915_GEM_CREATE">DRM_IOCTL_I915_GEM_CREATE</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE, struct drm_i915_gem_create)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_PREAD" data-ref="_M/DRM_IOCTL_I915_GEM_PREAD">DRM_IOCTL_I915_GEM_PREAD</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PREAD, struct drm_i915_gem_pread)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_PWRITE" data-ref="_M/DRM_IOCTL_I915_GEM_PWRITE">DRM_IOCTL_I915_GEM_PWRITE</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PWRITE, struct drm_i915_gem_pwrite)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_MMAP" data-ref="_M/DRM_IOCTL_I915_GEM_MMAP">DRM_IOCTL_I915_GEM_MMAP</dfn>		DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP, struct drm_i915_gem_mmap)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_MMAP_GTT" data-ref="_M/DRM_IOCTL_I915_GEM_MMAP_GTT">DRM_IOCTL_I915_GEM_MMAP_GTT</dfn>	DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP_GTT, struct drm_i915_gem_mmap_gtt)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SET_DOMAIN" data-ref="_M/DRM_IOCTL_I915_GEM_SET_DOMAIN">DRM_IOCTL_I915_GEM_SET_DOMAIN</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SET_DOMAIN, struct drm_i915_gem_set_domain)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SW_FINISH" data-ref="_M/DRM_IOCTL_I915_GEM_SW_FINISH">DRM_IOCTL_I915_GEM_SW_FINISH</dfn>	DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SW_FINISH, struct drm_i915_gem_sw_finish)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_SET_TILING" data-ref="_M/DRM_IOCTL_I915_GEM_SET_TILING">DRM_IOCTL_I915_GEM_SET_TILING</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_SET_TILING, struct drm_i915_gem_set_tiling)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_GET_TILING" data-ref="_M/DRM_IOCTL_I915_GEM_GET_TILING">DRM_IOCTL_I915_GEM_GET_TILING</dfn>	DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_GET_TILING, struct drm_i915_gem_get_tiling)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GEM_GET_APERTURE" data-ref="_M/DRM_IOCTL_I915_GEM_GET_APERTURE">DRM_IOCTL_I915_GEM_GET_APERTURE</dfn>	DRM_IOR  (DRM_COMMAND_BASE + DRM_I915_GEM_GET_APERTURE, struct drm_i915_gem_get_aperture)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID" data-ref="_M/DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID">DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID</dfn> DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_PIPE_FROM_CRTC_ID, struct drm_i915_get_pipe_from_crtc_id)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* Asynchronous page flipping:</i></td></tr>
<tr><th id="249">249</th><td><i> */</i></td></tr>
<tr><th id="250">250</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_flip" title='drm_i915_flip' data-ref="drm_i915_flip" data-ref-filename="drm_i915_flip"><a class="type" href="#drm_i915_flip" title='drm_i915_flip' data-ref="drm_i915_flip" data-ref-filename="drm_i915_flip">drm_i915_flip</a></dfn> {</td></tr>
<tr><th id="251">251</th><td>	<i>/*</i></td></tr>
<tr><th id="252">252</th><td><i>	 * This is really talking about planes, and we could rename it</i></td></tr>
<tr><th id="253">253</th><td><i>	 * except for the fact that some of the duplicated i915_drm.h files</i></td></tr>
<tr><th id="254">254</th><td><i>	 * out there check for HAVE_I915_FLIP and so might pick up this</i></td></tr>
<tr><th id="255">255</th><td><i>	 * version.</i></td></tr>
<tr><th id="256">256</th><td><i>	 */</i></td></tr>
<tr><th id="257">257</th><td>	<i>/* XXXMRG: make this unsigned? */</i></td></tr>
<tr><th id="258">258</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_flip::pipes" title='drm_i915_flip::pipes' data-ref="drm_i915_flip::pipes" data-ref-filename="drm_i915_flip..pipes">pipes</dfn>;</td></tr>
<tr><th id="259">259</th><td>} <dfn class="typedef" id="drm_i915_flip_t" title='drm_i915_flip_t' data-type='struct drm_i915_flip' data-ref="drm_i915_flip_t" data-ref-filename="drm_i915_flip_t">drm_i915_flip_t</dfn>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/* Allow drivers to submit batchbuffers directly to hardware, relying</i></td></tr>
<tr><th id="262">262</th><td><i> * on the security mechanisms provided by hardware.</i></td></tr>
<tr><th id="263">263</th><td><i> */</i></td></tr>
<tr><th id="264">264</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_batchbuffer" title='drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer" data-ref-filename="drm_i915_batchbuffer"><a class="type" href="#drm_i915_batchbuffer" title='drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer" data-ref-filename="drm_i915_batchbuffer">drm_i915_batchbuffer</a></dfn> {</td></tr>
<tr><th id="265">265</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::start" title='drm_i915_batchbuffer::start' data-ref="drm_i915_batchbuffer::start" data-ref-filename="drm_i915_batchbuffer..start">start</dfn>;		<i>/* agp offset */</i></td></tr>
<tr><th id="266">266</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::used" title='drm_i915_batchbuffer::used' data-ref="drm_i915_batchbuffer::used" data-ref-filename="drm_i915_batchbuffer..used">used</dfn>;		<i>/* nr bytes in use */</i></td></tr>
<tr><th id="267">267</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::DR1" title='drm_i915_batchbuffer::DR1' data-ref="drm_i915_batchbuffer::DR1" data-ref-filename="drm_i915_batchbuffer..DR1">DR1</dfn>;		<i>/* hw flags for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="268">268</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::DR4" title='drm_i915_batchbuffer::DR4' data-ref="drm_i915_batchbuffer::DR4" data-ref-filename="drm_i915_batchbuffer..DR4">DR4</dfn>;		<i>/* window origin for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="269">269</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_batchbuffer::num_cliprects" title='drm_i915_batchbuffer::num_cliprects' data-ref="drm_i915_batchbuffer::num_cliprects" data-ref-filename="drm_i915_batchbuffer..num_cliprects">num_cliprects</dfn>;	<i>/* mulitpass with multiple cliprects? */</i></td></tr>
<tr><th id="270">270</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect" data-ref-filename="drm_clip_rect">drm_clip_rect</a> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_batchbuffer::cliprects" title='drm_i915_batchbuffer::cliprects' data-ref="drm_i915_batchbuffer::cliprects" data-ref-filename="drm_i915_batchbuffer..cliprects">cliprects</dfn>;	<i>/* pointer to userspace cliprects */</i></td></tr>
<tr><th id="271">271</th><td>} <dfn class="typedef" id="drm_i915_batchbuffer_t" title='drm_i915_batchbuffer_t' data-type='struct drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer_t" data-ref-filename="drm_i915_batchbuffer_t">drm_i915_batchbuffer_t</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* As above, but pass a pointer to userspace buffer which can be</i></td></tr>
<tr><th id="274">274</th><td><i> * validated by the kernel prior to sending to hardware.</i></td></tr>
<tr><th id="275">275</th><td><i> */</i></td></tr>
<tr><th id="276">276</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="_drm_i915_cmdbuffer" title='_drm_i915_cmdbuffer' data-ref="_drm_i915_cmdbuffer" data-ref-filename="_drm_i915_cmdbuffer"><a class="type" href="#_drm_i915_cmdbuffer" title='_drm_i915_cmdbuffer' data-ref="_drm_i915_cmdbuffer" data-ref-filename="_drm_i915_cmdbuffer">_drm_i915_cmdbuffer</a></dfn> {</td></tr>
<tr><th id="277">277</th><td>	<em>char</em> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="_drm_i915_cmdbuffer::buf" title='_drm_i915_cmdbuffer::buf' data-ref="_drm_i915_cmdbuffer::buf" data-ref-filename="_drm_i915_cmdbuffer..buf">buf</dfn>;	<i>/* pointer to userspace command buffer */</i></td></tr>
<tr><th id="278">278</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::sz" title='_drm_i915_cmdbuffer::sz' data-ref="_drm_i915_cmdbuffer::sz" data-ref-filename="_drm_i915_cmdbuffer..sz">sz</dfn>;			<i>/* nr bytes in buf */</i></td></tr>
<tr><th id="279">279</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::DR1" title='_drm_i915_cmdbuffer::DR1' data-ref="_drm_i915_cmdbuffer::DR1" data-ref-filename="_drm_i915_cmdbuffer..DR1">DR1</dfn>;		<i>/* hw flags for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="280">280</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::DR4" title='_drm_i915_cmdbuffer::DR4' data-ref="_drm_i915_cmdbuffer::DR4" data-ref-filename="_drm_i915_cmdbuffer..DR4">DR4</dfn>;		<i>/* window origin for GFX_OP_DRAWRECT_INFO */</i></td></tr>
<tr><th id="281">281</th><td>	<em>int</em> <dfn class="decl field" id="_drm_i915_cmdbuffer::num_cliprects" title='_drm_i915_cmdbuffer::num_cliprects' data-ref="_drm_i915_cmdbuffer::num_cliprects" data-ref-filename="_drm_i915_cmdbuffer..num_cliprects">num_cliprects</dfn>;	<i>/* mulitpass with multiple cliprects? */</i></td></tr>
<tr><th id="282">282</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_clip_rect" title='drm_clip_rect' data-ref="drm_clip_rect" data-ref-filename="drm_clip_rect">drm_clip_rect</a> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="_drm_i915_cmdbuffer::cliprects" title='_drm_i915_cmdbuffer::cliprects' data-ref="_drm_i915_cmdbuffer::cliprects" data-ref-filename="_drm_i915_cmdbuffer..cliprects">cliprects</dfn>;	<i>/* pointer to userspace cliprects */</i></td></tr>
<tr><th id="283">283</th><td>} <dfn class="typedef" id="drm_i915_cmdbuffer_t" title='drm_i915_cmdbuffer_t' data-type='struct _drm_i915_cmdbuffer' data-ref="drm_i915_cmdbuffer_t" data-ref-filename="drm_i915_cmdbuffer_t">drm_i915_cmdbuffer_t</dfn>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* Userspace can request &amp; wait on irq's:</i></td></tr>
<tr><th id="286">286</th><td><i> */</i></td></tr>
<tr><th id="287">287</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_irq_emit" title='drm_i915_irq_emit' data-ref="drm_i915_irq_emit" data-ref-filename="drm_i915_irq_emit"><a class="type" href="#drm_i915_irq_emit" title='drm_i915_irq_emit' data-ref="drm_i915_irq_emit" data-ref-filename="drm_i915_irq_emit">drm_i915_irq_emit</a></dfn> {</td></tr>
<tr><th id="288">288</th><td>	<em>int</em> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_irq_emit::irq_seq" title='drm_i915_irq_emit::irq_seq' data-ref="drm_i915_irq_emit::irq_seq" data-ref-filename="drm_i915_irq_emit..irq_seq">irq_seq</dfn>;</td></tr>
<tr><th id="289">289</th><td>} <dfn class="typedef" id="drm_i915_irq_emit_t" title='drm_i915_irq_emit_t' data-type='struct drm_i915_irq_emit' data-ref="drm_i915_irq_emit_t" data-ref-filename="drm_i915_irq_emit_t">drm_i915_irq_emit_t</dfn>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_irq_wait" title='drm_i915_irq_wait' data-ref="drm_i915_irq_wait" data-ref-filename="drm_i915_irq_wait"><a class="type" href="#drm_i915_irq_wait" title='drm_i915_irq_wait' data-ref="drm_i915_irq_wait" data-ref-filename="drm_i915_irq_wait">drm_i915_irq_wait</a></dfn> {</td></tr>
<tr><th id="292">292</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_irq_wait::irq_seq" title='drm_i915_irq_wait::irq_seq' data-ref="drm_i915_irq_wait::irq_seq" data-ref-filename="drm_i915_irq_wait..irq_seq">irq_seq</dfn>;</td></tr>
<tr><th id="293">293</th><td>} <dfn class="typedef" id="drm_i915_irq_wait_t" title='drm_i915_irq_wait_t' data-type='struct drm_i915_irq_wait' data-ref="drm_i915_irq_wait_t" data-ref-filename="drm_i915_irq_wait_t">drm_i915_irq_wait_t</dfn>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><i>/* Ioctl to query kernel params:</i></td></tr>
<tr><th id="296">296</th><td><i> */</i></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_IRQ_ACTIVE" data-ref="_M/I915_PARAM_IRQ_ACTIVE">I915_PARAM_IRQ_ACTIVE</dfn>            1</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_ALLOW_BATCHBUFFER" data-ref="_M/I915_PARAM_ALLOW_BATCHBUFFER">I915_PARAM_ALLOW_BATCHBUFFER</dfn>     2</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_LAST_DISPATCH" data-ref="_M/I915_PARAM_LAST_DISPATCH">I915_PARAM_LAST_DISPATCH</dfn>         3</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_CHIPSET_ID" data-ref="_M/I915_PARAM_CHIPSET_ID">I915_PARAM_CHIPSET_ID</dfn>            4</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_HAS_GEM" data-ref="_M/I915_PARAM_HAS_GEM">I915_PARAM_HAS_GEM</dfn>               5</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/I915_PARAM_NUM_FENCES_AVAIL" data-ref="_M/I915_PARAM_NUM_FENCES_AVAIL">I915_PARAM_NUM_FENCES_AVAIL</dfn>      6</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_getparam" title='drm_i915_getparam' data-ref="drm_i915_getparam" data-ref-filename="drm_i915_getparam"><a class="type" href="#drm_i915_getparam" title='drm_i915_getparam' data-ref="drm_i915_getparam" data-ref-filename="drm_i915_getparam">drm_i915_getparam</a></dfn> {</td></tr>
<tr><th id="305">305</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_getparam::param" title='drm_i915_getparam::param' data-ref="drm_i915_getparam::param" data-ref-filename="drm_i915_getparam..param">param</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<em>int</em> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_getparam::value" title='drm_i915_getparam::value' data-ref="drm_i915_getparam::value" data-ref-filename="drm_i915_getparam..value">value</dfn>;</td></tr>
<tr><th id="307">307</th><td>} <dfn class="typedef" id="drm_i915_getparam_t" title='drm_i915_getparam_t' data-type='struct drm_i915_getparam' data-ref="drm_i915_getparam_t" data-ref-filename="drm_i915_getparam_t">drm_i915_getparam_t</dfn>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i>/* Ioctl to set kernel params:</i></td></tr>
<tr><th id="310">310</th><td><i> */</i></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_USE_MI_BATCHBUFFER_START" data-ref="_M/I915_SETPARAM_USE_MI_BATCHBUFFER_START">I915_SETPARAM_USE_MI_BATCHBUFFER_START</dfn>            1</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_TEX_LRU_LOG_GRANULARITY" data-ref="_M/I915_SETPARAM_TEX_LRU_LOG_GRANULARITY">I915_SETPARAM_TEX_LRU_LOG_GRANULARITY</dfn>             2</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_ALLOW_BATCHBUFFER" data-ref="_M/I915_SETPARAM_ALLOW_BATCHBUFFER">I915_SETPARAM_ALLOW_BATCHBUFFER</dfn>                   3</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/I915_SETPARAM_NUM_USED_FENCES" data-ref="_M/I915_SETPARAM_NUM_USED_FENCES">I915_SETPARAM_NUM_USED_FENCES</dfn>                     4</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_setparam" title='drm_i915_setparam' data-ref="drm_i915_setparam" data-ref-filename="drm_i915_setparam"><a class="type" href="#drm_i915_setparam" title='drm_i915_setparam' data-ref="drm_i915_setparam" data-ref-filename="drm_i915_setparam">drm_i915_setparam</a></dfn> {</td></tr>
<tr><th id="317">317</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_setparam::param" title='drm_i915_setparam::param' data-ref="drm_i915_setparam::param" data-ref-filename="drm_i915_setparam..param">param</dfn>;</td></tr>
<tr><th id="318">318</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_setparam::value" title='drm_i915_setparam::value' data-ref="drm_i915_setparam::value" data-ref-filename="drm_i915_setparam..value">value</dfn>;</td></tr>
<tr><th id="319">319</th><td>} <dfn class="typedef" id="drm_i915_setparam_t" title='drm_i915_setparam_t' data-type='struct drm_i915_setparam' data-ref="drm_i915_setparam_t" data-ref-filename="drm_i915_setparam_t">drm_i915_setparam_t</dfn>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* A memory manager for regions of shared memory:</i></td></tr>
<tr><th id="322">322</th><td><i> */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/I915_MEM_REGION_AGP" data-ref="_M/I915_MEM_REGION_AGP">I915_MEM_REGION_AGP</dfn> 1</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_alloc" title='drm_i915_mem_alloc' data-ref="drm_i915_mem_alloc" data-ref-filename="drm_i915_mem_alloc"><a class="type" href="#drm_i915_mem_alloc" title='drm_i915_mem_alloc' data-ref="drm_i915_mem_alloc" data-ref-filename="drm_i915_mem_alloc">drm_i915_mem_alloc</a></dfn> {</td></tr>
<tr><th id="326">326</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_alloc::region" title='drm_i915_mem_alloc::region' data-ref="drm_i915_mem_alloc::region" data-ref-filename="drm_i915_mem_alloc..region">region</dfn>;</td></tr>
<tr><th id="327">327</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_alloc::alignment" title='drm_i915_mem_alloc::alignment' data-ref="drm_i915_mem_alloc::alignment" data-ref-filename="drm_i915_mem_alloc..alignment">alignment</dfn>;</td></tr>
<tr><th id="328">328</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_alloc::size" title='drm_i915_mem_alloc::size' data-ref="drm_i915_mem_alloc::size" data-ref-filename="drm_i915_mem_alloc..size">size</dfn>;</td></tr>
<tr><th id="329">329</th><td>	<em>int</em> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_mem_alloc::region_offset" title='drm_i915_mem_alloc::region_offset' data-ref="drm_i915_mem_alloc::region_offset" data-ref-filename="drm_i915_mem_alloc..region_offset">region_offset</dfn>;	<i>/* offset from start of fb or agp */</i></td></tr>
<tr><th id="330">330</th><td>} <dfn class="typedef" id="drm_i915_mem_alloc_t" title='drm_i915_mem_alloc_t' data-type='struct drm_i915_mem_alloc' data-ref="drm_i915_mem_alloc_t" data-ref-filename="drm_i915_mem_alloc_t">drm_i915_mem_alloc_t</dfn>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_free" title='drm_i915_mem_free' data-ref="drm_i915_mem_free" data-ref-filename="drm_i915_mem_free"><a class="type" href="#drm_i915_mem_free" title='drm_i915_mem_free' data-ref="drm_i915_mem_free" data-ref-filename="drm_i915_mem_free">drm_i915_mem_free</a></dfn> {</td></tr>
<tr><th id="333">333</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_free::region" title='drm_i915_mem_free::region' data-ref="drm_i915_mem_free::region" data-ref-filename="drm_i915_mem_free..region">region</dfn>;</td></tr>
<tr><th id="334">334</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_free::region_offset" title='drm_i915_mem_free::region_offset' data-ref="drm_i915_mem_free::region_offset" data-ref-filename="drm_i915_mem_free..region_offset">region_offset</dfn>;</td></tr>
<tr><th id="335">335</th><td>} <dfn class="typedef" id="drm_i915_mem_free_t" title='drm_i915_mem_free_t' data-type='struct drm_i915_mem_free' data-ref="drm_i915_mem_free_t" data-ref-filename="drm_i915_mem_free_t">drm_i915_mem_free_t</dfn>;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_init_heap" title='drm_i915_mem_init_heap' data-ref="drm_i915_mem_init_heap" data-ref-filename="drm_i915_mem_init_heap"><a class="type" href="#drm_i915_mem_init_heap" title='drm_i915_mem_init_heap' data-ref="drm_i915_mem_init_heap" data-ref-filename="drm_i915_mem_init_heap">drm_i915_mem_init_heap</a></dfn> {</td></tr>
<tr><th id="338">338</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_init_heap::region" title='drm_i915_mem_init_heap::region' data-ref="drm_i915_mem_init_heap::region" data-ref-filename="drm_i915_mem_init_heap..region">region</dfn>;</td></tr>
<tr><th id="339">339</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_init_heap::size" title='drm_i915_mem_init_heap::size' data-ref="drm_i915_mem_init_heap::size" data-ref-filename="drm_i915_mem_init_heap..size">size</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_init_heap::start" title='drm_i915_mem_init_heap::start' data-ref="drm_i915_mem_init_heap::start" data-ref-filename="drm_i915_mem_init_heap..start">start</dfn>;</td></tr>
<tr><th id="341">341</th><td>} <dfn class="typedef" id="drm_i915_mem_init_heap_t" title='drm_i915_mem_init_heap_t' data-type='struct drm_i915_mem_init_heap' data-ref="drm_i915_mem_init_heap_t" data-ref-filename="drm_i915_mem_init_heap_t">drm_i915_mem_init_heap_t</dfn>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Allow memory manager to be torn down and re-initialized (eg on</i></td></tr>
<tr><th id="344">344</th><td><i> * rotate):</i></td></tr>
<tr><th id="345">345</th><td><i> */</i></td></tr>
<tr><th id="346">346</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mem_destroy_heap" title='drm_i915_mem_destroy_heap' data-ref="drm_i915_mem_destroy_heap" data-ref-filename="drm_i915_mem_destroy_heap"><a class="type" href="#drm_i915_mem_destroy_heap" title='drm_i915_mem_destroy_heap' data-ref="drm_i915_mem_destroy_heap" data-ref-filename="drm_i915_mem_destroy_heap">drm_i915_mem_destroy_heap</a></dfn> {</td></tr>
<tr><th id="347">347</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_mem_destroy_heap::region" title='drm_i915_mem_destroy_heap::region' data-ref="drm_i915_mem_destroy_heap::region" data-ref-filename="drm_i915_mem_destroy_heap..region">region</dfn>;</td></tr>
<tr><th id="348">348</th><td>} <dfn class="typedef" id="drm_i915_mem_destroy_heap_t" title='drm_i915_mem_destroy_heap_t' data-type='struct drm_i915_mem_destroy_heap' data-ref="drm_i915_mem_destroy_heap_t" data-ref-filename="drm_i915_mem_destroy_heap_t">drm_i915_mem_destroy_heap_t</dfn>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/* Allow X server to configure which pipes to monitor for vblank signals</i></td></tr>
<tr><th id="351">351</th><td><i> */</i></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/DRM_I915_VBLANK_PIPE_A" data-ref="_M/DRM_I915_VBLANK_PIPE_A">DRM_I915_VBLANK_PIPE_A</dfn>	1</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/DRM_I915_VBLANK_PIPE_B" data-ref="_M/DRM_I915_VBLANK_PIPE_B">DRM_I915_VBLANK_PIPE_B</dfn>	2</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_vblank_pipe" title='drm_i915_vblank_pipe' data-ref="drm_i915_vblank_pipe" data-ref-filename="drm_i915_vblank_pipe"><a class="type" href="#drm_i915_vblank_pipe" title='drm_i915_vblank_pipe' data-ref="drm_i915_vblank_pipe" data-ref-filename="drm_i915_vblank_pipe">drm_i915_vblank_pipe</a></dfn> {</td></tr>
<tr><th id="356">356</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_vblank_pipe::pipe" title='drm_i915_vblank_pipe::pipe' data-ref="drm_i915_vblank_pipe::pipe" data-ref-filename="drm_i915_vblank_pipe..pipe">pipe</dfn>;</td></tr>
<tr><th id="357">357</th><td>} <dfn class="typedef" id="drm_i915_vblank_pipe_t" title='drm_i915_vblank_pipe_t' data-type='struct drm_i915_vblank_pipe' data-ref="drm_i915_vblank_pipe_t" data-ref-filename="drm_i915_vblank_pipe_t">drm_i915_vblank_pipe_t</dfn>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>/* Schedule buffer swap at given vertical blank:</i></td></tr>
<tr><th id="360">360</th><td><i> */</i></td></tr>
<tr><th id="361">361</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_vblank_swap" title='drm_i915_vblank_swap' data-ref="drm_i915_vblank_swap" data-ref-filename="drm_i915_vblank_swap"><a class="type" href="#drm_i915_vblank_swap" title='drm_i915_vblank_swap' data-ref="drm_i915_vblank_swap" data-ref-filename="drm_i915_vblank_swap">drm_i915_vblank_swap</a></dfn> {</td></tr>
<tr><th id="362">362</th><td>	<a class="typedef" href="drm.h.html#drm_drawable_t" title='drm_drawable_t' data-type='unsigned int' data-ref="drm_drawable_t" data-ref-filename="drm_drawable_t">drm_drawable_t</a> <dfn class="decl field" id="drm_i915_vblank_swap::drawable" title='drm_i915_vblank_swap::drawable' data-ref="drm_i915_vblank_swap::drawable" data-ref-filename="drm_i915_vblank_swap..drawable">drawable</dfn>;</td></tr>
<tr><th id="363">363</th><td>	<b>enum</b> <a class="type" href="drm.h.html#drm_vblank_seq_type" title='drm_vblank_seq_type' data-ref="drm_vblank_seq_type" data-ref-filename="drm_vblank_seq_type">drm_vblank_seq_type</a> <dfn class="decl field" id="drm_i915_vblank_swap::seqtype" title='drm_i915_vblank_swap::seqtype' data-ref="drm_i915_vblank_swap::seqtype" data-ref-filename="drm_i915_vblank_swap..seqtype">seqtype</dfn>;</td></tr>
<tr><th id="364">364</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_vblank_swap::sequence" title='drm_i915_vblank_swap::sequence' data-ref="drm_i915_vblank_swap::sequence" data-ref-filename="drm_i915_vblank_swap..sequence">sequence</dfn>;</td></tr>
<tr><th id="365">365</th><td>} <dfn class="typedef" id="drm_i915_vblank_swap_t" title='drm_i915_vblank_swap_t' data-type='struct drm_i915_vblank_swap' data-ref="drm_i915_vblank_swap_t" data-ref-filename="drm_i915_vblank_swap_t">drm_i915_vblank_swap_t</dfn>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/I915_MMIO_READ" data-ref="_M/I915_MMIO_READ">I915_MMIO_READ</dfn>	0</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/I915_MMIO_WRITE" data-ref="_M/I915_MMIO_WRITE">I915_MMIO_WRITE</dfn> 1</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/I915_MMIO_MAY_READ" data-ref="_M/I915_MMIO_MAY_READ">I915_MMIO_MAY_READ</dfn>	0x1</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/I915_MMIO_MAY_WRITE" data-ref="_M/I915_MMIO_MAY_WRITE">I915_MMIO_MAY_WRITE</dfn>	0x2</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_IA_PRIMATIVES_COUNT" data-ref="_M/MMIO_REGS_IA_PRIMATIVES_COUNT">MMIO_REGS_IA_PRIMATIVES_COUNT</dfn>		0</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_IA_VERTICES_COUNT" data-ref="_M/MMIO_REGS_IA_VERTICES_COUNT">MMIO_REGS_IA_VERTICES_COUNT</dfn>		1</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_VS_INVOCATION_COUNT" data-ref="_M/MMIO_REGS_VS_INVOCATION_COUNT">MMIO_REGS_VS_INVOCATION_COUNT</dfn>		2</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_GS_PRIMITIVES_COUNT" data-ref="_M/MMIO_REGS_GS_PRIMITIVES_COUNT">MMIO_REGS_GS_PRIMITIVES_COUNT</dfn>		3</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_GS_INVOCATION_COUNT" data-ref="_M/MMIO_REGS_GS_INVOCATION_COUNT">MMIO_REGS_GS_INVOCATION_COUNT</dfn>		4</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_CL_PRIMITIVES_COUNT" data-ref="_M/MMIO_REGS_CL_PRIMITIVES_COUNT">MMIO_REGS_CL_PRIMITIVES_COUNT</dfn>		5</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_CL_INVOCATION_COUNT" data-ref="_M/MMIO_REGS_CL_INVOCATION_COUNT">MMIO_REGS_CL_INVOCATION_COUNT</dfn>		6</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_PS_INVOCATION_COUNT" data-ref="_M/MMIO_REGS_PS_INVOCATION_COUNT">MMIO_REGS_PS_INVOCATION_COUNT</dfn>		7</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/MMIO_REGS_PS_DEPTH_COUNT" data-ref="_M/MMIO_REGS_PS_DEPTH_COUNT">MMIO_REGS_PS_DEPTH_COUNT</dfn>		8</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mmio_entry" title='drm_i915_mmio_entry' data-ref="drm_i915_mmio_entry" data-ref-filename="drm_i915_mmio_entry"><a class="type" href="#drm_i915_mmio_entry" title='drm_i915_mmio_entry' data-ref="drm_i915_mmio_entry" data-ref-filename="drm_i915_mmio_entry">drm_i915_mmio_entry</a></dfn> {</td></tr>
<tr><th id="384">384</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_mmio_entry::flag" title='drm_i915_mmio_entry::flag' data-ref="drm_i915_mmio_entry::flag" data-ref-filename="drm_i915_mmio_entry..flag">flag</dfn>;</td></tr>
<tr><th id="385">385</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_mmio_entry::offset" title='drm_i915_mmio_entry::offset' data-ref="drm_i915_mmio_entry::offset" data-ref-filename="drm_i915_mmio_entry..offset">offset</dfn>;</td></tr>
<tr><th id="386">386</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_mmio_entry::size" title='drm_i915_mmio_entry::size' data-ref="drm_i915_mmio_entry::size" data-ref-filename="drm_i915_mmio_entry..size">size</dfn>;</td></tr>
<tr><th id="387">387</th><td>} <dfn class="typedef" id="drm_i915_mmio_entry_t" title='drm_i915_mmio_entry_t' data-type='struct drm_i915_mmio_entry' data-ref="drm_i915_mmio_entry_t" data-ref-filename="drm_i915_mmio_entry_t">drm_i915_mmio_entry_t</dfn>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_mmio" title='drm_i915_mmio' data-ref="drm_i915_mmio" data-ref-filename="drm_i915_mmio"><a class="type" href="#drm_i915_mmio" title='drm_i915_mmio' data-ref="drm_i915_mmio" data-ref-filename="drm_i915_mmio">drm_i915_mmio</a></dfn> {</td></tr>
<tr><th id="390">390</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_mmio::read_write" title='drm_i915_mmio::read_write' data-ref="drm_i915_mmio::read_write" data-ref-filename="drm_i915_mmio..read_write">read_write</dfn>:<var>1</var>;</td></tr>
<tr><th id="391">391</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_mmio::reg" title='drm_i915_mmio::reg' data-ref="drm_i915_mmio::reg" data-ref-filename="drm_i915_mmio..reg">reg</dfn>:<var>31</var>;</td></tr>
<tr><th id="392">392</th><td>	<em>void</em> <a class="macro" href="drm.h.html#62" title="" data-ref="_M/__user">__user</a> *<dfn class="decl field" id="drm_i915_mmio::data" title='drm_i915_mmio::data' data-ref="drm_i915_mmio::data" data-ref-filename="drm_i915_mmio..data">data</dfn>;</td></tr>
<tr><th id="393">393</th><td>} <dfn class="typedef" id="drm_i915_mmio_t" title='drm_i915_mmio_t' data-type='struct drm_i915_mmio' data-ref="drm_i915_mmio_t" data-ref-filename="drm_i915_mmio_t">drm_i915_mmio_t</dfn>;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="drm_i915_hws_addr" title='drm_i915_hws_addr' data-ref="drm_i915_hws_addr" data-ref-filename="drm_i915_hws_addr"><a class="type" href="#drm_i915_hws_addr" title='drm_i915_hws_addr' data-ref="drm_i915_hws_addr" data-ref-filename="drm_i915_hws_addr">drm_i915_hws_addr</a></dfn> {</td></tr>
<tr><th id="396">396</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_hws_addr::addr" title='drm_i915_hws_addr::addr' data-ref="drm_i915_hws_addr::addr" data-ref-filename="drm_i915_hws_addr..addr">addr</dfn>;</td></tr>
<tr><th id="397">397</th><td>} <dfn class="typedef" id="drm_i915_hws_addr_t" title='drm_i915_hws_addr_t' data-type='struct drm_i915_hws_addr' data-ref="drm_i915_hws_addr_t" data-ref-filename="drm_i915_hws_addr_t">drm_i915_hws_addr_t</dfn>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i>/*</i></td></tr>
<tr><th id="400">400</th><td><i> * Relocation header is 4 uint32_ts</i></td></tr>
<tr><th id="401">401</th><td><i> * 0 - 32 bit reloc count</i></td></tr>
<tr><th id="402">402</th><td><i> * 1 - 32-bit relocation type</i></td></tr>
<tr><th id="403">403</th><td><i> * 2-3 - 64-bit user buffer handle ptr for another list of relocs.</i></td></tr>
<tr><th id="404">404</th><td><i> */</i></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/I915_RELOC_HEADER" data-ref="_M/I915_RELOC_HEADER">I915_RELOC_HEADER</dfn> 4</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/*</i></td></tr>
<tr><th id="408">408</th><td><i> * type 0 relocation has 4-uint32_t stride</i></td></tr>
<tr><th id="409">409</th><td><i> * 0 - offset into buffer</i></td></tr>
<tr><th id="410">410</th><td><i> * 1 - delta to add in</i></td></tr>
<tr><th id="411">411</th><td><i> * 2 - buffer handle</i></td></tr>
<tr><th id="412">412</th><td><i> * 3 - reserved (for optimisations later).</i></td></tr>
<tr><th id="413">413</th><td><i> */</i></td></tr>
<tr><th id="414">414</th><td><i>/*</i></td></tr>
<tr><th id="415">415</th><td><i> * type 1 relocation has 4-uint32_t stride.</i></td></tr>
<tr><th id="416">416</th><td><i> * Hangs off the first item in the op list.</i></td></tr>
<tr><th id="417">417</th><td><i> * Performed after all valiations are done.</i></td></tr>
<tr><th id="418">418</th><td><i> * Try to group relocs into the same relocatee together for</i></td></tr>
<tr><th id="419">419</th><td><i> * performance reasons.</i></td></tr>
<tr><th id="420">420</th><td><i> * 0 - offset into buffer</i></td></tr>
<tr><th id="421">421</th><td><i> * 1 - delta to add in</i></td></tr>
<tr><th id="422">422</th><td><i> * 2 - buffer index in op list.</i></td></tr>
<tr><th id="423">423</th><td><i> * 3 - relocatee index in op list.</i></td></tr>
<tr><th id="424">424</th><td><i> */</i></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/I915_RELOC_TYPE_0" data-ref="_M/I915_RELOC_TYPE_0">I915_RELOC_TYPE_0</dfn> 0</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/I915_RELOC0_STRIDE" data-ref="_M/I915_RELOC0_STRIDE">I915_RELOC0_STRIDE</dfn> 4</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/I915_RELOC_TYPE_1" data-ref="_M/I915_RELOC_TYPE_1">I915_RELOC_TYPE_1</dfn> 1</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/I915_RELOC1_STRIDE" data-ref="_M/I915_RELOC1_STRIDE">I915_RELOC1_STRIDE</dfn> 4</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><b>struct</b> <dfn class="type def" id="drm_i915_op_arg" title='drm_i915_op_arg' data-ref="drm_i915_op_arg" data-ref-filename="drm_i915_op_arg">drm_i915_op_arg</dfn> {</td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_op_arg::next" title='drm_i915_op_arg::next' data-ref="drm_i915_op_arg::next" data-ref-filename="drm_i915_op_arg..next">next</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_op_arg::reloc_ptr" title='drm_i915_op_arg::reloc_ptr' data-ref="drm_i915_op_arg::reloc_ptr" data-ref-filename="drm_i915_op_arg..reloc_ptr">reloc_ptr</dfn>;</td></tr>
<tr><th id="434">434</th><td>	<em>int</em> <dfn class="decl field" id="drm_i915_op_arg::handled" title='drm_i915_op_arg::handled' data-ref="drm_i915_op_arg::handled" data-ref-filename="drm_i915_op_arg..handled">handled</dfn>;</td></tr>
<tr><th id="435">435</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_i915_op_arg::pad64" title='drm_i915_op_arg::pad64' data-ref="drm_i915_op_arg::pad64" data-ref-filename="drm_i915_op_arg..pad64">pad64</dfn>;</td></tr>
<tr><th id="436">436</th><td>	<b>union</b> {</td></tr>
<tr><th id="437">437</th><td>		<b>struct</b> <a class="type" href="drm.h.html#drm_bo_op_req" title='drm_bo_op_req' data-ref="drm_bo_op_req" data-ref-filename="drm_bo_op_req">drm_bo_op_req</a> <dfn class="decl field" id="drm_i915_op_arg::(anonymous)::req" title='drm_i915_op_arg::(anonymous union)::req' data-ref="drm_i915_op_arg::(anonymous)::req" data-ref-filename="drm_i915_op_arg..(anonymous)..req">req</dfn>;</td></tr>
<tr><th id="438">438</th><td>		<b>struct</b> <a class="type" href="drm.h.html#drm_bo_arg_rep" title='drm_bo_arg_rep' data-ref="drm_bo_arg_rep" data-ref-filename="drm_bo_arg_rep">drm_bo_arg_rep</a> <dfn class="decl field" id="drm_i915_op_arg::(anonymous)::rep" title='drm_i915_op_arg::(anonymous union)::rep' data-ref="drm_i915_op_arg::(anonymous)::rep" data-ref-filename="drm_i915_op_arg..(anonymous)..rep">rep</dfn>;</td></tr>
<tr><th id="439">439</th><td>	} <dfn class="decl field" id="drm_i915_op_arg::d" title='drm_i915_op_arg::d' data-ref="drm_i915_op_arg::d" data-ref-filename="drm_i915_op_arg..d">d</dfn>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>};</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><b>struct</b> <dfn class="type def" id="drm_i915_execbuffer" title='drm_i915_execbuffer' data-ref="drm_i915_execbuffer" data-ref-filename="drm_i915_execbuffer">drm_i915_execbuffer</dfn> {</td></tr>
<tr><th id="444">444</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_execbuffer::ops_list" title='drm_i915_execbuffer::ops_list' data-ref="drm_i915_execbuffer::ops_list" data-ref-filename="drm_i915_execbuffer..ops_list">ops_list</dfn>;</td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_execbuffer::num_buffers" title='drm_i915_execbuffer::num_buffers' data-ref="drm_i915_execbuffer::num_buffers" data-ref-filename="drm_i915_execbuffer..num_buffers">num_buffers</dfn>;</td></tr>
<tr><th id="446">446</th><td>	<b>struct</b> <a class="type" href="#drm_i915_batchbuffer" title='drm_i915_batchbuffer' data-ref="drm_i915_batchbuffer" data-ref-filename="drm_i915_batchbuffer">drm_i915_batchbuffer</a> <dfn class="decl field" id="drm_i915_execbuffer::batch" title='drm_i915_execbuffer::batch' data-ref="drm_i915_execbuffer::batch" data-ref-filename="drm_i915_execbuffer..batch">batch</dfn>;</td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="drm.h.html#drm_context_t" title='drm_context_t' data-type='unsigned int' data-ref="drm_context_t" data-ref-filename="drm_context_t">drm_context_t</a> <dfn class="decl field" id="drm_i915_execbuffer::context" title='drm_i915_execbuffer::context' data-ref="drm_i915_execbuffer::context" data-ref-filename="drm_i915_execbuffer..context">context</dfn>; <i>/* for lockless use in the future */</i></td></tr>
<tr><th id="448">448</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_fence_arg" title='drm_fence_arg' data-ref="drm_fence_arg" data-ref-filename="drm_fence_arg">drm_fence_arg</a> <dfn class="decl field" id="drm_i915_execbuffer::fence_arg" title='drm_i915_execbuffer::fence_arg' data-ref="drm_i915_execbuffer::fence_arg" data-ref-filename="drm_i915_execbuffer..fence_arg">fence_arg</dfn>;</td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_init" title='drm_i915_gem_init' data-ref="drm_i915_gem_init" data-ref-filename="drm_i915_gem_init">drm_i915_gem_init</dfn> {</td></tr>
<tr><th id="452">452</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="453">453</th><td><i class="doc">	 * Beginning offset in the GTT to be managed by the DRM memory</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">	 * manager.</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_init::gtt_start" title='drm_i915_gem_init::gtt_start' data-ref="drm_i915_gem_init::gtt_start" data-ref-filename="drm_i915_gem_init..gtt_start">gtt_start</dfn>;</td></tr>
<tr><th id="457">457</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">	 * Ending offset in the GTT to be managed by the DRM memory</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">	 * manager.</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="461">461</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_init::gtt_end" title='drm_i915_gem_init::gtt_end' data-ref="drm_i915_gem_init::gtt_end" data-ref-filename="drm_i915_gem_init..gtt_end">gtt_end</dfn>;</td></tr>
<tr><th id="462">462</th><td>};</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_create" title='drm_i915_gem_create' data-ref="drm_i915_gem_create" data-ref-filename="drm_i915_gem_create">drm_i915_gem_create</dfn> {</td></tr>
<tr><th id="465">465</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">	 * Requested size for the object.</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">	 * The (page-aligned) allocated size for the object will be returned.</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="470">470</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_create::size" title='drm_i915_gem_create::size' data-ref="drm_i915_gem_create::size" data-ref-filename="drm_i915_gem_create..size">size</dfn>;</td></tr>
<tr><th id="471">471</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">	 * Returned handle for the object.</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">	 * Object handles are nonzero.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="476">476</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_create::handle" title='drm_i915_gem_create::handle' data-ref="drm_i915_gem_create::handle" data-ref-filename="drm_i915_gem_create..handle">handle</dfn>;</td></tr>
<tr><th id="477">477</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_create::pad" title='drm_i915_gem_create::pad' data-ref="drm_i915_gem_create::pad" data-ref-filename="drm_i915_gem_create..pad">pad</dfn>;</td></tr>
<tr><th id="478">478</th><td>};</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_pread" title='drm_i915_gem_pread' data-ref="drm_i915_gem_pread" data-ref-filename="drm_i915_gem_pread">drm_i915_gem_pread</dfn> {</td></tr>
<tr><th id="481">481</th><td>	<i class="doc">/** Handle for the object being read. */</i></td></tr>
<tr><th id="482">482</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_pread::handle" title='drm_i915_gem_pread::handle' data-ref="drm_i915_gem_pread::handle" data-ref-filename="drm_i915_gem_pread..handle">handle</dfn>;</td></tr>
<tr><th id="483">483</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_pread::pad" title='drm_i915_gem_pread::pad' data-ref="drm_i915_gem_pread::pad" data-ref-filename="drm_i915_gem_pread..pad">pad</dfn>;</td></tr>
<tr><th id="484">484</th><td>	<i class="doc">/** Offset into the object to read from */</i></td></tr>
<tr><th id="485">485</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pread::offset" title='drm_i915_gem_pread::offset' data-ref="drm_i915_gem_pread::offset" data-ref-filename="drm_i915_gem_pread..offset">offset</dfn>;</td></tr>
<tr><th id="486">486</th><td>	<i class="doc">/** Length of data to read */</i></td></tr>
<tr><th id="487">487</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pread::size" title='drm_i915_gem_pread::size' data-ref="drm_i915_gem_pread::size" data-ref-filename="drm_i915_gem_pread..size">size</dfn>;</td></tr>
<tr><th id="488">488</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">	 * Pointer to write the data into.</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="491">491</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="492">492</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pread::data_ptr" title='drm_i915_gem_pread::data_ptr' data-ref="drm_i915_gem_pread::data_ptr" data-ref-filename="drm_i915_gem_pread..data_ptr">data_ptr</dfn>;</td></tr>
<tr><th id="494">494</th><td>};</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_pwrite" title='drm_i915_gem_pwrite' data-ref="drm_i915_gem_pwrite" data-ref-filename="drm_i915_gem_pwrite">drm_i915_gem_pwrite</dfn> {</td></tr>
<tr><th id="497">497</th><td>	<i class="doc">/** Handle for the object being written to. */</i></td></tr>
<tr><th id="498">498</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_pwrite::handle" title='drm_i915_gem_pwrite::handle' data-ref="drm_i915_gem_pwrite::handle" data-ref-filename="drm_i915_gem_pwrite..handle">handle</dfn>;</td></tr>
<tr><th id="499">499</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_pwrite::pad" title='drm_i915_gem_pwrite::pad' data-ref="drm_i915_gem_pwrite::pad" data-ref-filename="drm_i915_gem_pwrite..pad">pad</dfn>;</td></tr>
<tr><th id="500">500</th><td>	<i class="doc">/** Offset into the object to write to */</i></td></tr>
<tr><th id="501">501</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pwrite::offset" title='drm_i915_gem_pwrite::offset' data-ref="drm_i915_gem_pwrite::offset" data-ref-filename="drm_i915_gem_pwrite..offset">offset</dfn>;</td></tr>
<tr><th id="502">502</th><td>	<i class="doc">/** Length of data to write */</i></td></tr>
<tr><th id="503">503</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pwrite::size" title='drm_i915_gem_pwrite::size' data-ref="drm_i915_gem_pwrite::size" data-ref-filename="drm_i915_gem_pwrite..size">size</dfn>;</td></tr>
<tr><th id="504">504</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">	 * Pointer to read the data from.</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="507">507</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="509">509</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pwrite::data_ptr" title='drm_i915_gem_pwrite::data_ptr' data-ref="drm_i915_gem_pwrite::data_ptr" data-ref-filename="drm_i915_gem_pwrite..data_ptr">data_ptr</dfn>;</td></tr>
<tr><th id="510">510</th><td>};</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_mmap" title='drm_i915_gem_mmap' data-ref="drm_i915_gem_mmap" data-ref-filename="drm_i915_gem_mmap">drm_i915_gem_mmap</dfn> {</td></tr>
<tr><th id="513">513</th><td>	<i class="doc">/** Handle for the object being mapped. */</i></td></tr>
<tr><th id="514">514</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_mmap::handle" title='drm_i915_gem_mmap::handle' data-ref="drm_i915_gem_mmap::handle" data-ref-filename="drm_i915_gem_mmap..handle">handle</dfn>;</td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_mmap::pad" title='drm_i915_gem_mmap::pad' data-ref="drm_i915_gem_mmap::pad" data-ref-filename="drm_i915_gem_mmap..pad">pad</dfn>;</td></tr>
<tr><th id="516">516</th><td>	<i class="doc">/** Offset in the object to map. */</i></td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_mmap::offset" title='drm_i915_gem_mmap::offset' data-ref="drm_i915_gem_mmap::offset" data-ref-filename="drm_i915_gem_mmap..offset">offset</dfn>;</td></tr>
<tr><th id="518">518</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="519">519</th><td><i class="doc">	 * Length of data to map.</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">	 * The value will be page-aligned.</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_mmap::size" title='drm_i915_gem_mmap::size' data-ref="drm_i915_gem_mmap::size" data-ref-filename="drm_i915_gem_mmap..size">size</dfn>;</td></tr>
<tr><th id="524">524</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">	 * Returned pointer the data was mapped at.</i></td></tr>
<tr><th id="526">526</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="527">527</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_mmap::addr_ptr" title='drm_i915_gem_mmap::addr_ptr' data-ref="drm_i915_gem_mmap::addr_ptr" data-ref-filename="drm_i915_gem_mmap..addr_ptr">addr_ptr</dfn>;</td></tr>
<tr><th id="530">530</th><td>};</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_mmap_gtt" title='drm_i915_gem_mmap_gtt' data-ref="drm_i915_gem_mmap_gtt" data-ref-filename="drm_i915_gem_mmap_gtt">drm_i915_gem_mmap_gtt</dfn> {</td></tr>
<tr><th id="533">533</th><td>	<i class="doc">/** Handle for the object being mapped. */</i></td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_mmap_gtt::handle" title='drm_i915_gem_mmap_gtt::handle' data-ref="drm_i915_gem_mmap_gtt::handle" data-ref-filename="drm_i915_gem_mmap_gtt..handle">handle</dfn>;</td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_mmap_gtt::pad" title='drm_i915_gem_mmap_gtt::pad' data-ref="drm_i915_gem_mmap_gtt::pad" data-ref-filename="drm_i915_gem_mmap_gtt..pad">pad</dfn>;</td></tr>
<tr><th id="536">536</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">	 * Fake offset to use for subsequent mmap call</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">	 * This is a fixed-size type for 32/64 compatibility.</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_mmap_gtt::offset" title='drm_i915_gem_mmap_gtt::offset' data-ref="drm_i915_gem_mmap_gtt::offset" data-ref-filename="drm_i915_gem_mmap_gtt..offset">offset</dfn>;</td></tr>
<tr><th id="542">542</th><td>};</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_set_domain" title='drm_i915_gem_set_domain' data-ref="drm_i915_gem_set_domain" data-ref-filename="drm_i915_gem_set_domain">drm_i915_gem_set_domain</dfn> {</td></tr>
<tr><th id="545">545</th><td>	<i class="doc">/** Handle for the object */</i></td></tr>
<tr><th id="546">546</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_domain::handle" title='drm_i915_gem_set_domain::handle' data-ref="drm_i915_gem_set_domain::handle" data-ref-filename="drm_i915_gem_set_domain..handle">handle</dfn>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>	<i class="doc">/** New read domains */</i></td></tr>
<tr><th id="549">549</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_domain::read_domains" title='drm_i915_gem_set_domain::read_domains' data-ref="drm_i915_gem_set_domain::read_domains" data-ref-filename="drm_i915_gem_set_domain..read_domains">read_domains</dfn>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>	<i class="doc">/** New write domain */</i></td></tr>
<tr><th id="552">552</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_domain::write_domain" title='drm_i915_gem_set_domain::write_domain' data-ref="drm_i915_gem_set_domain::write_domain" data-ref-filename="drm_i915_gem_set_domain..write_domain">write_domain</dfn>;</td></tr>
<tr><th id="553">553</th><td>};</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_sw_finish" title='drm_i915_gem_sw_finish' data-ref="drm_i915_gem_sw_finish" data-ref-filename="drm_i915_gem_sw_finish">drm_i915_gem_sw_finish</dfn> {</td></tr>
<tr><th id="556">556</th><td>	<i class="doc">/** Handle for the object */</i></td></tr>
<tr><th id="557">557</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_sw_finish::handle" title='drm_i915_gem_sw_finish::handle' data-ref="drm_i915_gem_sw_finish::handle" data-ref-filename="drm_i915_gem_sw_finish..handle">handle</dfn>;</td></tr>
<tr><th id="558">558</th><td>};</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_relocation_entry" title='drm_i915_gem_relocation_entry' data-ref="drm_i915_gem_relocation_entry" data-ref-filename="drm_i915_gem_relocation_entry">drm_i915_gem_relocation_entry</dfn> {</td></tr>
<tr><th id="561">561</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="562">562</th><td><i class="doc">	 * Handle of the buffer being pointed to by this relocation entry.</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">	 * It's appealing to make this be an index into the mm_validate_entry</i></td></tr>
<tr><th id="565">565</th><td><i class="doc">	 * list to refer to the buffer, but this allows the driver to create</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">	 * a relocation list for state buffers and not re-write it per</i></td></tr>
<tr><th id="567">567</th><td><i class="doc">	 * exec using the buffer.</i></td></tr>
<tr><th id="568">568</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="569">569</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::target_handle" title='drm_i915_gem_relocation_entry::target_handle' data-ref="drm_i915_gem_relocation_entry::target_handle" data-ref-filename="drm_i915_gem_relocation_entry..target_handle">target_handle</dfn>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">	 * Value to be added to the offset of the target buffer to make up</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">	 * the relocation entry.</i></td></tr>
<tr><th id="574">574</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="575">575</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::delta" title='drm_i915_gem_relocation_entry::delta' data-ref="drm_i915_gem_relocation_entry::delta" data-ref-filename="drm_i915_gem_relocation_entry..delta">delta</dfn>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>	<i class="doc">/** Offset in the buffer the relocation entry will be written into */</i></td></tr>
<tr><th id="578">578</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::offset" title='drm_i915_gem_relocation_entry::offset' data-ref="drm_i915_gem_relocation_entry::offset" data-ref-filename="drm_i915_gem_relocation_entry..offset">offset</dfn>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">	 * Offset value of the target buffer that the relocation entry was last</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">	 * written as.</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">	 * If the buffer has the same offset as last time, we can skip syncing</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">	 * and writing the relocation.  This value is written back out by</i></td></tr>
<tr><th id="586">586</th><td><i class="doc">	 * the execbuffer ioctl when the relocation is written.</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="588">588</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::presumed_offset" title='drm_i915_gem_relocation_entry::presumed_offset' data-ref="drm_i915_gem_relocation_entry::presumed_offset" data-ref-filename="drm_i915_gem_relocation_entry..presumed_offset">presumed_offset</dfn>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">	 * Target memory domains read by this operation.</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::read_domains" title='drm_i915_gem_relocation_entry::read_domains' data-ref="drm_i915_gem_relocation_entry::read_domains" data-ref-filename="drm_i915_gem_relocation_entry..read_domains">read_domains</dfn>;</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">	 * Target memory domains written by this operation.</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">	 * Note that only one domain may be written by the whole</i></td></tr>
<tr><th id="599">599</th><td><i class="doc">	 * execbuffer operation, so that where there are conflicts,</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">	 * the application will get -EINVAL back.</i></td></tr>
<tr><th id="601">601</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="602">602</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_relocation_entry::write_domain" title='drm_i915_gem_relocation_entry::write_domain' data-ref="drm_i915_gem_relocation_entry::write_domain" data-ref-filename="drm_i915_gem_relocation_entry..write_domain">write_domain</dfn>;</td></tr>
<tr><th id="603">603</th><td>};</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><i class="doc">/** @{</i></td></tr>
<tr><th id="606">606</th><td><i class="doc"> * Intel memory domains</i></td></tr>
<tr><th id="607">607</th><td><i class="doc"> *</i></td></tr>
<tr><th id="608">608</th><td><i class="doc"> * Most of these just align with the various caches in</i></td></tr>
<tr><th id="609">609</th><td><i class="doc"> * the system and are used to flush and invalidate as</i></td></tr>
<tr><th id="610">610</th><td><i class="doc"> * objects end up cached in different domains.</i></td></tr>
<tr><th id="611">611</th><td><i class="doc"> */</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">/** CPU cache */</i></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_CPU" data-ref="_M/I915_GEM_DOMAIN_CPU">I915_GEM_DOMAIN_CPU</dfn>		0x00000001</u></td></tr>
<tr><th id="614">614</th><td><i class="doc">/** Render cache, used by 2D and 3D drawing */</i></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_RENDER" data-ref="_M/I915_GEM_DOMAIN_RENDER">I915_GEM_DOMAIN_RENDER</dfn>		0x00000002</u></td></tr>
<tr><th id="616">616</th><td><i class="doc">/** Sampler cache, used by texture engine */</i></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_SAMPLER" data-ref="_M/I915_GEM_DOMAIN_SAMPLER">I915_GEM_DOMAIN_SAMPLER</dfn>		0x00000004</u></td></tr>
<tr><th id="618">618</th><td><i class="doc">/** Command queue, used to load batch buffers */</i></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_COMMAND" data-ref="_M/I915_GEM_DOMAIN_COMMAND">I915_GEM_DOMAIN_COMMAND</dfn>		0x00000008</u></td></tr>
<tr><th id="620">620</th><td><i class="doc">/** Instruction cache, used by shader programs */</i></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_INSTRUCTION" data-ref="_M/I915_GEM_DOMAIN_INSTRUCTION">I915_GEM_DOMAIN_INSTRUCTION</dfn>	0x00000010</u></td></tr>
<tr><th id="622">622</th><td><i class="doc">/** Vertex address cache */</i></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_VERTEX" data-ref="_M/I915_GEM_DOMAIN_VERTEX">I915_GEM_DOMAIN_VERTEX</dfn>		0x00000020</u></td></tr>
<tr><th id="624">624</th><td><i class="doc">/** GTT domain - aperture and scanout */</i></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_DOMAIN_GTT" data-ref="_M/I915_GEM_DOMAIN_GTT">I915_GEM_DOMAIN_GTT</dfn>		0x00000040</u></td></tr>
<tr><th id="626">626</th><td><i class="doc">/** @} */</i></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_exec_object" title='drm_i915_gem_exec_object' data-ref="drm_i915_gem_exec_object" data-ref-filename="drm_i915_gem_exec_object">drm_i915_gem_exec_object</dfn> {</td></tr>
<tr><th id="629">629</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="630">630</th><td><i class="doc">	 * User's handle for a buffer to be bound into the GTT for this</i></td></tr>
<tr><th id="631">631</th><td><i class="doc">	 * operation.</i></td></tr>
<tr><th id="632">632</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="633">633</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_exec_object::handle" title='drm_i915_gem_exec_object::handle' data-ref="drm_i915_gem_exec_object::handle" data-ref-filename="drm_i915_gem_exec_object..handle">handle</dfn>;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>	<i class="doc">/** Number of relocations to be performed on this buffer */</i></td></tr>
<tr><th id="636">636</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_exec_object::relocation_count" title='drm_i915_gem_exec_object::relocation_count' data-ref="drm_i915_gem_exec_object::relocation_count" data-ref-filename="drm_i915_gem_exec_object..relocation_count">relocation_count</dfn>;</td></tr>
<tr><th id="637">637</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="638">638</th><td><i class="doc">	 * Pointer to array of struct drm_i915_gem_relocation_entry containing</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">	 * the relocations to be performed in this buffer.</i></td></tr>
<tr><th id="640">640</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_exec_object::relocs_ptr" title='drm_i915_gem_exec_object::relocs_ptr' data-ref="drm_i915_gem_exec_object::relocs_ptr" data-ref-filename="drm_i915_gem_exec_object..relocs_ptr">relocs_ptr</dfn>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>	<i class="doc">/** Required alignment in graphics aperture */</i></td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_exec_object::alignment" title='drm_i915_gem_exec_object::alignment' data-ref="drm_i915_gem_exec_object::alignment" data-ref-filename="drm_i915_gem_exec_object..alignment">alignment</dfn>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="647">647</th><td><i class="doc">	 * Returned value of the updated offset of the object, for future</i></td></tr>
<tr><th id="648">648</th><td><i class="doc">	 * presumed_offset writes.</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="650">650</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_exec_object::offset" title='drm_i915_gem_exec_object::offset' data-ref="drm_i915_gem_exec_object::offset" data-ref-filename="drm_i915_gem_exec_object..offset">offset</dfn>;</td></tr>
<tr><th id="651">651</th><td>};</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_execbuffer" title='drm_i915_gem_execbuffer' data-ref="drm_i915_gem_execbuffer" data-ref-filename="drm_i915_gem_execbuffer">drm_i915_gem_execbuffer</dfn> {</td></tr>
<tr><th id="654">654</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">	 * List of buffers to be validated with their relocations to be</i></td></tr>
<tr><th id="656">656</th><td><i class="doc">	 * performend on them.</i></td></tr>
<tr><th id="657">657</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="658">658</th><td><i class="doc">	 * This is a pointer to an array of struct drm_i915_gem_validate_entry.</i></td></tr>
<tr><th id="659">659</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="660">660</th><td><i class="doc">	 * These buffers must be listed in an order such that all relocations</i></td></tr>
<tr><th id="661">661</th><td><i class="doc">	 * a buffer is performing refer to buffers that have already appeared</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">	 * in the validate list.</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="664">664</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::buffers_ptr" title='drm_i915_gem_execbuffer::buffers_ptr' data-ref="drm_i915_gem_execbuffer::buffers_ptr" data-ref-filename="drm_i915_gem_execbuffer..buffers_ptr">buffers_ptr</dfn>;</td></tr>
<tr><th id="665">665</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::buffer_count" title='drm_i915_gem_execbuffer::buffer_count' data-ref="drm_i915_gem_execbuffer::buffer_count" data-ref-filename="drm_i915_gem_execbuffer..buffer_count">buffer_count</dfn>;</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>	<i class="doc">/** Offset in the batchbuffer to start execution from. */</i></td></tr>
<tr><th id="668">668</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::batch_start_offset" title='drm_i915_gem_execbuffer::batch_start_offset' data-ref="drm_i915_gem_execbuffer::batch_start_offset" data-ref-filename="drm_i915_gem_execbuffer..batch_start_offset">batch_start_offset</dfn>;</td></tr>
<tr><th id="669">669</th><td>	<i class="doc">/** Bytes used in batchbuffer from batch_start_offset */</i></td></tr>
<tr><th id="670">670</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::batch_len" title='drm_i915_gem_execbuffer::batch_len' data-ref="drm_i915_gem_execbuffer::batch_len" data-ref-filename="drm_i915_gem_execbuffer..batch_len">batch_len</dfn>;</td></tr>
<tr><th id="671">671</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::DR1" title='drm_i915_gem_execbuffer::DR1' data-ref="drm_i915_gem_execbuffer::DR1" data-ref-filename="drm_i915_gem_execbuffer..DR1">DR1</dfn>;</td></tr>
<tr><th id="672">672</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::DR4" title='drm_i915_gem_execbuffer::DR4' data-ref="drm_i915_gem_execbuffer::DR4" data-ref-filename="drm_i915_gem_execbuffer..DR4">DR4</dfn>;</td></tr>
<tr><th id="673">673</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::num_cliprects" title='drm_i915_gem_execbuffer::num_cliprects' data-ref="drm_i915_gem_execbuffer::num_cliprects" data-ref-filename="drm_i915_gem_execbuffer..num_cliprects">num_cliprects</dfn>;</td></tr>
<tr><th id="674">674</th><td>	<i class="doc">/** This is a struct drm_clip_rect *cliprects */</i></td></tr>
<tr><th id="675">675</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_execbuffer::cliprects_ptr" title='drm_i915_gem_execbuffer::cliprects_ptr' data-ref="drm_i915_gem_execbuffer::cliprects_ptr" data-ref-filename="drm_i915_gem_execbuffer..cliprects_ptr">cliprects_ptr</dfn>;</td></tr>
<tr><th id="676">676</th><td>};</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_pin" title='drm_i915_gem_pin' data-ref="drm_i915_gem_pin" data-ref-filename="drm_i915_gem_pin">drm_i915_gem_pin</dfn> {</td></tr>
<tr><th id="679">679</th><td>	<i class="doc">/** Handle of the buffer to be pinned. */</i></td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_pin::handle" title='drm_i915_gem_pin::handle' data-ref="drm_i915_gem_pin::handle" data-ref-filename="drm_i915_gem_pin..handle">handle</dfn>;</td></tr>
<tr><th id="681">681</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_pin::pad" title='drm_i915_gem_pin::pad' data-ref="drm_i915_gem_pin::pad" data-ref-filename="drm_i915_gem_pin..pad">pad</dfn>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>	<i class="doc">/** alignment required within the aperture */</i></td></tr>
<tr><th id="684">684</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pin::alignment" title='drm_i915_gem_pin::alignment' data-ref="drm_i915_gem_pin::alignment" data-ref-filename="drm_i915_gem_pin..alignment">alignment</dfn>;</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>	<i class="doc">/** Returned GTT offset of the buffer. */</i></td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_pin::offset" title='drm_i915_gem_pin::offset' data-ref="drm_i915_gem_pin::offset" data-ref-filename="drm_i915_gem_pin..offset">offset</dfn>;</td></tr>
<tr><th id="688">688</th><td>};</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_unpin" title='drm_i915_gem_unpin' data-ref="drm_i915_gem_unpin" data-ref-filename="drm_i915_gem_unpin">drm_i915_gem_unpin</dfn> {</td></tr>
<tr><th id="691">691</th><td>	<i class="doc">/** Handle of the buffer to be unpinned. */</i></td></tr>
<tr><th id="692">692</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_unpin::handle" title='drm_i915_gem_unpin::handle' data-ref="drm_i915_gem_unpin::handle" data-ref-filename="drm_i915_gem_unpin..handle">handle</dfn>;</td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_unpin::pad" title='drm_i915_gem_unpin::pad' data-ref="drm_i915_gem_unpin::pad" data-ref-filename="drm_i915_gem_unpin..pad">pad</dfn>;</td></tr>
<tr><th id="694">694</th><td>};</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_busy" title='drm_i915_gem_busy' data-ref="drm_i915_gem_busy" data-ref-filename="drm_i915_gem_busy">drm_i915_gem_busy</dfn> {</td></tr>
<tr><th id="697">697</th><td>	<i class="doc">/** Handle of the buffer to check for busy */</i></td></tr>
<tr><th id="698">698</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_busy::handle" title='drm_i915_gem_busy::handle' data-ref="drm_i915_gem_busy::handle" data-ref-filename="drm_i915_gem_busy..handle">handle</dfn>;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>	<i class="doc">/** Return busy status (1 if busy, 0 if idle) */</i></td></tr>
<tr><th id="701">701</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_busy::busy" title='drm_i915_gem_busy::busy' data-ref="drm_i915_gem_busy::busy" data-ref-filename="drm_i915_gem_busy..busy">busy</dfn>;</td></tr>
<tr><th id="702">702</th><td>};</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_NONE" data-ref="_M/I915_TILING_NONE">I915_TILING_NONE</dfn>	0</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_X" data-ref="_M/I915_TILING_X">I915_TILING_X</dfn>		1</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/I915_TILING_Y" data-ref="_M/I915_TILING_Y">I915_TILING_Y</dfn>		2</u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_NONE" data-ref="_M/I915_BIT_6_SWIZZLE_NONE">I915_BIT_6_SWIZZLE_NONE</dfn>		0</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9" data-ref="_M/I915_BIT_6_SWIZZLE_9">I915_BIT_6_SWIZZLE_9</dfn>		1</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_10" data-ref="_M/I915_BIT_6_SWIZZLE_9_10">I915_BIT_6_SWIZZLE_9_10</dfn>		2</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_11" data-ref="_M/I915_BIT_6_SWIZZLE_9_11">I915_BIT_6_SWIZZLE_9_11</dfn>		3</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_9_10_11" data-ref="_M/I915_BIT_6_SWIZZLE_9_10_11">I915_BIT_6_SWIZZLE_9_10_11</dfn>	4</u></td></tr>
<tr><th id="713">713</th><td><i>/* Not seen by userland */</i></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/I915_BIT_6_SWIZZLE_UNKNOWN" data-ref="_M/I915_BIT_6_SWIZZLE_UNKNOWN">I915_BIT_6_SWIZZLE_UNKNOWN</dfn>	5</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_set_tiling" title='drm_i915_gem_set_tiling' data-ref="drm_i915_gem_set_tiling" data-ref-filename="drm_i915_gem_set_tiling">drm_i915_gem_set_tiling</dfn> {</td></tr>
<tr><th id="717">717</th><td>	<i class="doc">/** Handle of the buffer to have its tiling state updated */</i></td></tr>
<tr><th id="718">718</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::handle" title='drm_i915_gem_set_tiling::handle' data-ref="drm_i915_gem_set_tiling::handle" data-ref-filename="drm_i915_gem_set_tiling..handle">handle</dfn>;</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="721">721</th><td><i class="doc">	 * Tiling mode for the object (I915_TILING_NONE, I915_TILING_X,</i></td></tr>
<tr><th id="722">722</th><td><i class="doc">	 * I915_TILING_Y).</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="724">724</th><td><i class="doc">	 * This value is to be set on request, and will be updated by the</i></td></tr>
<tr><th id="725">725</th><td><i class="doc">	 * kernel on successful return with the actual chosen tiling layout.</i></td></tr>
<tr><th id="726">726</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="727">727</th><td><i class="doc">	 * The tiling mode may be demoted to I915_TILING_NONE when the system</i></td></tr>
<tr><th id="728">728</th><td><i class="doc">	 * has bit 6 swizzling that can't be managed correctly by GEM.</i></td></tr>
<tr><th id="729">729</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">	 * Buffer contents become undefined when changing tiling_mode.</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="732">732</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::tiling_mode" title='drm_i915_gem_set_tiling::tiling_mode' data-ref="drm_i915_gem_set_tiling::tiling_mode" data-ref-filename="drm_i915_gem_set_tiling..tiling_mode">tiling_mode</dfn>;</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="735">735</th><td><i class="doc">	 * Stride in bytes for the object when in I915_TILING_X or</i></td></tr>
<tr><th id="736">736</th><td><i class="doc">	 * I915_TILING_Y.</i></td></tr>
<tr><th id="737">737</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="738">738</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::stride" title='drm_i915_gem_set_tiling::stride' data-ref="drm_i915_gem_set_tiling::stride" data-ref-filename="drm_i915_gem_set_tiling..stride">stride</dfn>;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="741">741</th><td><i class="doc">	 * Returned address bit 6 swizzling required for CPU access through</i></td></tr>
<tr><th id="742">742</th><td><i class="doc">	 * mmap mapping.</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="744">744</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_set_tiling::swizzle_mode" title='drm_i915_gem_set_tiling::swizzle_mode' data-ref="drm_i915_gem_set_tiling::swizzle_mode" data-ref-filename="drm_i915_gem_set_tiling..swizzle_mode">swizzle_mode</dfn>;</td></tr>
<tr><th id="745">745</th><td>};</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_get_tiling" title='drm_i915_gem_get_tiling' data-ref="drm_i915_gem_get_tiling" data-ref-filename="drm_i915_gem_get_tiling">drm_i915_gem_get_tiling</dfn> {</td></tr>
<tr><th id="748">748</th><td>	<i class="doc">/** Handle of the buffer to get tiling state for. */</i></td></tr>
<tr><th id="749">749</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::handle" title='drm_i915_gem_get_tiling::handle' data-ref="drm_i915_gem_get_tiling::handle" data-ref-filename="drm_i915_gem_get_tiling..handle">handle</dfn>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="752">752</th><td><i class="doc">	 * Current tiling mode for the object (I915_TILING_NONE, I915_TILING_X,</i></td></tr>
<tr><th id="753">753</th><td><i class="doc">	 * I915_TILING_Y).</i></td></tr>
<tr><th id="754">754</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="755">755</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::tiling_mode" title='drm_i915_gem_get_tiling::tiling_mode' data-ref="drm_i915_gem_get_tiling::tiling_mode" data-ref-filename="drm_i915_gem_get_tiling..tiling_mode">tiling_mode</dfn>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">	 * Returned address bit 6 swizzling required for CPU access through</i></td></tr>
<tr><th id="759">759</th><td><i class="doc">	 * mmap mapping.</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="761">761</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_gem_get_tiling::swizzle_mode" title='drm_i915_gem_get_tiling::swizzle_mode' data-ref="drm_i915_gem_get_tiling::swizzle_mode" data-ref-filename="drm_i915_gem_get_tiling..swizzle_mode">swizzle_mode</dfn>;</td></tr>
<tr><th id="762">762</th><td>};</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><b>struct</b> <dfn class="type def" id="drm_i915_gem_get_aperture" title='drm_i915_gem_get_aperture' data-ref="drm_i915_gem_get_aperture" data-ref-filename="drm_i915_gem_get_aperture">drm_i915_gem_get_aperture</dfn> {</td></tr>
<tr><th id="765">765</th><td>	<i class="doc">/** Total size of the aperture used by i915_gem_execbuffer, in bytes */</i></td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_get_aperture::aper_size" title='drm_i915_gem_get_aperture::aper_size' data-ref="drm_i915_gem_get_aperture::aper_size" data-ref-filename="drm_i915_gem_get_aperture..aper_size">aper_size</dfn>;</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="769">769</th><td><i class="doc">	 * Available space in the aperture used by i915_gem_execbuffer, in</i></td></tr>
<tr><th id="770">770</th><td><i class="doc">	 * bytes</i></td></tr>
<tr><th id="771">771</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="772">772</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="drm_i915_gem_get_aperture::aper_available_size" title='drm_i915_gem_get_aperture::aper_available_size' data-ref="drm_i915_gem_get_aperture::aper_available_size" data-ref-filename="drm_i915_gem_get_aperture..aper_available_size">aper_available_size</dfn>;</td></tr>
<tr><th id="773">773</th><td>};</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><b>struct</b> <dfn class="type def" id="drm_i915_get_pipe_from_crtc_id" title='drm_i915_get_pipe_from_crtc_id' data-ref="drm_i915_get_pipe_from_crtc_id" data-ref-filename="drm_i915_get_pipe_from_crtc_id">drm_i915_get_pipe_from_crtc_id</dfn> {</td></tr>
<tr><th id="776">776</th><td>	<i class="doc">/** ID of CRTC being requested **/</i></td></tr>
<tr><th id="777">777</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_get_pipe_from_crtc_id::crtc_id" title='drm_i915_get_pipe_from_crtc_id::crtc_id' data-ref="drm_i915_get_pipe_from_crtc_id::crtc_id" data-ref-filename="drm_i915_get_pipe_from_crtc_id..crtc_id">crtc_id</dfn>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>	<i class="doc">/** pipe of requested CRTC **/</i></td></tr>
<tr><th id="780">780</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="drm_i915_get_pipe_from_crtc_id::pipe" title='drm_i915_get_pipe_from_crtc_id::pipe' data-ref="drm_i915_get_pipe_from_crtc_id::pipe" data-ref-filename="drm_i915_get_pipe_from_crtc_id..pipe">pipe</dfn>;</td></tr>
<tr><th id="781">781</th><td>};</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><u>#<span data-ppcond="27">endif</span>				/* _I915_DRM_H_ */</u></td></tr>
<tr><th id="784">784</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../bsd-core/i915_drv.c.html'>netbsd/sys/external/bsd/drm/dist/bsd-core/i915_drv.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
