HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:turret_servos
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 2 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/71||busapb3.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\hdl\busapb3.v'/linenumber/44
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||turret_servos.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/72||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||turret_servos.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/153||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/172||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/173||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/174||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth2[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/242||busapb3.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\hdl\busapb3.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth1[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/243||busapb3.v(53);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\hdl\busapb3.v'/linenumber/53
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/244||busapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\hdl\busapb3.v'/linenumber/13
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 11 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/245||busapb3.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\hdl\busapb3.v'/linenumber/14
Implementation;Synthesis||null||@N: Running in 64-bit mode||turret_servos.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/256||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||turret_servos.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/277||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||turret_servos.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/299||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||turret_servos.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/300||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||turret_servos.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/307||turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||turret_servos.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/308||turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||turret_servos.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/309||turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.sap.||turret_servos.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/326||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||turret_servos.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/351||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||turret_servos.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/352||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||turret_servos.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/363||turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||turret_servos.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/364||turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||turret_servos.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/365||turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\component\work\turret_servo_mss_design\mss_ccc_0\turret_servo_mss_design_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MF176 ||@N: Default generator successful ||turret_servos.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/373||null;null
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.Button_Debouncer(verilog) instance PB_cnt[15:0] ||turret_servos.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/374||busapb3.v(140);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\hdl\busapb3.v'/linenumber/140
Implementation;Synthesis|| MF179 ||@N: Found 32 by 32 bit less-than operator ('<') pwm6 (in view: work.pwm(verilog))||turret_servos.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/375||busapb3.v(103);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\hdl\busapb3.v'/linenumber/103
Implementation;Synthesis|| MF238 ||@N: Found 32-bit incrementor, 'un3_count_1[31:0]'||turret_servos.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/376||busapb3.v(102);liberoaction://cross_probe/hdl/file/'c:\users\waierdg\desktop\turret_servos\hdl\busapb3.v'/linenumber/102
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||turret_servos.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/464||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||turret_servos.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/465||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||turret_servos.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/482||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||turret_servos.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/484||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||turret_servos.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\waierdg\Desktop\turret_servos\synthesis\turret_servos.srr'/linenumber/501||null;null
Implementation;Compile;RootName:turret_servos
Implementation;Compile||(null)||Please refer to the log file for details about 308 Warning(s) , 1 Info(s)||turret_servos_compile_log.rpt;liberoaction://open_report/file/turret_servos_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:turret_servos
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||turret_servos_placeroute_log.rpt;liberoaction://open_report/file/turret_servos_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:turret_servos
