
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016fbc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b4  0801725c  0801725c  0001825c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017910  08017910  00018910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017918  08017918  00018918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801791c  0801791c  0001891c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000016c  24000000  08017920  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00009e88  24000180  08017a8c  00019180  2**5
                  ALLOC
  8 ._user_heap_stack 00000600  2400a008  08017a8c  0001a008  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001916c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00030523  00000000  00000000  0001919a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006f2e  00000000  00000000  000496bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001f20  00000000  00000000  000505f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017ea  00000000  00000000  00052510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003dba0  00000000  00000000  00053cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003094b  00000000  00000000  0009189a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00163503  00000000  00000000  000c21e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002256e8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008500  00000000  00000000  0022572c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  0022dc2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000180 	.word	0x24000180
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017244 	.word	0x08017244

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000184 	.word	0x24000184
 80002dc:	08017244 	.word	0x08017244

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f008 f9d6 	bl	8008a78 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f014 fa4b 	bl	8014bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	080178cc 	.word	0x080178cc
 800072c:	240000a4 	.word	0x240000a4
 8000730:	240000a0 	.word	0x240000a0

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	240000a0 	.word	0x240000a0
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	2400019c 	.word	0x2400019c

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2400019c 	.word	0x2400019c

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000a68:	f7ff feae 	bl	80007c8 <HAL_GetTick>
 8000a6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e316      	b.n	80010a6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a66      	ldr	r2, [pc, #408]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d04a      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a65      	ldr	r2, [pc, #404]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d045      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a63      	ldr	r2, [pc, #396]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d040      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a62      	ldr	r2, [pc, #392]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d03b      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a60      	ldr	r2, [pc, #384]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d036      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a5f      	ldr	r2, [pc, #380]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d031      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d02c      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d027      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a5a      	ldr	r2, [pc, #360]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d022      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a59      	ldr	r2, [pc, #356]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d01d      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a57      	ldr	r2, [pc, #348]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d018      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a56      	ldr	r2, [pc, #344]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d013      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a54      	ldr	r2, [pc, #336]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00e      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a53      	ldr	r2, [pc, #332]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d009      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a51      	ldr	r2, [pc, #324]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d004      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a50      	ldr	r2, [pc, #320]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d101      	bne.n	8000b1c <HAL_DMA_Init+0xbc>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <HAL_DMA_Init+0xbe>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f000 813b 	beq.w	8000d9a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2202      	movs	r2, #2
 8000b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a37      	ldr	r2, [pc, #220]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d04a      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a36      	ldr	r2, [pc, #216]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d045      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a34      	ldr	r2, [pc, #208]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d040      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d03b      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d036      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a30      	ldr	r2, [pc, #192]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d031      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2e      	ldr	r2, [pc, #184]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d02c      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d027      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a2b      	ldr	r2, [pc, #172]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d022      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a2a      	ldr	r2, [pc, #168]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d01d      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a28      	ldr	r2, [pc, #160]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d018      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d013      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a25      	ldr	r2, [pc, #148]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00e      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a24      	ldr	r2, [pc, #144]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d009      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a22      	ldr	r2, [pc, #136]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d004      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d108      	bne.n	8000be6 <HAL_DMA_Init+0x186>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 0201 	bic.w	r2, r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e007      	b.n	8000bf6 <HAL_DMA_Init+0x196>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 0201 	bic.w	r2, r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000bf6:	e02f      	b.n	8000c58 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bf8:	f7ff fde6 	bl	80007c8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	d928      	bls.n	8000c58 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2220      	movs	r2, #32
 8000c0a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e246      	b.n	80010a6 <HAL_DMA_Init+0x646>
 8000c18:	40020010 	.word	0x40020010
 8000c1c:	40020028 	.word	0x40020028
 8000c20:	40020040 	.word	0x40020040
 8000c24:	40020058 	.word	0x40020058
 8000c28:	40020070 	.word	0x40020070
 8000c2c:	40020088 	.word	0x40020088
 8000c30:	400200a0 	.word	0x400200a0
 8000c34:	400200b8 	.word	0x400200b8
 8000c38:	40020410 	.word	0x40020410
 8000c3c:	40020428 	.word	0x40020428
 8000c40:	40020440 	.word	0x40020440
 8000c44:	40020458 	.word	0x40020458
 8000c48:	40020470 	.word	0x40020470
 8000c4c:	40020488 	.word	0x40020488
 8000c50:	400204a0 	.word	0x400204a0
 8000c54:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1c8      	bne.n	8000bf8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	4b83      	ldr	r3, [pc, #524]	@ (8000e80 <HAL_DMA_Init+0x420>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000c7e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d107      	bne.n	8000cbc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000cbc:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <HAL_DMA_Init+0x424>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b71      	ldr	r3, [pc, #452]	@ (8000e88 <HAL_DMA_Init+0x428>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cc8:	d328      	bcc.n	8000d1c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b28      	cmp	r3, #40	@ 0x28
 8000cd0:	d903      	bls.n	8000cda <HAL_DMA_Init+0x27a>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd8:	d917      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ce0:	d903      	bls.n	8000cea <HAL_DMA_Init+0x28a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b42      	cmp	r3, #66	@ 0x42
 8000ce8:	d90f      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b46      	cmp	r3, #70	@ 0x46
 8000cf0:	d903      	bls.n	8000cfa <HAL_DMA_Init+0x29a>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b48      	cmp	r3, #72	@ 0x48
 8000cf8:	d907      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b4e      	cmp	r3, #78	@ 0x4e
 8000d00:	d905      	bls.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b52      	cmp	r3, #82	@ 0x52
 8000d08:	d801      	bhi.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <HAL_DMA_Init+0x2b0>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d1a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d117      	bne.n	8000d76 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d00e      	beq.n	8000d76 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f002 fb3f 	bl	80033dc <DMA_CheckFifoParam>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d008      	beq.n	8000d76 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2240      	movs	r2, #64	@ 0x40
 8000d68:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e197      	b.n	80010a6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f002 fa7a 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000d84:	4603      	mov	r3, r0
 8000d86:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	223f      	movs	r2, #63	@ 0x3f
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	e0cd      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d022      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a39      	ldr	r2, [pc, #228]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d01d      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a38      	ldr	r2, [pc, #224]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d018      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a36      	ldr	r2, [pc, #216]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d013      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a35      	ldr	r2, [pc, #212]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d00e      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a33      	ldr	r2, [pc, #204]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d009      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a32      	ldr	r2, [pc, #200]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d004      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a30      	ldr	r2, [pc, #192]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_DMA_Init+0x38e>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_DMA_Init+0x390>
 8000dee:	2300      	movs	r3, #0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 8097 	beq.w	8000f24 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a24      	ldr	r2, [pc, #144]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d021      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a22      	ldr	r2, [pc, #136]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d01c      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a21      	ldr	r2, [pc, #132]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d017      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1f      	ldr	r2, [pc, #124]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d012      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d00d      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d008      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000e42:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2202      	movs	r2, #2
 8000e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <HAL_DMA_Init+0x44c>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b40      	cmp	r3, #64	@ 0x40
 8000e6a:	d021      	beq.n	8000eb0 <HAL_DMA_Init+0x450>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b80      	cmp	r3, #128	@ 0x80
 8000e72:	d102      	bne.n	8000e7a <HAL_DMA_Init+0x41a>
 8000e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e78:	e01b      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e019      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7e:	bf00      	nop
 8000e80:	fe10803f 	.word	0xfe10803f
 8000e84:	5c001000 	.word	0x5c001000
 8000e88:	ffff0000 	.word	0xffff0000
 8000e8c:	58025408 	.word	0x58025408
 8000e90:	5802541c 	.word	0x5802541c
 8000e94:	58025430 	.word	0x58025430
 8000e98:	58025444 	.word	0x58025444
 8000e9c:	58025458 	.word	0x58025458
 8000ea0:	5802546c 	.word	0x5802546c
 8000ea4:	58025480 	.word	0x58025480
 8000ea8:	58025494 	.word	0x58025494
 8000eac:	fffe000f 	.word	0xfffe000f
 8000eb0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68d2      	ldr	r2, [r2, #12]
 8000eb6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000ec0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000ec8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ed0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000ed8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ee0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80010b0 <HAL_DMA_Init+0x650>)
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_DMA_Init+0x654>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	009a      	lsls	r2, r3, #2
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f002 f9b5 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f16:	f003 031f 	and.w	r3, r3, #31
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	e008      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e0b7      	b.n	80010a6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a5f      	ldr	r2, [pc, #380]	@ (80010b8 <HAL_DMA_Init+0x658>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d072      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a5d      	ldr	r2, [pc, #372]	@ (80010bc <HAL_DMA_Init+0x65c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d06d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80010c0 <HAL_DMA_Init+0x660>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d068      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a5a      	ldr	r2, [pc, #360]	@ (80010c4 <HAL_DMA_Init+0x664>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d063      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a59      	ldr	r2, [pc, #356]	@ (80010c8 <HAL_DMA_Init+0x668>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d05e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a57      	ldr	r2, [pc, #348]	@ (80010cc <HAL_DMA_Init+0x66c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d059      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a56      	ldr	r2, [pc, #344]	@ (80010d0 <HAL_DMA_Init+0x670>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d054      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a54      	ldr	r2, [pc, #336]	@ (80010d4 <HAL_DMA_Init+0x674>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d04f      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a53      	ldr	r2, [pc, #332]	@ (80010d8 <HAL_DMA_Init+0x678>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d04a      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a51      	ldr	r2, [pc, #324]	@ (80010dc <HAL_DMA_Init+0x67c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d045      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a50      	ldr	r2, [pc, #320]	@ (80010e0 <HAL_DMA_Init+0x680>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d040      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_DMA_Init+0x684>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d03b      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80010e8 <HAL_DMA_Init+0x688>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d036      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80010ec <HAL_DMA_Init+0x68c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d031      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80010f0 <HAL_DMA_Init+0x690>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d02c      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a48      	ldr	r2, [pc, #288]	@ (80010f4 <HAL_DMA_Init+0x694>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d027      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a47      	ldr	r2, [pc, #284]	@ (80010f8 <HAL_DMA_Init+0x698>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d022      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a45      	ldr	r2, [pc, #276]	@ (80010fc <HAL_DMA_Init+0x69c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a44      	ldr	r2, [pc, #272]	@ (8001100 <HAL_DMA_Init+0x6a0>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d018      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a42      	ldr	r2, [pc, #264]	@ (8001104 <HAL_DMA_Init+0x6a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a41      	ldr	r2, [pc, #260]	@ (8001108 <HAL_DMA_Init+0x6a8>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a3f      	ldr	r2, [pc, #252]	@ (800110c <HAL_DMA_Init+0x6ac>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d009      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a3e      	ldr	r2, [pc, #248]	@ (8001110 <HAL_DMA_Init+0x6b0>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d004      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a3c      	ldr	r2, [pc, #240]	@ (8001114 <HAL_DMA_Init+0x6b4>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_DMA_Init+0x5ca>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_DMA_Init+0x5cc>
 800102a:	2300      	movs	r3, #0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f002 fa4f 	bl	80034d4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b80      	cmp	r3, #128	@ 0x80
 800103c:	d102      	bne.n	8001044 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001058:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d010      	beq.n	8001084 <HAL_DMA_Init+0x624>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b08      	cmp	r3, #8
 8001068:	d80c      	bhi.n	8001084 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f002 facc 	bl	8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	e008      	b.n	8001096 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	a7fdabf8 	.word	0xa7fdabf8
 80010b4:	cccccccd 	.word	0xcccccccd
 80010b8:	40020010 	.word	0x40020010
 80010bc:	40020028 	.word	0x40020028
 80010c0:	40020040 	.word	0x40020040
 80010c4:	40020058 	.word	0x40020058
 80010c8:	40020070 	.word	0x40020070
 80010cc:	40020088 	.word	0x40020088
 80010d0:	400200a0 	.word	0x400200a0
 80010d4:	400200b8 	.word	0x400200b8
 80010d8:	40020410 	.word	0x40020410
 80010dc:	40020428 	.word	0x40020428
 80010e0:	40020440 	.word	0x40020440
 80010e4:	40020458 	.word	0x40020458
 80010e8:	40020470 	.word	0x40020470
 80010ec:	40020488 	.word	0x40020488
 80010f0:	400204a0 	.word	0x400204a0
 80010f4:	400204b8 	.word	0x400204b8
 80010f8:	58025408 	.word	0x58025408
 80010fc:	5802541c 	.word	0x5802541c
 8001100:	58025430 	.word	0x58025430
 8001104:	58025444 	.word	0x58025444
 8001108:	58025458 	.word	0x58025458
 800110c:	5802546c 	.word	0x5802546c
 8001110:	58025480 	.word	0x58025480
 8001114:	58025494 	.word	0x58025494

08001118 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e226      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_DMA_Start_IT+0x2a>
 800113e:	2302      	movs	r3, #2
 8001140:	e21f      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b01      	cmp	r3, #1
 8001154:	f040 820a 	bne.w	800156c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2202      	movs	r2, #2
 800115c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2200      	movs	r2, #0
 8001164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a68      	ldr	r2, [pc, #416]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d04a      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a66      	ldr	r2, [pc, #408]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d045      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a65      	ldr	r2, [pc, #404]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d040      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a63      	ldr	r2, [pc, #396]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d03b      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a62      	ldr	r2, [pc, #392]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d036      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a60      	ldr	r2, [pc, #384]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d031      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d02c      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d027      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a5c      	ldr	r2, [pc, #368]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d022      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d01d      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a59      	ldr	r2, [pc, #356]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d018      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a57      	ldr	r2, [pc, #348]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a56      	ldr	r2, [pc, #344]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d00e      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a54      	ldr	r2, [pc, #336]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d009      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a53      	ldr	r2, [pc, #332]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d004      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a51      	ldr	r2, [pc, #324]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d108      	bne.n	8001218 <HAL_DMA_Start_IT+0x100>
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	e007      	b.n	8001228 <HAL_DMA_Start_IT+0x110>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f001 fe76 	bl	8002f20 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a34      	ldr	r2, [pc, #208]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d04a      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a33      	ldr	r2, [pc, #204]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d045      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a31      	ldr	r2, [pc, #196]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d040      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d03b      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a2e      	ldr	r2, [pc, #184]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d036      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a2d      	ldr	r2, [pc, #180]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d031      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a2b      	ldr	r2, [pc, #172]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d02c      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a2a      	ldr	r2, [pc, #168]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d027      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a28      	ldr	r2, [pc, #160]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d022      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d01d      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a25      	ldr	r2, [pc, #148]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d018      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a24      	ldr	r2, [pc, #144]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d013      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a22      	ldr	r2, [pc, #136]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00e      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d009      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d004      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d101      	bne.n	80012d8 <HAL_DMA_Start_IT+0x1c0>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <HAL_DMA_Start_IT+0x1c2>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d036      	beq.n	800134c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f023 021e 	bic.w	r2, r3, #30
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f042 0216 	orr.w	r2, r2, #22
 80012f0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d03e      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0208 	orr.w	r2, r2, #8
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e035      	b.n	8001378 <HAL_DMA_Start_IT+0x260>
 800130c:	40020010 	.word	0x40020010
 8001310:	40020028 	.word	0x40020028
 8001314:	40020040 	.word	0x40020040
 8001318:	40020058 	.word	0x40020058
 800131c:	40020070 	.word	0x40020070
 8001320:	40020088 	.word	0x40020088
 8001324:	400200a0 	.word	0x400200a0
 8001328:	400200b8 	.word	0x400200b8
 800132c:	40020410 	.word	0x40020410
 8001330:	40020428 	.word	0x40020428
 8001334:	40020440 	.word	0x40020440
 8001338:	40020458 	.word	0x40020458
 800133c:	40020470 	.word	0x40020470
 8001340:	40020488 	.word	0x40020488
 8001344:	400204a0 	.word	0x400204a0
 8001348:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 020e 	bic.w	r2, r3, #14
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f042 020a 	orr.w	r2, r2, #10
 800135e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d007      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0204 	orr.w	r2, r2, #4
 8001376:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a83      	ldr	r2, [pc, #524]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d072      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a82      	ldr	r2, [pc, #520]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d06d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a80      	ldr	r2, [pc, #512]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d068      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a7f      	ldr	r2, [pc, #508]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d063      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a7d      	ldr	r2, [pc, #500]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d05e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a7c      	ldr	r2, [pc, #496]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d059      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a7a      	ldr	r2, [pc, #488]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d054      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a79      	ldr	r2, [pc, #484]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d04f      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a77      	ldr	r2, [pc, #476]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d04a      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a76      	ldr	r2, [pc, #472]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d045      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a74      	ldr	r2, [pc, #464]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d040      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a73      	ldr	r2, [pc, #460]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d03b      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a71      	ldr	r2, [pc, #452]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d036      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a70      	ldr	r2, [pc, #448]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d031      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a6e      	ldr	r2, [pc, #440]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d02c      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6d      	ldr	r2, [pc, #436]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d027      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a6b      	ldr	r2, [pc, #428]	@ (80015cc <HAL_DMA_Start_IT+0x4b4>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d022      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a6a      	ldr	r2, [pc, #424]	@ (80015d0 <HAL_DMA_Start_IT+0x4b8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d01d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a68      	ldr	r2, [pc, #416]	@ (80015d4 <HAL_DMA_Start_IT+0x4bc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d018      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a67      	ldr	r2, [pc, #412]	@ (80015d8 <HAL_DMA_Start_IT+0x4c0>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d013      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a65      	ldr	r2, [pc, #404]	@ (80015dc <HAL_DMA_Start_IT+0x4c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a64      	ldr	r2, [pc, #400]	@ (80015e0 <HAL_DMA_Start_IT+0x4c8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d009      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a62      	ldr	r2, [pc, #392]	@ (80015e4 <HAL_DMA_Start_IT+0x4cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d004      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a61      	ldr	r2, [pc, #388]	@ (80015e8 <HAL_DMA_Start_IT+0x4d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d101      	bne.n	800146c <HAL_DMA_Start_IT+0x354>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_DMA_Start_IT+0x356>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01a      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800148e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001494:	2b00      	cmp	r3, #0
 8001496:	d007      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80014a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014a6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d04a      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d045      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a34      	ldr	r2, [pc, #208]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d040      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d03b      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a31      	ldr	r2, [pc, #196]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d036      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a30      	ldr	r2, [pc, #192]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d031      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d02c      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d027      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d022      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a2a      	ldr	r2, [pc, #168]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d01d      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a28      	ldr	r2, [pc, #160]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d018      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a27      	ldr	r2, [pc, #156]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d013      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a25      	ldr	r2, [pc, #148]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00e      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a24      	ldr	r2, [pc, #144]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d009      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a22      	ldr	r2, [pc, #136]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d004      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a21      	ldr	r2, [pc, #132]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d108      	bne.n	800155a <HAL_DMA_Start_IT+0x442>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0201 	orr.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	e012      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0201 	orr.w	r2, r2, #1
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e009      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001572:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020010 	.word	0x40020010
 8001590:	40020028 	.word	0x40020028
 8001594:	40020040 	.word	0x40020040
 8001598:	40020058 	.word	0x40020058
 800159c:	40020070 	.word	0x40020070
 80015a0:	40020088 	.word	0x40020088
 80015a4:	400200a0 	.word	0x400200a0
 80015a8:	400200b8 	.word	0x400200b8
 80015ac:	40020410 	.word	0x40020410
 80015b0:	40020428 	.word	0x40020428
 80015b4:	40020440 	.word	0x40020440
 80015b8:	40020458 	.word	0x40020458
 80015bc:	40020470 	.word	0x40020470
 80015c0:	40020488 	.word	0x40020488
 80015c4:	400204a0 	.word	0x400204a0
 80015c8:	400204b8 	.word	0x400204b8
 80015cc:	58025408 	.word	0x58025408
 80015d0:	5802541c 	.word	0x5802541c
 80015d4:	58025430 	.word	0x58025430
 80015d8:	58025444 	.word	0x58025444
 80015dc:	58025458 	.word	0x58025458
 80015e0:	5802546c 	.word	0x5802546c
 80015e4:	58025480 	.word	0x58025480
 80015e8:	58025494 	.word	0x58025494

080015ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80015f4:	f7ff f8e8 	bl	80007c8 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e2dc      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d008      	beq.n	8001622 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2280      	movs	r2, #128	@ 0x80
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e2cd      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a76      	ldr	r2, [pc, #472]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d04a      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a74      	ldr	r2, [pc, #464]	@ (8001804 <HAL_DMA_Abort+0x218>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d045      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a73      	ldr	r2, [pc, #460]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d040      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a71      	ldr	r2, [pc, #452]	@ (800180c <HAL_DMA_Abort+0x220>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d03b      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d036      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6e      	ldr	r2, [pc, #440]	@ (8001814 <HAL_DMA_Abort+0x228>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d031      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a6d      	ldr	r2, [pc, #436]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d02c      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a6b      	ldr	r2, [pc, #428]	@ (800181c <HAL_DMA_Abort+0x230>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d027      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6a      	ldr	r2, [pc, #424]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d022      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a68      	ldr	r2, [pc, #416]	@ (8001824 <HAL_DMA_Abort+0x238>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d01d      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a67      	ldr	r2, [pc, #412]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d018      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a65      	ldr	r2, [pc, #404]	@ (800182c <HAL_DMA_Abort+0x240>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a64      	ldr	r2, [pc, #400]	@ (8001830 <HAL_DMA_Abort+0x244>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d00e      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a62      	ldr	r2, [pc, #392]	@ (8001834 <HAL_DMA_Abort+0x248>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d009      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a61      	ldr	r2, [pc, #388]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d004      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a5f      	ldr	r2, [pc, #380]	@ (800183c <HAL_DMA_Abort+0x250>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Abort+0xda>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <HAL_DMA_Abort+0xdc>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 021e 	bic.w	r2, r2, #30
 80016da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e00a      	b.n	800170a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020e 	bic.w	r2, r2, #14
 8001702:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a3c      	ldr	r2, [pc, #240]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d072      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a3a      	ldr	r2, [pc, #232]	@ (8001804 <HAL_DMA_Abort+0x218>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d06d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a39      	ldr	r2, [pc, #228]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d068      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a37      	ldr	r2, [pc, #220]	@ (800180c <HAL_DMA_Abort+0x220>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d063      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a36      	ldr	r2, [pc, #216]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d05e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a34      	ldr	r2, [pc, #208]	@ (8001814 <HAL_DMA_Abort+0x228>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d059      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d054      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a31      	ldr	r2, [pc, #196]	@ (800181c <HAL_DMA_Abort+0x230>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d04f      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a30      	ldr	r2, [pc, #192]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d04a      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2e      	ldr	r2, [pc, #184]	@ (8001824 <HAL_DMA_Abort+0x238>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d045      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d040      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <HAL_DMA_Abort+0x240>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d03b      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a2a      	ldr	r2, [pc, #168]	@ (8001830 <HAL_DMA_Abort+0x244>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d036      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <HAL_DMA_Abort+0x248>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d031      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a27      	ldr	r2, [pc, #156]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d02c      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a25      	ldr	r2, [pc, #148]	@ (800183c <HAL_DMA_Abort+0x250>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d027      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <HAL_DMA_Abort+0x254>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d022      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <HAL_DMA_Abort+0x258>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <HAL_DMA_Abort+0x25c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d018      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_DMA_Abort+0x260>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001850 <HAL_DMA_Abort+0x264>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d00e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001854 <HAL_DMA_Abort+0x268>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d009      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001858 <HAL_DMA_Abort+0x26c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d004      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a19      	ldr	r2, [pc, #100]	@ (800185c <HAL_DMA_Abort+0x270>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d132      	bne.n	8001860 <HAL_DMA_Abort+0x274>
 80017fa:	2301      	movs	r3, #1
 80017fc:	e031      	b.n	8001862 <HAL_DMA_Abort+0x276>
 80017fe:	bf00      	nop
 8001800:	40020010 	.word	0x40020010
 8001804:	40020028 	.word	0x40020028
 8001808:	40020040 	.word	0x40020040
 800180c:	40020058 	.word	0x40020058
 8001810:	40020070 	.word	0x40020070
 8001814:	40020088 	.word	0x40020088
 8001818:	400200a0 	.word	0x400200a0
 800181c:	400200b8 	.word	0x400200b8
 8001820:	40020410 	.word	0x40020410
 8001824:	40020428 	.word	0x40020428
 8001828:	40020440 	.word	0x40020440
 800182c:	40020458 	.word	0x40020458
 8001830:	40020470 	.word	0x40020470
 8001834:	40020488 	.word	0x40020488
 8001838:	400204a0 	.word	0x400204a0
 800183c:	400204b8 	.word	0x400204b8
 8001840:	58025408 	.word	0x58025408
 8001844:	5802541c 	.word	0x5802541c
 8001848:	58025430 	.word	0x58025430
 800184c:	58025444 	.word	0x58025444
 8001850:	58025458 	.word	0x58025458
 8001854:	5802546c 	.word	0x5802546c
 8001858:	58025480 	.word	0x58025480
 800185c:	58025494 	.word	0x58025494
 8001860:	2300      	movs	r3, #0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d007      	beq.n	8001876 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001874:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d04a      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6b      	ldr	r2, [pc, #428]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d045      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d040      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a68      	ldr	r2, [pc, #416]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d03b      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a67      	ldr	r2, [pc, #412]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d036      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a65      	ldr	r2, [pc, #404]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a64      	ldr	r2, [pc, #400]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d02c      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a62      	ldr	r2, [pc, #392]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d027      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a61      	ldr	r2, [pc, #388]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d022      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01d      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a5e      	ldr	r2, [pc, #376]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d018      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00e      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a59      	ldr	r2, [pc, #356]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a58      	ldr	r2, [pc, #352]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d004      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a56      	ldr	r2, [pc, #344]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d108      	bne.n	8001928 <HAL_DMA_Abort+0x33c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 0201 	bic.w	r2, r2, #1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	e007      	b.n	8001938 <HAL_DMA_Abort+0x34c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001938:	e013      	b.n	8001962 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800193a:	f7fe ff45 	bl	80007c8 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b05      	cmp	r3, #5
 8001946:	d90c      	bls.n	8001962 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2220      	movs	r2, #32
 800194c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2203      	movs	r2, #3
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e12d      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1e5      	bne.n	800193a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a2f      	ldr	r2, [pc, #188]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d04a      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d045      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a2c      	ldr	r2, [pc, #176]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d040      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2a      	ldr	r2, [pc, #168]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d03b      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d036      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a27      	ldr	r2, [pc, #156]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d031      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a26      	ldr	r2, [pc, #152]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d02c      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d027      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d022      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d01d      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d018      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d00e      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d009      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d004      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a18      	ldr	r2, [pc, #96]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Abort+0x426>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_DMA_Abort+0x428>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d02b      	beq.n	8001a70 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	223f      	movs	r2, #63	@ 0x3f
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	e02a      	b.n	8001a86 <HAL_DMA_Abort+0x49a>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2201      	movs	r2, #1
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc8 <HAL_DMA_Abort+0x5dc>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d072      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	@ (8001bcc <HAL_DMA_Abort+0x5e0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d06d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd0 <HAL_DMA_Abort+0x5e4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d068      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd4 <HAL_DMA_Abort+0x5e8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d063      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_DMA_Abort+0x5ec>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a47      	ldr	r2, [pc, #284]	@ (8001bdc <HAL_DMA_Abort+0x5f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d059      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a46      	ldr	r2, [pc, #280]	@ (8001be0 <HAL_DMA_Abort+0x5f4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d054      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a44      	ldr	r2, [pc, #272]	@ (8001be4 <HAL_DMA_Abort+0x5f8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04f      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a43      	ldr	r2, [pc, #268]	@ (8001be8 <HAL_DMA_Abort+0x5fc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d04a      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a41      	ldr	r2, [pc, #260]	@ (8001bec <HAL_DMA_Abort+0x600>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d045      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a40      	ldr	r2, [pc, #256]	@ (8001bf0 <HAL_DMA_Abort+0x604>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d040      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bf4 <HAL_DMA_Abort+0x608>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d03b      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a3d      	ldr	r2, [pc, #244]	@ (8001bf8 <HAL_DMA_Abort+0x60c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d036      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8001bfc <HAL_DMA_Abort+0x610>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d031      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <HAL_DMA_Abort+0x614>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a38      	ldr	r2, [pc, #224]	@ (8001c04 <HAL_DMA_Abort+0x618>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a37      	ldr	r2, [pc, #220]	@ (8001c08 <HAL_DMA_Abort+0x61c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a35      	ldr	r2, [pc, #212]	@ (8001c0c <HAL_DMA_Abort+0x620>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a34      	ldr	r2, [pc, #208]	@ (8001c10 <HAL_DMA_Abort+0x624>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d018      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a32      	ldr	r2, [pc, #200]	@ (8001c14 <HAL_DMA_Abort+0x628>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_DMA_Abort+0x62c>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c1c <HAL_DMA_Abort+0x630>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d009      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2e      	ldr	r2, [pc, #184]	@ (8001c20 <HAL_DMA_Abort+0x634>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <HAL_DMA_Abort+0x638>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_DMA_Abort+0x58e>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Abort+0x590>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d015      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b88:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00c      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001baa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40020010 	.word	0x40020010
 8001bcc:	40020028 	.word	0x40020028
 8001bd0:	40020040 	.word	0x40020040
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	40020070 	.word	0x40020070
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	400200a0 	.word	0x400200a0
 8001be4:	400200b8 	.word	0x400200b8
 8001be8:	40020410 	.word	0x40020410
 8001bec:	40020428 	.word	0x40020428
 8001bf0:	40020440 	.word	0x40020440
 8001bf4:	40020458 	.word	0x40020458
 8001bf8:	40020470 	.word	0x40020470
 8001bfc:	40020488 	.word	0x40020488
 8001c00:	400204a0 	.word	0x400204a0
 8001c04:	400204b8 	.word	0x400204b8
 8001c08:	58025408 	.word	0x58025408
 8001c0c:	5802541c 	.word	0x5802541c
 8001c10:	58025430 	.word	0x58025430
 8001c14:	58025444 	.word	0x58025444
 8001c18:	58025458 	.word	0x58025458
 8001c1c:	5802546c 	.word	0x5802546c
 8001c20:	58025480 	.word	0x58025480
 8001c24:	58025494 	.word	0x58025494

08001c28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e237      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d004      	beq.n	8001c50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e22c      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d04a      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d045      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a59      	ldr	r2, [pc, #356]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d040      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a58      	ldr	r2, [pc, #352]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d03b      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a56      	ldr	r2, [pc, #344]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a55      	ldr	r2, [pc, #340]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d031      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02c      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a50      	ldr	r2, [pc, #320]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a4f      	ldr	r2, [pc, #316]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a49      	ldr	r2, [pc, #292]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a47      	ldr	r2, [pc, #284]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a46      	ldr	r2, [pc, #280]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA_Abort_IT+0xcc>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_DMA_Abort_IT+0xce>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8086 	beq.w	8001e08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04a      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a2e      	ldr	r2, [pc, #184]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d045      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d040      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d03b      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d036      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a28      	ldr	r2, [pc, #160]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d031      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02c      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d027      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d01d      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1a      	ldr	r2, [pc, #104]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a19      	ldr	r2, [pc, #100]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d108      	bne.n	8001db6 <HAL_DMA_Abort_IT+0x18e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e178      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e16f      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001dc8:	40020010 	.word	0x40020010
 8001dcc:	40020028 	.word	0x40020028
 8001dd0:	40020040 	.word	0x40020040
 8001dd4:	40020058 	.word	0x40020058
 8001dd8:	40020070 	.word	0x40020070
 8001ddc:	40020088 	.word	0x40020088
 8001de0:	400200a0 	.word	0x400200a0
 8001de4:	400200b8 	.word	0x400200b8
 8001de8:	40020410 	.word	0x40020410
 8001dec:	40020428 	.word	0x40020428
 8001df0:	40020440 	.word	0x40020440
 8001df4:	40020458 	.word	0x40020458
 8001df8:	40020470 	.word	0x40020470
 8001dfc:	40020488 	.word	0x40020488
 8001e00:	400204a0 	.word	0x400204a0
 8001e04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 020e 	bic.w	r2, r2, #14
 8001e16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d04a      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6b      	ldr	r2, [pc, #428]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d045      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a69      	ldr	r2, [pc, #420]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d040      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a68      	ldr	r2, [pc, #416]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d03b      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a66      	ldr	r2, [pc, #408]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d036      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a65      	ldr	r2, [pc, #404]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d031      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a63      	ldr	r2, [pc, #396]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d02c      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a62      	ldr	r2, [pc, #392]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d027      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d022      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a5f      	ldr	r2, [pc, #380]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d01d      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d018      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5a      	ldr	r2, [pc, #360]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00e      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a59      	ldr	r2, [pc, #356]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a57      	ldr	r2, [pc, #348]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a56      	ldr	r2, [pc, #344]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <HAL_DMA_Abort_IT+0x2a2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_DMA_Abort_IT+0x2b2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d072      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d06d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a39      	ldr	r2, [pc, #228]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d068      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a37      	ldr	r2, [pc, #220]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d063      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d05e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a34      	ldr	r2, [pc, #208]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d059      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a33      	ldr	r2, [pc, #204]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d054      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d04f      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d04a      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d045      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d040      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d03b      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d036      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a28      	ldr	r2, [pc, #160]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d031      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d02c      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d027      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_DMA_Abort_IT+0x3e8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_DMA_Abort_IT+0x3ec>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_Abort_IT+0x3f0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d018      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_DMA_Abort_IT+0x3f4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_Abort_IT+0x3f8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_DMA_Abort_IT+0x3fc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_Abort_IT+0x400>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_DMA_Abort_IT+0x404>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d132      	bne.n	8002030 <HAL_DMA_Abort_IT+0x408>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e031      	b.n	8002032 <HAL_DMA_Abort_IT+0x40a>
 8001fce:	bf00      	nop
 8001fd0:	40020010 	.word	0x40020010
 8001fd4:	40020028 	.word	0x40020028
 8001fd8:	40020040 	.word	0x40020040
 8001fdc:	40020058 	.word	0x40020058
 8001fe0:	40020070 	.word	0x40020070
 8001fe4:	40020088 	.word	0x40020088
 8001fe8:	400200a0 	.word	0x400200a0
 8001fec:	400200b8 	.word	0x400200b8
 8001ff0:	40020410 	.word	0x40020410
 8001ff4:	40020428 	.word	0x40020428
 8001ff8:	40020440 	.word	0x40020440
 8001ffc:	40020458 	.word	0x40020458
 8002000:	40020470 	.word	0x40020470
 8002004:	40020488 	.word	0x40020488
 8002008:	400204a0 	.word	0x400204a0
 800200c:	400204b8 	.word	0x400204b8
 8002010:	58025408 	.word	0x58025408
 8002014:	5802541c 	.word	0x5802541c
 8002018:	58025430 	.word	0x58025430
 800201c:	58025444 	.word	0x58025444
 8002020:	58025458 	.word	0x58025458
 8002024:	5802546c 	.word	0x5802546c
 8002028:	58025480 	.word	0x58025480
 800202c:	58025494 	.word	0x58025494
 8002030:	2300      	movs	r3, #0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d028      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002044:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2201      	movs	r2, #1
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002064:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00c      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800207c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002086:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800209c:	2b00      	cmp	r3, #0
 800209e:	d003      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop

080020b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020c0:	4b67      	ldr	r3, [pc, #412]	@ (8002260 <HAL_DMA_IRQHandler+0x1ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a67      	ldr	r2, [pc, #412]	@ (8002264 <HAL_DMA_IRQHandler+0x1b0>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a9b      	lsrs	r3, r3, #10
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04a      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a5d      	ldr	r2, [pc, #372]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d045      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d040      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d03b      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a59      	ldr	r2, [pc, #356]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a57      	ldr	r2, [pc, #348]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d031      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a56      	ldr	r2, [pc, #344]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d02c      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a54      	ldr	r2, [pc, #336]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d027      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a53      	ldr	r2, [pc, #332]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a51      	ldr	r2, [pc, #324]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a50      	ldr	r2, [pc, #320]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a4e      	ldr	r2, [pc, #312]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a4d      	ldr	r2, [pc, #308]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a4b      	ldr	r2, [pc, #300]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a48      	ldr	r2, [pc, #288]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d101      	bne.n	800218a <HAL_DMA_IRQHandler+0xd6>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_DMA_IRQHandler+0xd8>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 842b 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2208      	movs	r2, #8
 800219c:	409a      	lsls	r2, r3
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80a2 	beq.w	80022ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d04a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2d      	ldr	r2, [pc, #180]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d045      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d040      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d03b      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a28      	ldr	r2, [pc, #160]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d036      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a27      	ldr	r2, [pc, #156]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d031      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a25      	ldr	r2, [pc, #148]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d02c      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d027      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d022      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d01d      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a1f      	ldr	r2, [pc, #124]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d018      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d013      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00e      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d009      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a19      	ldr	r2, [pc, #100]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d004      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d12f      	bne.n	80022a8 <HAL_DMA_IRQHandler+0x1f4>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf14      	ite	ne
 8002256:	2301      	movne	r3, #1
 8002258:	2300      	moveq	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	e02e      	b.n	80022bc <HAL_DMA_IRQHandler+0x208>
 800225e:	bf00      	nop
 8002260:	240000a0 	.word	0x240000a0
 8002264:	1b4e81b5 	.word	0x1b4e81b5
 8002268:	40020010 	.word	0x40020010
 800226c:	40020028 	.word	0x40020028
 8002270:	40020040 	.word	0x40020040
 8002274:	40020058 	.word	0x40020058
 8002278:	40020070 	.word	0x40020070
 800227c:	40020088 	.word	0x40020088
 8002280:	400200a0 	.word	0x400200a0
 8002284:	400200b8 	.word	0x400200b8
 8002288:	40020410 	.word	0x40020410
 800228c:	40020428 	.word	0x40020428
 8002290:	40020440 	.word	0x40020440
 8002294:	40020458 	.word	0x40020458
 8002298:	40020470 	.word	0x40020470
 800229c:	40020488 	.word	0x40020488
 80022a0:	400204a0 	.word	0x400204a0
 80022a4:	400204b8 	.word	0x400204b8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0204 	bic.w	r2, r2, #4
 80022ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	2208      	movs	r2, #8
 80022da:	409a      	lsls	r2, r3
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	fa22 f303 	lsr.w	r3, r2, r3
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d06e      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a69      	ldr	r2, [pc, #420]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a66      	ldr	r2, [pc, #408]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a64      	ldr	r2, [pc, #400]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a63      	ldr	r2, [pc, #396]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a60      	ldr	r2, [pc, #384]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a5e      	ldr	r2, [pc, #376]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a5d      	ldr	r2, [pc, #372]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a5b      	ldr	r2, [pc, #364]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a5a      	ldr	r2, [pc, #360]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a57      	ldr	r2, [pc, #348]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a55      	ldr	r2, [pc, #340]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a54      	ldr	r2, [pc, #336]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a52      	ldr	r2, [pc, #328]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10a      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x304>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	e003      	b.n	80023c0 <HAL_DMA_IRQHandler+0x30c>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2201      	movs	r2, #1
 80023ce:	409a      	lsls	r2, r3
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d8:	f043 0202 	orr.w	r2, r3, #2
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	2204      	movs	r2, #4
 80023ea:	409a      	lsls	r2, r3
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 808f 	beq.w	8002514 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2c      	ldr	r2, [pc, #176]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d04a      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a2a      	ldr	r2, [pc, #168]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d045      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a29      	ldr	r2, [pc, #164]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d040      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d03b      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a26      	ldr	r2, [pc, #152]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d036      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a24      	ldr	r2, [pc, #144]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d031      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a23      	ldr	r2, [pc, #140]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d02c      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a21      	ldr	r2, [pc, #132]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d027      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d022      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1e      	ldr	r2, [pc, #120]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d01d      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1d      	ldr	r2, [pc, #116]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d018      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1b      	ldr	r2, [pc, #108]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d013      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1a      	ldr	r2, [pc, #104]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00e      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d009      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a17      	ldr	r2, [pc, #92]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d004      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d12a      	bne.n	80024ec <HAL_DMA_IRQHandler+0x438>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e023      	b.n	80024f4 <HAL_DMA_IRQHandler+0x440>
 80024ac:	40020010 	.word	0x40020010
 80024b0:	40020028 	.word	0x40020028
 80024b4:	40020040 	.word	0x40020040
 80024b8:	40020058 	.word	0x40020058
 80024bc:	40020070 	.word	0x40020070
 80024c0:	40020088 	.word	0x40020088
 80024c4:	400200a0 	.word	0x400200a0
 80024c8:	400200b8 	.word	0x400200b8
 80024cc:	40020410 	.word	0x40020410
 80024d0:	40020428 	.word	0x40020428
 80024d4:	40020440 	.word	0x40020440
 80024d8:	40020458 	.word	0x40020458
 80024dc:	40020470 	.word	0x40020470
 80024e0:	40020488 	.word	0x40020488
 80024e4:	400204a0 	.word	0x400204a0
 80024e8:	400204b8 	.word	0x400204b8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	2210      	movs	r2, #16
 800251e:	409a      	lsls	r2, r3
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80a6 	beq.w	8002676 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a85      	ldr	r2, [pc, #532]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d04a      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a83      	ldr	r2, [pc, #524]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d045      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a82      	ldr	r2, [pc, #520]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d040      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a80      	ldr	r2, [pc, #512]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d03b      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7f      	ldr	r2, [pc, #508]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d036      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a7d      	ldr	r2, [pc, #500]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d031      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a7c      	ldr	r2, [pc, #496]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d02c      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a7a      	ldr	r2, [pc, #488]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d027      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a79      	ldr	r2, [pc, #484]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a77      	ldr	r2, [pc, #476]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01d      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a76      	ldr	r2, [pc, #472]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d018      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a74      	ldr	r2, [pc, #464]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a73      	ldr	r2, [pc, #460]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00e      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a71      	ldr	r2, [pc, #452]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a70      	ldr	r2, [pc, #448]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6e      	ldr	r2, [pc, #440]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10a      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x52c>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e009      	b.n	80025f4 <HAL_DMA_IRQHandler+0x540>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	bf14      	ite	ne
 80025ee:	2301      	movne	r3, #1
 80025f0:	2300      	moveq	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d03e      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d018      	beq.n	8002648 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d108      	bne.n	8002636 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d024      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
 8002634:	e01f      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01b      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
 8002646:	e016      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d107      	bne.n	8002666 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0208 	bic.w	r2, r2, #8
 8002664:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2220      	movs	r2, #32
 8002680:	409a      	lsls	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 8110 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2c      	ldr	r2, [pc, #176]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d04a      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2b      	ldr	r2, [pc, #172]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d045      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a29      	ldr	r2, [pc, #164]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d040      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a28      	ldr	r2, [pc, #160]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d03b      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a26      	ldr	r2, [pc, #152]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d036      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a25      	ldr	r2, [pc, #148]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d031      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a23      	ldr	r2, [pc, #140]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d02c      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a22      	ldr	r2, [pc, #136]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d027      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a20      	ldr	r2, [pc, #128]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d022      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d01d      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d018      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d013      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1a      	ldr	r2, [pc, #104]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00e      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d004      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d12b      	bne.n	8002784 <HAL_DMA_IRQHandler+0x6d0>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2b00      	cmp	r3, #0
 8002738:	bf14      	ite	ne
 800273a:	2301      	movne	r3, #1
 800273c:	2300      	moveq	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	e02a      	b.n	8002798 <HAL_DMA_IRQHandler+0x6e4>
 8002742:	bf00      	nop
 8002744:	40020010 	.word	0x40020010
 8002748:	40020028 	.word	0x40020028
 800274c:	40020040 	.word	0x40020040
 8002750:	40020058 	.word	0x40020058
 8002754:	40020070 	.word	0x40020070
 8002758:	40020088 	.word	0x40020088
 800275c:	400200a0 	.word	0x400200a0
 8002760:	400200b8 	.word	0x400200b8
 8002764:	40020410 	.word	0x40020410
 8002768:	40020428 	.word	0x40020428
 800276c:	40020440 	.word	0x40020440
 8002770:	40020458 	.word	0x40020458
 8002774:	40020470 	.word	0x40020470
 8002778:	40020488 	.word	0x40020488
 800277c:	400204a0 	.word	0x400204a0
 8002780:	400204b8 	.word	0x400204b8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8087 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2220      	movs	r2, #32
 80027a8:	409a      	lsls	r2, r3
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d139      	bne.n	800282e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0216 	bic.w	r2, r2, #22
 80027c8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027d8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <HAL_DMA_IRQHandler+0x736>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0208 	bic.w	r2, r2, #8
 80027f8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f003 031f 	and.w	r3, r3, #31
 8002802:	223f      	movs	r2, #63	@ 0x3f
 8002804:	409a      	lsls	r2, r3
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 834a 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
          }
          return;
 800282c:	e344      	b.n	8002eb8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d018      	beq.n	800286e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d108      	bne.n	800285c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	2b00      	cmp	r3, #0
 8002850:	d02c      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e027      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d023      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
 800286c:	e01e      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0210 	bic.w	r2, r2, #16
 800288a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8306 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 8088 	beq.w	80029d4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2204      	movs	r2, #4
 80028c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a7a      	ldr	r2, [pc, #488]	@ (8002abc <HAL_DMA_IRQHandler+0xa08>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d04a      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a79      	ldr	r2, [pc, #484]	@ (8002ac0 <HAL_DMA_IRQHandler+0xa0c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d045      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a77      	ldr	r2, [pc, #476]	@ (8002ac4 <HAL_DMA_IRQHandler+0xa10>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d040      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a76      	ldr	r2, [pc, #472]	@ (8002ac8 <HAL_DMA_IRQHandler+0xa14>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d03b      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a74      	ldr	r2, [pc, #464]	@ (8002acc <HAL_DMA_IRQHandler+0xa18>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d036      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <HAL_DMA_IRQHandler+0xa1c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d031      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a71      	ldr	r2, [pc, #452]	@ (8002ad4 <HAL_DMA_IRQHandler+0xa20>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d02c      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_DMA_IRQHandler+0xa24>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d027      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_DMA_IRQHandler+0xa28>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d022      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ae0 <HAL_DMA_IRQHandler+0xa2c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d01d      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6b      	ldr	r2, [pc, #428]	@ (8002ae4 <HAL_DMA_IRQHandler+0xa30>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d018      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ae8 <HAL_DMA_IRQHandler+0xa34>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d013      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a68      	ldr	r2, [pc, #416]	@ (8002aec <HAL_DMA_IRQHandler+0xa38>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00e      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a67      	ldr	r2, [pc, #412]	@ (8002af0 <HAL_DMA_IRQHandler+0xa3c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d009      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_DMA_IRQHandler+0xa40>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d004      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a64      	ldr	r2, [pc, #400]	@ (8002af8 <HAL_DMA_IRQHandler+0xa44>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d108      	bne.n	800297e <HAL_DMA_IRQHandler+0x8ca>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <HAL_DMA_IRQHandler+0x8da>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	3301      	adds	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002996:	429a      	cmp	r2, r3
 8002998:	d307      	bcc.n	80029aa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f2      	bne.n	800298e <HAL_DMA_IRQHandler+0x8da>
 80029a8:	e000      	b.n	80029ac <HAL_DMA_IRQHandler+0x8f8>
            break;
 80029aa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80029c2:	e003      	b.n	80029cc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 8272 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e26c      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a43      	ldr	r2, [pc, #268]	@ (8002afc <HAL_DMA_IRQHandler+0xa48>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d022      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a42      	ldr	r2, [pc, #264]	@ (8002b00 <HAL_DMA_IRQHandler+0xa4c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d01d      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a40      	ldr	r2, [pc, #256]	@ (8002b04 <HAL_DMA_IRQHandler+0xa50>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d018      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b08 <HAL_DMA_IRQHandler+0xa54>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3d      	ldr	r2, [pc, #244]	@ (8002b0c <HAL_DMA_IRQHandler+0xa58>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00e      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b10 <HAL_DMA_IRQHandler+0xa5c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d009      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3a      	ldr	r2, [pc, #232]	@ (8002b14 <HAL_DMA_IRQHandler+0xa60>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d004      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a39      	ldr	r2, [pc, #228]	@ (8002b18 <HAL_DMA_IRQHandler+0xa64>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_IRQHandler+0x988>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <HAL_DMA_IRQHandler+0x98a>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 823f 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2204      	movs	r2, #4
 8002a56:	409a      	lsls	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80cd 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80c7 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	2204      	movs	r2, #4
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d049      	beq.n	8002b1c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8210 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002aa4:	e20a      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8206 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ab8:	e200      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
 8002aba:	bf00      	nop
 8002abc:	40020010 	.word	0x40020010
 8002ac0:	40020028 	.word	0x40020028
 8002ac4:	40020040 	.word	0x40020040
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	40020070 	.word	0x40020070
 8002ad0:	40020088 	.word	0x40020088
 8002ad4:	400200a0 	.word	0x400200a0
 8002ad8:	400200b8 	.word	0x400200b8
 8002adc:	40020410 	.word	0x40020410
 8002ae0:	40020428 	.word	0x40020428
 8002ae4:	40020440 	.word	0x40020440
 8002ae8:	40020458 	.word	0x40020458
 8002aec:	40020470 	.word	0x40020470
 8002af0:	40020488 	.word	0x40020488
 8002af4:	400204a0 	.word	0x400204a0
 8002af8:	400204b8 	.word	0x400204b8
 8002afc:	58025408 	.word	0x58025408
 8002b00:	5802541c 	.word	0x5802541c
 8002b04:	58025430 	.word	0x58025430
 8002b08:	58025444 	.word	0x58025444
 8002b0c:	58025458 	.word	0x58025458
 8002b10:	5802546c 	.word	0x5802546c
 8002b14:	58025480 	.word	0x58025480
 8002b18:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d160      	bne.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d04a      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a7d      	ldr	r2, [pc, #500]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d045      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d040      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7a      	ldr	r2, [pc, #488]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d03b      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a79      	ldr	r2, [pc, #484]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d036      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a77      	ldr	r2, [pc, #476]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d031      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a76      	ldr	r2, [pc, #472]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d02c      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a74      	ldr	r2, [pc, #464]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d027      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a73      	ldr	r2, [pc, #460]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d022      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a71      	ldr	r2, [pc, #452]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01d      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a70      	ldr	r2, [pc, #448]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d018      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a6e      	ldr	r2, [pc, #440]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d013      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a6d      	ldr	r2, [pc, #436]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a6b      	ldr	r2, [pc, #428]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d009      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d004      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a68      	ldr	r2, [pc, #416]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0xb24>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0208 	bic.w	r2, r2, #8
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	e007      	b.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0204 	bic.w	r2, r2, #4
 8002be6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8165 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bfa:	e15f      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2202      	movs	r2, #2
 8002c06:	409a      	lsls	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80c5 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80bf 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2202      	movs	r2, #2
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d018      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 813a 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c54:	e134      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8130 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c68:	e12a      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f040 8089 	bne.w	8002d88 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d04a      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a29      	ldr	r2, [pc, #164]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d045      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d040      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a26      	ldr	r2, [pc, #152]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d03b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d036      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d02c      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a20      	ldr	r2, [pc, #128]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d027      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1f      	ldr	r2, [pc, #124]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01d      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d018      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a17      	ldr	r2, [pc, #92]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a14      	ldr	r2, [pc, #80]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d128      	bne.n	8002d68 <HAL_DMA_IRQHandler+0xcb4>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0214 	bic.w	r2, r2, #20
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e027      	b.n	8002d78 <HAL_DMA_IRQHandler+0xcc4>
 8002d28:	40020010 	.word	0x40020010
 8002d2c:	40020028 	.word	0x40020028
 8002d30:	40020040 	.word	0x40020040
 8002d34:	40020058 	.word	0x40020058
 8002d38:	40020070 	.word	0x40020070
 8002d3c:	40020088 	.word	0x40020088
 8002d40:	400200a0 	.word	0x400200a0
 8002d44:	400200b8 	.word	0x400200b8
 8002d48:	40020410 	.word	0x40020410
 8002d4c:	40020428 	.word	0x40020428
 8002d50:	40020440 	.word	0x40020440
 8002d54:	40020458 	.word	0x40020458
 8002d58:	40020470 	.word	0x40020470
 8002d5c:	40020488 	.word	0x40020488
 8002d60:	400204a0 	.word	0x400204a0
 8002d64:	400204b8 	.word	0x400204b8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 020a 	bic.w	r2, r2, #10
 8002d76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d9a:	e091      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2208      	movs	r2, #8
 8002da6:	409a      	lsls	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8088 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8082 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a41      	ldr	r2, [pc, #260]	@ (8002ec8 <HAL_DMA_IRQHandler+0xe14>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d04a      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8002ecc <HAL_DMA_IRQHandler+0xe18>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d045      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed0 <HAL_DMA_IRQHandler+0xe1c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d040      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_DMA_IRQHandler+0xe20>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d03b      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed8 <HAL_DMA_IRQHandler+0xe24>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d036      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a39      	ldr	r2, [pc, #228]	@ (8002edc <HAL_DMA_IRQHandler+0xe28>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d031      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	@ (8002ee0 <HAL_DMA_IRQHandler+0xe2c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d02c      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a36      	ldr	r2, [pc, #216]	@ (8002ee4 <HAL_DMA_IRQHandler+0xe30>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d027      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a35      	ldr	r2, [pc, #212]	@ (8002ee8 <HAL_DMA_IRQHandler+0xe34>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d022      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a33      	ldr	r2, [pc, #204]	@ (8002eec <HAL_DMA_IRQHandler+0xe38>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01d      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a32      	ldr	r2, [pc, #200]	@ (8002ef0 <HAL_DMA_IRQHandler+0xe3c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d018      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a30      	ldr	r2, [pc, #192]	@ (8002ef4 <HAL_DMA_IRQHandler+0xe40>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef8 <HAL_DMA_IRQHandler+0xe44>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00e      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a2d      	ldr	r2, [pc, #180]	@ (8002efc <HAL_DMA_IRQHandler+0xe48>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d009      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f00 <HAL_DMA_IRQHandler+0xe4c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d004      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a2a      	ldr	r2, [pc, #168]	@ (8002f04 <HAL_DMA_IRQHandler+0xe50>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d108      	bne.n	8002e70 <HAL_DMA_IRQHandler+0xdbc>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 021c 	bic.w	r2, r2, #28
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e007      	b.n	8002e80 <HAL_DMA_IRQHandler+0xdcc>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e004      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002eb8:	bf00      	nop
 8002eba:	e002      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002ec2:	3728      	adds	r7, #40	@ 0x28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8

08002f08 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7f      	ldr	r2, [pc, #508]	@ (800313c <DMA_SetConfig+0x21c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d072      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <DMA_SetConfig+0x220>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d06d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7c      	ldr	r2, [pc, #496]	@ (8003144 <DMA_SetConfig+0x224>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d068      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a7a      	ldr	r2, [pc, #488]	@ (8003148 <DMA_SetConfig+0x228>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d063      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a79      	ldr	r2, [pc, #484]	@ (800314c <DMA_SetConfig+0x22c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d05e      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a77      	ldr	r2, [pc, #476]	@ (8003150 <DMA_SetConfig+0x230>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d059      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a76      	ldr	r2, [pc, #472]	@ (8003154 <DMA_SetConfig+0x234>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d054      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a74      	ldr	r2, [pc, #464]	@ (8003158 <DMA_SetConfig+0x238>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d04f      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a73      	ldr	r2, [pc, #460]	@ (800315c <DMA_SetConfig+0x23c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d04a      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a71      	ldr	r2, [pc, #452]	@ (8003160 <DMA_SetConfig+0x240>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d045      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a70      	ldr	r2, [pc, #448]	@ (8003164 <DMA_SetConfig+0x244>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d040      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <DMA_SetConfig+0x248>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d03b      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800316c <DMA_SetConfig+0x24c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d036      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003170 <DMA_SetConfig+0x250>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d031      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6a      	ldr	r2, [pc, #424]	@ (8003174 <DMA_SetConfig+0x254>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d02c      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a68      	ldr	r2, [pc, #416]	@ (8003178 <DMA_SetConfig+0x258>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d027      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a67      	ldr	r2, [pc, #412]	@ (800317c <DMA_SetConfig+0x25c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a65      	ldr	r2, [pc, #404]	@ (8003180 <DMA_SetConfig+0x260>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a64      	ldr	r2, [pc, #400]	@ (8003184 <DMA_SetConfig+0x264>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a62      	ldr	r2, [pc, #392]	@ (8003188 <DMA_SetConfig+0x268>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a61      	ldr	r2, [pc, #388]	@ (800318c <DMA_SetConfig+0x26c>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00e      	beq.n	800302a <DMA_SetConfig+0x10a>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a5f      	ldr	r2, [pc, #380]	@ (8003190 <DMA_SetConfig+0x270>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d009      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a5e      	ldr	r2, [pc, #376]	@ (8003194 <DMA_SetConfig+0x274>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d004      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a5c      	ldr	r2, [pc, #368]	@ (8003198 <DMA_SetConfig+0x278>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d101      	bne.n	800302e <DMA_SetConfig+0x10e>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <DMA_SetConfig+0x110>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800303c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800304e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a39      	ldr	r2, [pc, #228]	@ (800313c <DMA_SetConfig+0x21c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d04a      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <DMA_SetConfig+0x220>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d045      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a36      	ldr	r2, [pc, #216]	@ (8003144 <DMA_SetConfig+0x224>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d040      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a35      	ldr	r2, [pc, #212]	@ (8003148 <DMA_SetConfig+0x228>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d03b      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a33      	ldr	r2, [pc, #204]	@ (800314c <DMA_SetConfig+0x22c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d036      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <DMA_SetConfig+0x230>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d031      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a30      	ldr	r2, [pc, #192]	@ (8003154 <DMA_SetConfig+0x234>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02c      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2f      	ldr	r2, [pc, #188]	@ (8003158 <DMA_SetConfig+0x238>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d027      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <DMA_SetConfig+0x23c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d022      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <DMA_SetConfig+0x240>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d01d      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003164 <DMA_SetConfig+0x244>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d018      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a29      	ldr	r2, [pc, #164]	@ (8003168 <DMA_SetConfig+0x248>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d013      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a27      	ldr	r2, [pc, #156]	@ (800316c <DMA_SetConfig+0x24c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00e      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <DMA_SetConfig+0x250>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d009      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a24      	ldr	r2, [pc, #144]	@ (8003174 <DMA_SetConfig+0x254>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <DMA_SetConfig+0x258>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <DMA_SetConfig+0x1d4>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <DMA_SetConfig+0x1d6>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d059      	beq.n	80031ae <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	223f      	movs	r2, #63	@ 0x3f
 8003104:	409a      	lsls	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003118:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b40      	cmp	r3, #64	@ 0x40
 8003128:	d138      	bne.n	800319c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800313a:	e086      	b.n	800324a <DMA_SetConfig+0x32a>
 800313c:	40020010 	.word	0x40020010
 8003140:	40020028 	.word	0x40020028
 8003144:	40020040 	.word	0x40020040
 8003148:	40020058 	.word	0x40020058
 800314c:	40020070 	.word	0x40020070
 8003150:	40020088 	.word	0x40020088
 8003154:	400200a0 	.word	0x400200a0
 8003158:	400200b8 	.word	0x400200b8
 800315c:	40020410 	.word	0x40020410
 8003160:	40020428 	.word	0x40020428
 8003164:	40020440 	.word	0x40020440
 8003168:	40020458 	.word	0x40020458
 800316c:	40020470 	.word	0x40020470
 8003170:	40020488 	.word	0x40020488
 8003174:	400204a0 	.word	0x400204a0
 8003178:	400204b8 	.word	0x400204b8
 800317c:	58025408 	.word	0x58025408
 8003180:	5802541c 	.word	0x5802541c
 8003184:	58025430 	.word	0x58025430
 8003188:	58025444 	.word	0x58025444
 800318c:	58025458 	.word	0x58025458
 8003190:	5802546c 	.word	0x5802546c
 8003194:	58025480 	.word	0x58025480
 8003198:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	e04d      	b.n	800324a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x338>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d022      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01d      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x340>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d018      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x344>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x348>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00e      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <DMA_SetConfig+0x34c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d009      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <DMA_SetConfig+0x350>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d004      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <DMA_SetConfig+0x354>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <DMA_SetConfig+0x2e2>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <DMA_SetConfig+0x2e4>
 8003202:	2300      	movs	r3, #0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	2201      	movs	r2, #1
 8003212:	409a      	lsls	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b40      	cmp	r3, #64	@ 0x40
 8003226:	d108      	bne.n	800323a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	60da      	str	r2, [r3, #12]
}
 8003238:	e007      	b.n	800324a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	58025408 	.word	0x58025408
 800325c:	5802541c 	.word	0x5802541c
 8003260:	58025430 	.word	0x58025430
 8003264:	58025444 	.word	0x58025444
 8003268:	58025458 	.word	0x58025458
 800326c:	5802546c 	.word	0x5802546c
 8003270:	58025480 	.word	0x58025480
 8003274:	58025494 	.word	0x58025494

08003278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	@ (8003390 <DMA_CalcBaseAndBitshift+0x118>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d04a      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a41      	ldr	r2, [pc, #260]	@ (8003394 <DMA_CalcBaseAndBitshift+0x11c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d045      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <DMA_CalcBaseAndBitshift+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d040      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3e      	ldr	r2, [pc, #248]	@ (800339c <DMA_CalcBaseAndBitshift+0x124>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d03b      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3c      	ldr	r2, [pc, #240]	@ (80033a0 <DMA_CalcBaseAndBitshift+0x128>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d036      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <DMA_CalcBaseAndBitshift+0x12c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d031      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a39      	ldr	r2, [pc, #228]	@ (80033a8 <DMA_CalcBaseAndBitshift+0x130>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d02c      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a38      	ldr	r2, [pc, #224]	@ (80033ac <DMA_CalcBaseAndBitshift+0x134>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d027      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a36      	ldr	r2, [pc, #216]	@ (80033b0 <DMA_CalcBaseAndBitshift+0x138>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d022      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <DMA_CalcBaseAndBitshift+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d01d      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a33      	ldr	r2, [pc, #204]	@ (80033b8 <DMA_CalcBaseAndBitshift+0x140>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d018      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <DMA_CalcBaseAndBitshift+0x144>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d013      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a30      	ldr	r2, [pc, #192]	@ (80033c0 <DMA_CalcBaseAndBitshift+0x148>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00e      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2f      	ldr	r2, [pc, #188]	@ (80033c4 <DMA_CalcBaseAndBitshift+0x14c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d009      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <DMA_CalcBaseAndBitshift+0x150>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a2c      	ldr	r2, [pc, #176]	@ (80033cc <DMA_CalcBaseAndBitshift+0x154>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d101      	bne.n	8003324 <DMA_CalcBaseAndBitshift+0xac>
 8003320:	2301      	movs	r3, #1
 8003322:	e000      	b.n	8003326 <DMA_CalcBaseAndBitshift+0xae>
 8003324:	2300      	movs	r3, #0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d024      	beq.n	8003374 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3b10      	subs	r3, #16
 8003332:	4a27      	ldr	r2, [pc, #156]	@ (80033d0 <DMA_CalcBaseAndBitshift+0x158>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	4a24      	ldr	r2, [pc, #144]	@ (80033d4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	461a      	mov	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d908      	bls.n	8003364 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b1f      	ldr	r3, [pc, #124]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800335a:	4013      	ands	r3, r2
 800335c:	1d1a      	adds	r2, r3, #4
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	659a      	str	r2, [r3, #88]	@ 0x58
 8003362:	e00d      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	4b1b      	ldr	r3, [pc, #108]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800336c:	4013      	ands	r3, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6593      	str	r3, [r2, #88]	@ 0x58
 8003372:	e005      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020010 	.word	0x40020010
 8003394:	40020028 	.word	0x40020028
 8003398:	40020040 	.word	0x40020040
 800339c:	40020058 	.word	0x40020058
 80033a0:	40020070 	.word	0x40020070
 80033a4:	40020088 	.word	0x40020088
 80033a8:	400200a0 	.word	0x400200a0
 80033ac:	400200b8 	.word	0x400200b8
 80033b0:	40020410 	.word	0x40020410
 80033b4:	40020428 	.word	0x40020428
 80033b8:	40020440 	.word	0x40020440
 80033bc:	40020458 	.word	0x40020458
 80033c0:	40020470 	.word	0x40020470
 80033c4:	40020488 	.word	0x40020488
 80033c8:	400204a0 	.word	0x400204a0
 80033cc:	400204b8 	.word	0x400204b8
 80033d0:	aaaaaaab 	.word	0xaaaaaaab
 80033d4:	0801768c 	.word	0x0801768c
 80033d8:	fffffc00 	.word	0xfffffc00

080033dc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d120      	bne.n	8003432 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d858      	bhi.n	80034aa <DMA_CheckFifoParam+0xce>
 80033f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <DMA_CheckFifoParam+0x24>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003411 	.word	0x08003411
 8003404:	08003423 	.word	0x08003423
 8003408:	08003411 	.word	0x08003411
 800340c:	080034ab 	.word	0x080034ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d048      	beq.n	80034ae <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003420:	e045      	b.n	80034ae <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342a:	d142      	bne.n	80034b2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003430:	e03f      	b.n	80034b2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343a:	d123      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	2b03      	cmp	r3, #3
 8003442:	d838      	bhi.n	80034b6 <DMA_CheckFifoParam+0xda>
 8003444:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344a:	bf00      	nop
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
        break;
 8003460:	e030      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d025      	beq.n	80034ba <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003472:	e022      	b.n	80034ba <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347c:	d11f      	bne.n	80034be <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003482:	e01c      	b.n	80034be <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	2b02      	cmp	r3, #2
 800348a:	d902      	bls.n	8003492 <DMA_CheckFifoParam+0xb6>
 800348c:	2b03      	cmp	r3, #3
 800348e:	d003      	beq.n	8003498 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003490:	e018      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
        break;
 8003496:	e015      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00e      	beq.n	80034c2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
    break;
 80034a8:	e00b      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
        break;
 80034aa:	bf00      	nop
 80034ac:	e00a      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ae:	bf00      	nop
 80034b0:	e008      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b2:	bf00      	nop
 80034b4:	e006      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b6:	bf00      	nop
 80034b8:	e004      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ba:	bf00      	nop
 80034bc:	e002      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
    break;
 80034c2:	bf00      	nop
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a38      	ldr	r2, [pc, #224]	@ (80035c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d022      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a36      	ldr	r2, [pc, #216]	@ (80035cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d01d      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a35      	ldr	r2, [pc, #212]	@ (80035d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a33      	ldr	r2, [pc, #204]	@ (80035d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a32      	ldr	r2, [pc, #200]	@ (80035d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a30      	ldr	r2, [pc, #192]	@ (80035dc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a2d      	ldr	r2, [pc, #180]	@ (80035e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003536:	2300      	movs	r3, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01a      	beq.n	8003572 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3b08      	subs	r3, #8
 8003544:	4a28      	ldr	r2, [pc, #160]	@ (80035e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4b26      	ldr	r3, [pc, #152]	@ (80035ec <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	461a      	mov	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a24      	ldr	r2, [pc, #144]	@ (80035f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003560:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	2201      	movs	r2, #1
 800356a:	409a      	lsls	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003570:	e024      	b.n	80035bc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b2db      	uxtb	r3, r3
 8003578:	3b10      	subs	r3, #16
 800357a:	4a1e      	ldr	r2, [pc, #120]	@ (80035f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d806      	bhi.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d902      	bls.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3308      	adds	r3, #8
 8003598:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a16      	ldr	r2, [pc, #88]	@ (8003604 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80035ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035bc:	bf00      	nop
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	58025408 	.word	0x58025408
 80035cc:	5802541c 	.word	0x5802541c
 80035d0:	58025430 	.word	0x58025430
 80035d4:	58025444 	.word	0x58025444
 80035d8:	58025458 	.word	0x58025458
 80035dc:	5802546c 	.word	0x5802546c
 80035e0:	58025480 	.word	0x58025480
 80035e4:	58025494 	.word	0x58025494
 80035e8:	cccccccd 	.word	0xcccccccd
 80035ec:	16009600 	.word	0x16009600
 80035f0:	58025880 	.word	0x58025880
 80035f4:	aaaaaaab 	.word	0xaaaaaaab
 80035f8:	400204b8 	.word	0x400204b8
 80035fc:	4002040f 	.word	0x4002040f
 8003600:	10008200 	.word	0x10008200
 8003604:	40020880 	.word	0x40020880

08003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d04a      	beq.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b08      	cmp	r3, #8
 8003622:	d847      	bhi.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a25      	ldr	r2, [pc, #148]	@ (80036c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d022      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a24      	ldr	r2, [pc, #144]	@ (80036c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d01d      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a22      	ldr	r2, [pc, #136]	@ (80036c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d018      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d013      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00e      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1e      	ldr	r2, [pc, #120]	@ (80036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d009      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1c      	ldr	r2, [pc, #112]	@ (80036d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d004      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1b      	ldr	r2, [pc, #108]	@ (80036dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4b17      	ldr	r3, [pc, #92]	@ (80036e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a15      	ldr	r2, [pc, #84]	@ (80036e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003690:	671a      	str	r2, [r3, #112]	@ 0x70
 8003692:	e009      	b.n	80036a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	461a      	mov	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80036a6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	2201      	movs	r2, #1
 80036ae:	409a      	lsls	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	58025408 	.word	0x58025408
 80036c4:	5802541c 	.word	0x5802541c
 80036c8:	58025430 	.word	0x58025430
 80036cc:	58025444 	.word	0x58025444
 80036d0:	58025458 	.word	0x58025458
 80036d4:	5802546c 	.word	0x5802546c
 80036d8:	58025480 	.word	0x58025480
 80036dc:	58025494 	.word	0x58025494
 80036e0:	1600963f 	.word	0x1600963f
 80036e4:	58025940 	.word	0x58025940
 80036e8:	1000823f 	.word	0x1000823f
 80036ec:	40020940 	.word	0x40020940

080036f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b089      	sub	sp, #36	@ 0x24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80036fe:	4b89      	ldr	r3, [pc, #548]	@ (8003924 <HAL_GPIO_Init+0x234>)
 8003700:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003702:	e194      	b.n	8003a2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8186 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d005      	beq.n	8003734 <HAL_GPIO_Init+0x44>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d130      	bne.n	8003796 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800376a:	2201      	movs	r2, #1
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	f003 0201 	and.w	r2, r3, #1
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d017      	beq.n	80037d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d123      	bne.n	8003826 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	08da      	lsrs	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3208      	adds	r2, #8
 80037e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	220f      	movs	r2, #15
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	08da      	lsrs	r2, r3, #3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3208      	adds	r2, #8
 8003820:	69b9      	ldr	r1, [r7, #24]
 8003822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	2203      	movs	r2, #3
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0203 	and.w	r2, r3, #3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80e0 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003868:	4b2f      	ldr	r3, [pc, #188]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800386a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800386e:	4a2e      	ldr	r2, [pc, #184]	@ (8003928 <HAL_GPIO_Init+0x238>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003878:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800387a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a29      	ldr	r2, [pc, #164]	@ (800392c <HAL_GPIO_Init+0x23c>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a20      	ldr	r2, [pc, #128]	@ (8003930 <HAL_GPIO_Init+0x240>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d052      	beq.n	8003958 <HAL_GPIO_Init+0x268>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003934 <HAL_GPIO_Init+0x244>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d031      	beq.n	800391e <HAL_GPIO_Init+0x22e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_GPIO_Init+0x248>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d02b      	beq.n	800391a <HAL_GPIO_Init+0x22a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <HAL_GPIO_Init+0x24c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d025      	beq.n	8003916 <HAL_GPIO_Init+0x226>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_GPIO_Init+0x250>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d01f      	beq.n	8003912 <HAL_GPIO_Init+0x222>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003944 <HAL_GPIO_Init+0x254>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_Init+0x21e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003948 <HAL_GPIO_Init+0x258>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_Init+0x21a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_GPIO_Init+0x25c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_Init+0x216>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a18      	ldr	r2, [pc, #96]	@ (8003950 <HAL_GPIO_Init+0x260>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_Init+0x212>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a17      	ldr	r2, [pc, #92]	@ (8003954 <HAL_GPIO_Init+0x264>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_Init+0x20e>
 80038fa:	2309      	movs	r3, #9
 80038fc:	e02d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 80038fe:	230a      	movs	r3, #10
 8003900:	e02b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003902:	2308      	movs	r3, #8
 8003904:	e029      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003906:	2307      	movs	r3, #7
 8003908:	e027      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390a:	2306      	movs	r3, #6
 800390c:	e025      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390e:	2305      	movs	r3, #5
 8003910:	e023      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003912:	2304      	movs	r3, #4
 8003914:	e021      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003916:	2303      	movs	r3, #3
 8003918:	e01f      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391a:	2302      	movs	r3, #2
 800391c:	e01d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391e:	2301      	movs	r3, #1
 8003920:	e01b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003922:	bf00      	nop
 8003924:	58000080 	.word	0x58000080
 8003928:	58024400 	.word	0x58024400
 800392c:	58000400 	.word	0x58000400
 8003930:	58020000 	.word	0x58020000
 8003934:	58020400 	.word	0x58020400
 8003938:	58020800 	.word	0x58020800
 800393c:	58020c00 	.word	0x58020c00
 8003940:	58021000 	.word	0x58021000
 8003944:	58021400 	.word	0x58021400
 8003948:	58021800 	.word	0x58021800
 800394c:	58021c00 	.word	0x58021c00
 8003950:	58022000 	.word	0x58022000
 8003954:	58022400 	.word	0x58022400
 8003958:	2300      	movs	r3, #0
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	f002 0203 	and.w	r2, r2, #3
 8003960:	0092      	lsls	r2, r2, #2
 8003962:	4093      	lsls	r3, r2
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800396a:	4938      	ldr	r1, [pc, #224]	@ (8003a4c <HAL_GPIO_Init+0x35c>)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	089b      	lsrs	r3, r3, #2
 8003970:	3302      	adds	r3, #2
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800399e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	43db      	mvns	r3, r3
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4013      	ands	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f47f ae63 	bne.w	8003704 <HAL_GPIO_Init+0x14>
  }
}
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
 8003a42:	3724      	adds	r7, #36	@ 0x24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	58000400 	.word	0x58000400

08003a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a60:	787b      	ldrb	r3, [r7, #1]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a66:	887a      	ldrh	r2, [r7, #2]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a6c:	e003      	b.n	8003a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	041a      	lsls	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	619a      	str	r2, [r3, #24]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a94:	887a      	ldrh	r2, [r7, #2]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	041a      	lsls	r2, r3, #16
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	43d9      	mvns	r1, r3
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	619a      	str	r2, [r3, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b084      	sub	sp, #16
 8003aba:	af02      	add	r7, sp, #8
 8003abc:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e04f      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d106      	bne.n	8003ae2 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f012 f82b 	bl	8015b38 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f00a f8cb 	bl	800dc8a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	7c1a      	ldrb	r2, [r3, #16]
 8003afc:	f88d 2000 	strb.w	r2, [sp]
 8003b00:	3304      	adds	r3, #4
 8003b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b04:	f009 ff9c 	bl	800da40 <USB_CoreInit>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d005      	beq.n	8003b1a <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2202      	movs	r2, #2
 8003b12:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e026      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2101      	movs	r1, #1
 8003b20:	4618      	mov	r0, r3
 8003b22:	f00a f8c3 	bl	800dcac <USB_SetCurrentMode>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e017      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	7c1a      	ldrb	r2, [r3, #16]
 8003b40:	f88d 2000 	strb.w	r2, [sp]
 8003b44:	3304      	adds	r3, #4
 8003b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b48:	f00b faf2 	bl	800f130 <USB_HostInit>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d005      	beq.n	8003b5e <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e004      	b.n	8003b68 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003b70:	b590      	push	{r4, r7, lr}
 8003b72:	b08b      	sub	sp, #44	@ 0x2c
 8003b74:	af04      	add	r7, sp, #16
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	4608      	mov	r0, r1
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	4603      	mov	r3, r0
 8003b80:	70fb      	strb	r3, [r7, #3]
 8003b82:	460b      	mov	r3, r1
 8003b84:	70bb      	strb	r3, [r7, #2]
 8003b86:	4613      	mov	r3, r2
 8003b88:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003b8a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003b8c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_HCD_HC_Init+0x2c>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e09d      	b.n	8003cd8 <HAL_HCD_HC_Init+0x168>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	1a9b      	subs	r3, r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	3319      	adds	r3, #25
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	1a9b      	subs	r3, r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3314      	adds	r3, #20
 8003bc8:	787a      	ldrb	r2, [r7, #1]
 8003bca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003bcc:	78fa      	ldrb	r2, [r7, #3]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	1a9b      	subs	r3, r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	3315      	adds	r3, #21
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003be0:	78fa      	ldrb	r2, [r7, #3]
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	3326      	adds	r3, #38	@ 0x26
 8003bf0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003bf4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003bf6:	78fa      	ldrb	r2, [r7, #3]
 8003bf8:	78bb      	ldrb	r3, [r7, #2]
 8003bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bfe:	b2d8      	uxtb	r0, r3
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	011b      	lsls	r3, r3, #4
 8003c06:	1a9b      	subs	r3, r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	3316      	adds	r3, #22
 8003c0e:	4602      	mov	r2, r0
 8003c10:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003c12:	78fb      	ldrb	r3, [r7, #3]
 8003c14:	4619      	mov	r1, r3
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fbc8 	bl	80043ac <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003c1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	da0a      	bge.n	8003c3a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	3317      	adds	r3, #23
 8003c34:	2201      	movs	r2, #1
 8003c36:	701a      	strb	r2, [r3, #0]
 8003c38:	e009      	b.n	8003c4e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	3317      	adds	r3, #23
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f00b fbb6 	bl	800f3c4 <USB_GetHostSpeed>
 8003c58:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003c5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d10b      	bne.n	8003c7a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003c62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d107      	bne.n	8003c7a <HAL_HCD_HC_Init+0x10a>
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d104      	bne.n	8003c7a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	2bbc      	cmp	r3, #188	@ 0xbc
 8003c74:	d901      	bls.n	8003c7a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003c76:	23bc      	movs	r3, #188	@ 0xbc
 8003c78:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003c7a:	78fa      	ldrb	r2, [r7, #3]
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	3318      	adds	r3, #24
 8003c8a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003c8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003c90:	78fa      	ldrb	r2, [r7, #3]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	b298      	uxth	r0, r3
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	3328      	adds	r3, #40	@ 0x28
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6818      	ldr	r0, [r3, #0]
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	787c      	ldrb	r4, [r7, #1]
 8003cb2:	78ba      	ldrb	r2, [r7, #2]
 8003cb4:	78f9      	ldrb	r1, [r7, #3]
 8003cb6:	9302      	str	r3, [sp, #8]
 8003cb8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003cbc:	9301      	str	r3, [sp, #4]
 8003cbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	4623      	mov	r3, r4
 8003cc6:	f00b fba5 	bl	800f414 <USB_HC_Init>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	371c      	adds	r7, #28
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd90      	pop	{r4, r7, pc}

08003ce0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d101      	bne.n	8003cfe <HAL_HCD_HC_Halt+0x1e>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e00f      	b.n	8003d1e <HAL_HCD_HC_Halt+0x3e>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	78fa      	ldrb	r2, [r7, #3]
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f00b ff25 	bl	800fb5e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
	...

08003d28 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	4608      	mov	r0, r1
 8003d32:	4611      	mov	r1, r2
 8003d34:	461a      	mov	r2, r3
 8003d36:	4603      	mov	r3, r0
 8003d38:	70fb      	strb	r3, [r7, #3]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	70bb      	strb	r3, [r7, #2]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003d42:	78fa      	ldrb	r2, [r7, #3]
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	4613      	mov	r3, r2
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	1a9b      	subs	r3, r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	440b      	add	r3, r1
 8003d50:	3317      	adds	r3, #23
 8003d52:	78ba      	ldrb	r2, [r7, #2]
 8003d54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003d56:	78fa      	ldrb	r2, [r7, #3]
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	3326      	adds	r3, #38	@ 0x26
 8003d66:	787a      	ldrb	r2, [r7, #1]
 8003d68:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003d6a:	7c3b      	ldrb	r3, [r7, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d114      	bne.n	8003d9a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	332a      	adds	r3, #42	@ 0x2a
 8003d80:	2203      	movs	r2, #3
 8003d82:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003d84:	78fa      	ldrb	r2, [r7, #3]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	3319      	adds	r3, #25
 8003d94:	7f3a      	ldrb	r2, [r7, #28]
 8003d96:	701a      	strb	r2, [r3, #0]
 8003d98:	e009      	b.n	8003dae <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	1a9b      	subs	r3, r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	332a      	adds	r3, #42	@ 0x2a
 8003daa:	2202      	movs	r2, #2
 8003dac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003dae:	787b      	ldrb	r3, [r7, #1]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	f200 8102 	bhi.w	8003fba <HAL_HCD_HC_SubmitRequest+0x292>
 8003db6:	a201      	add	r2, pc, #4	@ (adr r2, 8003dbc <HAL_HCD_HC_SubmitRequest+0x94>)
 8003db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003fa5 	.word	0x08003fa5
 8003dc4:	08003e91 	.word	0x08003e91
 8003dc8:	08003f1b 	.word	0x08003f1b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003dcc:	7c3b      	ldrb	r3, [r7, #16]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	f040 80f5 	bne.w	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003dd4:	78bb      	ldrb	r3, [r7, #2]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d12d      	bne.n	8003e36 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003dda:	8b3b      	ldrh	r3, [r7, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d109      	bne.n	8003df4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003de0:	78fa      	ldrb	r2, [r7, #3]
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	4613      	mov	r3, r2
 8003de6:	011b      	lsls	r3, r3, #4
 8003de8:	1a9b      	subs	r3, r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	333d      	adds	r3, #61	@ 0x3d
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003df4:	78fa      	ldrb	r2, [r7, #3]
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	1a9b      	subs	r3, r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	333d      	adds	r3, #61	@ 0x3d
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10a      	bne.n	8003e20 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	332a      	adds	r3, #42	@ 0x2a
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003e1e:	e0ce      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	4613      	mov	r3, r2
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	1a9b      	subs	r3, r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	332a      	adds	r3, #42	@ 0x2a
 8003e30:	2202      	movs	r2, #2
 8003e32:	701a      	strb	r2, [r3, #0]
      break;
 8003e34:	e0c3      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	011b      	lsls	r3, r3, #4
 8003e3e:	1a9b      	subs	r3, r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	440b      	add	r3, r1
 8003e44:	331a      	adds	r3, #26
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	f040 80b8 	bne.w	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003e4e:	78fa      	ldrb	r2, [r7, #3]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	440b      	add	r3, r1
 8003e5c:	333c      	adds	r3, #60	@ 0x3c
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003e64:	78fa      	ldrb	r2, [r7, #3]
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	1a9b      	subs	r3, r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	440b      	add	r3, r1
 8003e72:	332a      	adds	r3, #42	@ 0x2a
 8003e74:	2200      	movs	r2, #0
 8003e76:	701a      	strb	r2, [r3, #0]
      break;
 8003e78:	e0a1      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	1a9b      	subs	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	440b      	add	r3, r1
 8003e88:	332a      	adds	r3, #42	@ 0x2a
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	701a      	strb	r2, [r3, #0]
      break;
 8003e8e:	e096      	b.n	8003fbe <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003e90:	78bb      	ldrb	r3, [r7, #2]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d120      	bne.n	8003ed8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003e96:	78fa      	ldrb	r2, [r7, #3]
 8003e98:	6879      	ldr	r1, [r7, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	333d      	adds	r3, #61	@ 0x3d
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10a      	bne.n	8003ec2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003eac:	78fa      	ldrb	r2, [r7, #3]
 8003eae:	6879      	ldr	r1, [r7, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	332a      	adds	r3, #42	@ 0x2a
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003ec0:	e07e      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ec2:	78fa      	ldrb	r2, [r7, #3]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	011b      	lsls	r3, r3, #4
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	332a      	adds	r3, #42	@ 0x2a
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	701a      	strb	r2, [r3, #0]
      break;
 8003ed6:	e073      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003ed8:	78fa      	ldrb	r2, [r7, #3]
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	1a9b      	subs	r3, r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	333c      	adds	r3, #60	@ 0x3c
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10a      	bne.n	8003f04 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	332a      	adds	r3, #42	@ 0x2a
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]
      break;
 8003f02:	e05d      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f04:	78fa      	ldrb	r2, [r7, #3]
 8003f06:	6879      	ldr	r1, [r7, #4]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	332a      	adds	r3, #42	@ 0x2a
 8003f14:	2202      	movs	r2, #2
 8003f16:	701a      	strb	r2, [r3, #0]
      break;
 8003f18:	e052      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003f1a:	78bb      	ldrb	r3, [r7, #2]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d120      	bne.n	8003f62 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003f20:	78fa      	ldrb	r2, [r7, #3]
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	4613      	mov	r3, r2
 8003f26:	011b      	lsls	r3, r3, #4
 8003f28:	1a9b      	subs	r3, r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	333d      	adds	r3, #61	@ 0x3d
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10a      	bne.n	8003f4c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f36:	78fa      	ldrb	r2, [r7, #3]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	011b      	lsls	r3, r3, #4
 8003f3e:	1a9b      	subs	r3, r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	332a      	adds	r3, #42	@ 0x2a
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003f4a:	e039      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	332a      	adds	r3, #42	@ 0x2a
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	701a      	strb	r2, [r3, #0]
      break;
 8003f60:	e02e      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f62:	78fa      	ldrb	r2, [r7, #3]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	1a9b      	subs	r3, r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	333c      	adds	r3, #60	@ 0x3c
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10a      	bne.n	8003f8e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f78:	78fa      	ldrb	r2, [r7, #3]
 8003f7a:	6879      	ldr	r1, [r7, #4]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	332a      	adds	r3, #42	@ 0x2a
 8003f88:	2200      	movs	r2, #0
 8003f8a:	701a      	strb	r2, [r3, #0]
      break;
 8003f8c:	e018      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	332a      	adds	r3, #42	@ 0x2a
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	701a      	strb	r2, [r3, #0]
      break;
 8003fa2:	e00d      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	332a      	adds	r3, #42	@ 0x2a
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	701a      	strb	r2, [r3, #0]
      break;
 8003fb8:	e002      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003fba:	bf00      	nop
 8003fbc:	e000      	b.n	8003fc0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003fbe:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003fc0:	78fa      	ldrb	r2, [r7, #3]
 8003fc2:	6879      	ldr	r1, [r7, #4]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	1a9b      	subs	r3, r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	332c      	adds	r3, #44	@ 0x2c
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003fd4:	78fa      	ldrb	r2, [r7, #3]
 8003fd6:	8b39      	ldrh	r1, [r7, #24]
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	1a9b      	subs	r3, r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4403      	add	r3, r0
 8003fe4:	3334      	adds	r3, #52	@ 0x34
 8003fe6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003fe8:	78fa      	ldrb	r2, [r7, #3]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	334c      	adds	r3, #76	@ 0x4c
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	3338      	adds	r3, #56	@ 0x38
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004010:	78fa      	ldrb	r2, [r7, #3]
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	3315      	adds	r3, #21
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004024:	78fa      	ldrb	r2, [r7, #3]
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	440b      	add	r3, r1
 8004032:	334d      	adds	r3, #77	@ 0x4d
 8004034:	2200      	movs	r2, #0
 8004036:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6818      	ldr	r0, [r3, #0]
 800403c:	78fa      	ldrb	r2, [r7, #3]
 800403e:	4613      	mov	r3, r2
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	1a9b      	subs	r3, r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	3310      	adds	r3, #16
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	4413      	add	r3, r2
 800404c:	1d19      	adds	r1, r3, #4
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	799b      	ldrb	r3, [r3, #6]
 8004052:	461a      	mov	r2, r3
 8004054:	f00b fb02 	bl	800f65c <USB_HC_StartXfer>
 8004058:	4603      	mov	r3, r0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop

08004064 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f00a ff96 	bl	800efac <USB_GetMode>
 8004080:	4603      	mov	r3, r0
 8004082:	2b01      	cmp	r3, #1
 8004084:	f040 80fb 	bne.w	800427e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f00a fed9 	bl	800ee44 <USB_ReadInterrupts>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	f000 80f1 	beq.w	800427c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f00a fed0 	bl	800ee44 <USB_ReadInterrupts>
 80040a4:	4603      	mov	r3, r0
 80040a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040ae:	d104      	bne.n	80040ba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80040b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f00a fec0 	bl	800ee44 <USB_ReadInterrupts>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040ce:	d104      	bne.n	80040da <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80040d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f00a feb0 	bl	800ee44 <USB_ReadInterrupts>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040ee:	d104      	bne.n	80040fa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80040f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f00a fea0 	bl	800ee44 <USB_ReadInterrupts>
 8004104:	4603      	mov	r3, r0
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b02      	cmp	r3, #2
 800410c:	d103      	bne.n	8004116 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2202      	movs	r2, #2
 8004114:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f00a fe92 	bl	800ee44 <USB_ReadInterrupts>
 8004120:	4603      	mov	r3, r0
 8004122:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004126:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800412a:	d120      	bne.n	800416e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004134:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d113      	bne.n	800416e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004146:	2110      	movs	r1, #16
 8004148:	6938      	ldr	r0, [r7, #16]
 800414a:	f009 ff59 	bl	800e000 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800414e:	6938      	ldr	r0, [r7, #16]
 8004150:	f009 ff88 	bl	800e064 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	7a5b      	ldrb	r3, [r3, #9]
 8004158:	2b02      	cmp	r3, #2
 800415a:	d105      	bne.n	8004168 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2101      	movs	r1, #1
 8004162:	4618      	mov	r0, r3
 8004164:	f00b f88e 	bl	800f284 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f011 fd75 	bl	8015c58 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f00a fe66 	bl	800ee44 <USB_ReadInterrupts>
 8004178:	4603      	mov	r3, r0
 800417a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800417e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004182:	d102      	bne.n	800418a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f001 fd4d 	bl	8005c24 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f00a fe58 	bl	800ee44 <USB_ReadInterrupts>
 8004194:	4603      	mov	r3, r0
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b08      	cmp	r3, #8
 800419c:	d106      	bne.n	80041ac <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f011 fd3e 	bl	8015c20 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2208      	movs	r2, #8
 80041aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f00a fe47 	bl	800ee44 <USB_ReadInterrupts>
 80041b6:	4603      	mov	r3, r0
 80041b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041c0:	d139      	bne.n	8004236 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f00b fcb8 	bl	800fb3c <USB_HC_ReadInterrupt>
 80041cc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80041ce:	2300      	movs	r3, #0
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	e025      	b.n	8004220 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d018      	beq.n	800421a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	015a      	lsls	r2, r3, #5
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	4413      	add	r3, r2
 80041f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041fe:	d106      	bne.n	800420e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	b2db      	uxtb	r3, r3
 8004204:	4619      	mov	r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f905 	bl	8004416 <HCD_HC_IN_IRQHandler>
 800420c:	e005      	b.n	800421a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	b2db      	uxtb	r3, r3
 8004212:	4619      	mov	r1, r3
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 ff67 	bl	80050e8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	3301      	adds	r3, #1
 800421e:	617b      	str	r3, [r7, #20]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	795b      	ldrb	r3, [r3, #5]
 8004224:	461a      	mov	r2, r3
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	4293      	cmp	r3, r2
 800422a:	d3d3      	bcc.n	80041d4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004234:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4618      	mov	r0, r3
 800423c:	f00a fe02 	bl	800ee44 <USB_ReadInterrupts>
 8004240:	4603      	mov	r3, r0
 8004242:	f003 0310 	and.w	r3, r3, #16
 8004246:	2b10      	cmp	r3, #16
 8004248:	d101      	bne.n	800424e <HAL_HCD_IRQHandler+0x1ea>
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <HAL_HCD_IRQHandler+0x1ec>
 800424e:	2300      	movs	r3, #0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d014      	beq.n	800427e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0210 	bic.w	r2, r2, #16
 8004262:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f001 fbfe 	bl	8005a66 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	699a      	ldr	r2, [r3, #24]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f042 0210 	orr.w	r2, r2, #16
 8004278:	619a      	str	r2, [r3, #24]
 800427a:	e000      	b.n	800427e <HAL_HCD_IRQHandler+0x21a>
      return;
 800427c:	bf00      	nop
    }
  }
}
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_HCD_Start+0x16>
 8004296:	2302      	movs	r3, #2
 8004298:	e013      	b.n	80042c2 <HAL_HCD_Start+0x3e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2101      	movs	r1, #1
 80042a8:	4618      	mov	r0, r3
 80042aa:	f00b f852 	bl	800f352 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f009 fcd8 	bl	800dc68 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_HCD_Stop+0x16>
 80042dc:	2302      	movs	r3, #2
 80042de:	e00d      	b.n	80042fc <HAL_HCD_Stop+0x32>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f00b fd93 	bl	800fe18 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f00a fff4 	bl	800f2fe <USB_ResetPort>
 8004316:	4603      	mov	r3, r0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3708      	adds	r7, #8
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	334c      	adds	r3, #76	@ 0x4c
 800433c:	781b      	ldrb	r3, [r3, #0]
}
 800433e:	4618      	mov	r0, r3
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800434a:	b480      	push	{r7}
 800434c:	b083      	sub	sp, #12
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	460b      	mov	r3, r1
 8004354:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004356:	78fa      	ldrb	r2, [r7, #3]
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4613      	mov	r3, r2
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	3338      	adds	r3, #56	@ 0x38
 8004366:	681b      	ldr	r3, [r3, #0]
}
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4618      	mov	r0, r3
 8004382:	f00b f836 	bl	800f3f2 <USB_GetCurrentFrame>
 8004386:	4603      	mov	r3, r0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4618      	mov	r0, r3
 800439e:	f00b f811 	bl	800f3c4 <USB_GetHostSpeed>
 80043a2:	4603      	mov	r3, r0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	460b      	mov	r3, r1
 80043b6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80043b8:	78fa      	ldrb	r2, [r7, #3]
 80043ba:	6879      	ldr	r1, [r7, #4]
 80043bc:	4613      	mov	r3, r2
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	331a      	adds	r3, #26
 80043c8:	2200      	movs	r2, #0
 80043ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80043cc:	78fa      	ldrb	r2, [r7, #3]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	4613      	mov	r3, r2
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	331b      	adds	r3, #27
 80043dc:	2200      	movs	r2, #0
 80043de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	3325      	adds	r3, #37	@ 0x25
 80043f0:	2200      	movs	r2, #0
 80043f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	3324      	adds	r3, #36	@ 0x24
 8004404:	2200      	movs	r2, #0
 8004406:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	460b      	mov	r3, r1
 8004420:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	78fa      	ldrb	r2, [r7, #3]
 8004432:	4611      	mov	r1, r2
 8004434:	4618      	mov	r0, r3
 8004436:	f00a fd18 	bl	800ee6a <USB_ReadChInterrupts>
 800443a:	4603      	mov	r3, r0
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b04      	cmp	r3, #4
 8004442:	d11a      	bne.n	800447a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	015a      	lsls	r2, r3, #5
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4413      	add	r3, r2
 800444c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004450:	461a      	mov	r2, r3
 8004452:	2304      	movs	r3, #4
 8004454:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004456:	78fa      	ldrb	r2, [r7, #3]
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	4613      	mov	r3, r2
 800445c:	011b      	lsls	r3, r3, #4
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	440b      	add	r3, r1
 8004464:	334d      	adds	r3, #77	@ 0x4d
 8004466:	2207      	movs	r2, #7
 8004468:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	78fa      	ldrb	r2, [r7, #3]
 8004470:	4611      	mov	r1, r2
 8004472:	4618      	mov	r0, r3
 8004474:	f00b fb73 	bl	800fb5e <USB_HC_Halt>
 8004478:	e09e      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	78fa      	ldrb	r2, [r7, #3]
 8004480:	4611      	mov	r1, r2
 8004482:	4618      	mov	r0, r3
 8004484:	f00a fcf1 	bl	800ee6a <USB_ReadChInterrupts>
 8004488:	4603      	mov	r3, r0
 800448a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004492:	d11b      	bne.n	80044cc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	015a      	lsls	r2, r3, #5
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	4413      	add	r3, r2
 800449c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044a0:	461a      	mov	r2, r3
 80044a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	6879      	ldr	r1, [r7, #4]
 80044ac:	4613      	mov	r3, r2
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	334d      	adds	r3, #77	@ 0x4d
 80044b8:	2208      	movs	r2, #8
 80044ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	4611      	mov	r1, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	f00b fb4a 	bl	800fb5e <USB_HC_Halt>
 80044ca:	e075      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f00a fcc8 	bl	800ee6a <USB_ReadChInterrupts>
 80044da:	4603      	mov	r3, r0
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b08      	cmp	r3, #8
 80044e2:	d11a      	bne.n	800451a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	461a      	mov	r2, r3
 80044f2:	2308      	movs	r3, #8
 80044f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	334d      	adds	r3, #77	@ 0x4d
 8004506:	2206      	movs	r2, #6
 8004508:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	4611      	mov	r1, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f00b fb23 	bl	800fb5e <USB_HC_Halt>
 8004518:	e04e      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	4611      	mov	r1, r2
 8004522:	4618      	mov	r0, r3
 8004524:	f00a fca1 	bl	800ee6a <USB_ReadChInterrupts>
 8004528:	4603      	mov	r3, r0
 800452a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004532:	d11b      	bne.n	800456c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4413      	add	r3, r2
 800453c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004540:	461a      	mov	r2, r3
 8004542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004546:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004548:	78fa      	ldrb	r2, [r7, #3]
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	4613      	mov	r3, r2
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	1a9b      	subs	r3, r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	440b      	add	r3, r1
 8004556:	334d      	adds	r3, #77	@ 0x4d
 8004558:	2209      	movs	r2, #9
 800455a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	4611      	mov	r1, r2
 8004564:	4618      	mov	r0, r3
 8004566:	f00b fafa 	bl	800fb5e <USB_HC_Halt>
 800456a:	e025      	b.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	78fa      	ldrb	r2, [r7, #3]
 8004572:	4611      	mov	r1, r2
 8004574:	4618      	mov	r0, r3
 8004576:	f00a fc78 	bl	800ee6a <USB_ReadChInterrupts>
 800457a:	4603      	mov	r3, r0
 800457c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004580:	2b80      	cmp	r3, #128	@ 0x80
 8004582:	d119      	bne.n	80045b8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004584:	78fb      	ldrb	r3, [r7, #3]
 8004586:	015a      	lsls	r2, r3, #5
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	4413      	add	r3, r2
 800458c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004590:	461a      	mov	r2, r3
 8004592:	2380      	movs	r3, #128	@ 0x80
 8004594:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	1a9b      	subs	r3, r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	334d      	adds	r3, #77	@ 0x4d
 80045a6:	2207      	movs	r2, #7
 80045a8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	78fa      	ldrb	r2, [r7, #3]
 80045b0:	4611      	mov	r1, r2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f00b fad3 	bl	800fb5e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	78fa      	ldrb	r2, [r7, #3]
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f00a fc52 	bl	800ee6a <USB_ReadChInterrupts>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d0:	d112      	bne.n	80045f8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	4611      	mov	r1, r2
 80045da:	4618      	mov	r0, r3
 80045dc:	f00b fabf 	bl	800fb5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ec:	461a      	mov	r2, r3
 80045ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045f2:	6093      	str	r3, [r2, #8]
 80045f4:	f000 bd75 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	78fa      	ldrb	r2, [r7, #3]
 80045fe:	4611      	mov	r1, r2
 8004600:	4618      	mov	r0, r3
 8004602:	f00a fc32 	bl	800ee6a <USB_ReadChInterrupts>
 8004606:	4603      	mov	r3, r0
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b01      	cmp	r3, #1
 800460e:	f040 8128 	bne.w	8004862 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004612:	78fb      	ldrb	r3, [r7, #3]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	4413      	add	r3, r2
 800461a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800461e:	461a      	mov	r2, r3
 8004620:	2320      	movs	r3, #32
 8004622:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004624:	78fa      	ldrb	r2, [r7, #3]
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	4613      	mov	r3, r2
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	440b      	add	r3, r1
 8004632:	331b      	adds	r3, #27
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d119      	bne.n	800466e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800463a:	78fa      	ldrb	r2, [r7, #3]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	440b      	add	r3, r1
 8004648:	331b      	adds	r3, #27
 800464a:	2200      	movs	r2, #0
 800464c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800464e:	78fb      	ldrb	r3, [r7, #3]
 8004650:	015a      	lsls	r2, r3, #5
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	4413      	add	r3, r2
 8004656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	78fa      	ldrb	r2, [r7, #3]
 800465e:	0151      	lsls	r1, r2, #5
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	440a      	add	r2, r1
 8004664:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800466c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	799b      	ldrb	r3, [r3, #6]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d01b      	beq.n	80046ae <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	4613      	mov	r3, r2
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	1a9b      	subs	r3, r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	440b      	add	r3, r1
 8004684:	3330      	adds	r3, #48	@ 0x30
 8004686:	6819      	ldr	r1, [r3, #0]
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800469a:	78fa      	ldrb	r2, [r7, #3]
 800469c:	1ac9      	subs	r1, r1, r3
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4403      	add	r3, r0
 80046aa:	3338      	adds	r3, #56	@ 0x38
 80046ac:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80046ae:	78fa      	ldrb	r2, [r7, #3]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	334d      	adds	r3, #77	@ 0x4d
 80046be:	2201      	movs	r2, #1
 80046c0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80046c2:	78fa      	ldrb	r2, [r7, #3]
 80046c4:	6879      	ldr	r1, [r7, #4]
 80046c6:	4613      	mov	r3, r2
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	1a9b      	subs	r3, r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	440b      	add	r3, r1
 80046d0:	3344      	adds	r3, #68	@ 0x44
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80046d6:	78fb      	ldrb	r3, [r7, #3]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e2:	461a      	mov	r2, r3
 80046e4:	2301      	movs	r3, #1
 80046e6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046e8:	78fa      	ldrb	r2, [r7, #3]
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	4613      	mov	r3, r2
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	3326      	adds	r3, #38	@ 0x26
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80046fe:	78fa      	ldrb	r2, [r7, #3]
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	4613      	mov	r3, r2
 8004704:	011b      	lsls	r3, r3, #4
 8004706:	1a9b      	subs	r3, r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	440b      	add	r3, r1
 800470c:	3326      	adds	r3, #38	@ 0x26
 800470e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004710:	2b02      	cmp	r3, #2
 8004712:	d110      	bne.n	8004736 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	78fa      	ldrb	r2, [r7, #3]
 800471a:	4611      	mov	r1, r2
 800471c:	4618      	mov	r0, r3
 800471e:	f00b fa1e 	bl	800fb5e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004722:	78fb      	ldrb	r3, [r7, #3]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4413      	add	r3, r2
 800472a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800472e:	461a      	mov	r2, r3
 8004730:	2310      	movs	r3, #16
 8004732:	6093      	str	r3, [r2, #8]
 8004734:	e03d      	b.n	80047b2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	6879      	ldr	r1, [r7, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	3326      	adds	r3, #38	@ 0x26
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	2b03      	cmp	r3, #3
 800474a:	d00a      	beq.n	8004762 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	6879      	ldr	r1, [r7, #4]
 8004750:	4613      	mov	r3, r2
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	1a9b      	subs	r3, r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	3326      	adds	r3, #38	@ 0x26
 800475c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800475e:	2b01      	cmp	r3, #1
 8004760:	d127      	bne.n	80047b2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004762:	78fb      	ldrb	r3, [r7, #3]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	4413      	add	r3, r2
 800476a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	78fa      	ldrb	r2, [r7, #3]
 8004772:	0151      	lsls	r1, r2, #5
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	440a      	add	r2, r1
 8004778:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800477c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004780:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004782:	78fa      	ldrb	r2, [r7, #3]
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	4613      	mov	r3, r2
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	334c      	adds	r3, #76	@ 0x4c
 8004792:	2201      	movs	r2, #1
 8004794:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004796:	78fa      	ldrb	r2, [r7, #3]
 8004798:	6879      	ldr	r1, [r7, #4]
 800479a:	4613      	mov	r3, r2
 800479c:	011b      	lsls	r3, r3, #4
 800479e:	1a9b      	subs	r3, r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	440b      	add	r3, r1
 80047a4:	334c      	adds	r3, #76	@ 0x4c
 80047a6:	781a      	ldrb	r2, [r3, #0]
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	4619      	mov	r1, r3
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f011 fa61 	bl	8015c74 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	799b      	ldrb	r3, [r3, #6]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d13b      	bne.n	8004832 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80047ba:	78fa      	ldrb	r2, [r7, #3]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3338      	adds	r3, #56	@ 0x38
 80047ca:	6819      	ldr	r1, [r3, #0]
 80047cc:	78fa      	ldrb	r2, [r7, #3]
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	4613      	mov	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4403      	add	r3, r0
 80047da:	3328      	adds	r3, #40	@ 0x28
 80047dc:	881b      	ldrh	r3, [r3, #0]
 80047de:	440b      	add	r3, r1
 80047e0:	1e59      	subs	r1, r3, #1
 80047e2:	78fa      	ldrb	r2, [r7, #3]
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	011b      	lsls	r3, r3, #4
 80047ea:	1a9b      	subs	r3, r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	4403      	add	r3, r0
 80047f0:	3328      	adds	r3, #40	@ 0x28
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 8470 	beq.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	6879      	ldr	r1, [r7, #4]
 8004806:	4613      	mov	r3, r2
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	440b      	add	r3, r1
 8004810:	333c      	adds	r3, #60	@ 0x3c
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	78fa      	ldrb	r2, [r7, #3]
 8004816:	f083 0301 	eor.w	r3, r3, #1
 800481a:	b2d8      	uxtb	r0, r3
 800481c:	6879      	ldr	r1, [r7, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	333c      	adds	r3, #60	@ 0x3c
 800482a:	4602      	mov	r2, r0
 800482c:	701a      	strb	r2, [r3, #0]
 800482e:	f000 bc58 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	4613      	mov	r3, r2
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	333c      	adds	r3, #60	@ 0x3c
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	78fa      	ldrb	r2, [r7, #3]
 8004846:	f083 0301 	eor.w	r3, r3, #1
 800484a:	b2d8      	uxtb	r0, r3
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	4613      	mov	r3, r2
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	1a9b      	subs	r3, r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	333c      	adds	r3, #60	@ 0x3c
 800485a:	4602      	mov	r2, r0
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	f000 bc40 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	4611      	mov	r1, r2
 800486a:	4618      	mov	r0, r3
 800486c:	f00a fafd 	bl	800ee6a <USB_ReadChInterrupts>
 8004870:	4603      	mov	r3, r0
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b20      	cmp	r3, #32
 8004878:	d131      	bne.n	80048de <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800487a:	78fb      	ldrb	r3, [r7, #3]
 800487c:	015a      	lsls	r2, r3, #5
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	4413      	add	r3, r2
 8004882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004886:	461a      	mov	r2, r3
 8004888:	2320      	movs	r3, #32
 800488a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800488c:	78fa      	ldrb	r2, [r7, #3]
 800488e:	6879      	ldr	r1, [r7, #4]
 8004890:	4613      	mov	r3, r2
 8004892:	011b      	lsls	r3, r3, #4
 8004894:	1a9b      	subs	r3, r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	440b      	add	r3, r1
 800489a:	331a      	adds	r3, #26
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	f040 841f 	bne.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80048a4:	78fa      	ldrb	r2, [r7, #3]
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	4613      	mov	r3, r2
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	1a9b      	subs	r3, r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	331b      	adds	r3, #27
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	1a9b      	subs	r3, r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334d      	adds	r3, #77	@ 0x4d
 80048c8:	2203      	movs	r2, #3
 80048ca:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	78fa      	ldrb	r2, [r7, #3]
 80048d2:	4611      	mov	r1, r2
 80048d4:	4618      	mov	r0, r3
 80048d6:	f00b f942 	bl	800fb5e <USB_HC_Halt>
 80048da:	f000 bc02 	b.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	4611      	mov	r1, r2
 80048e6:	4618      	mov	r0, r3
 80048e8:	f00a fabf 	bl	800ee6a <USB_ReadChInterrupts>
 80048ec:	4603      	mov	r3, r0
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	f040 8305 	bne.w	8004f02 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80048f8:	78fb      	ldrb	r3, [r7, #3]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004904:	461a      	mov	r2, r3
 8004906:	2302      	movs	r3, #2
 8004908:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	334d      	adds	r3, #77	@ 0x4d
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d114      	bne.n	800494a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004920:	78fa      	ldrb	r2, [r7, #3]
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	4613      	mov	r3, r2
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	1a9b      	subs	r3, r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	440b      	add	r3, r1
 800492e:	334d      	adds	r3, #77	@ 0x4d
 8004930:	2202      	movs	r2, #2
 8004932:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004934:	78fa      	ldrb	r2, [r7, #3]
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	4613      	mov	r3, r2
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	334c      	adds	r3, #76	@ 0x4c
 8004944:	2201      	movs	r2, #1
 8004946:	701a      	strb	r2, [r3, #0]
 8004948:	e2cc      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	334d      	adds	r3, #77	@ 0x4d
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	2b06      	cmp	r3, #6
 800495e:	d114      	bne.n	800498a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004960:	78fa      	ldrb	r2, [r7, #3]
 8004962:	6879      	ldr	r1, [r7, #4]
 8004964:	4613      	mov	r3, r2
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	334d      	adds	r3, #77	@ 0x4d
 8004970:	2202      	movs	r2, #2
 8004972:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	1a9b      	subs	r3, r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	334c      	adds	r3, #76	@ 0x4c
 8004984:	2205      	movs	r2, #5
 8004986:	701a      	strb	r2, [r3, #0]
 8004988:	e2ac      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800498a:	78fa      	ldrb	r2, [r7, #3]
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	1a9b      	subs	r3, r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	334d      	adds	r3, #77	@ 0x4d
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	2b07      	cmp	r3, #7
 800499e:	d00b      	beq.n	80049b8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80049a0:	78fa      	ldrb	r2, [r7, #3]
 80049a2:	6879      	ldr	r1, [r7, #4]
 80049a4:	4613      	mov	r3, r2
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	1a9b      	subs	r3, r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	334d      	adds	r3, #77	@ 0x4d
 80049b0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80049b2:	2b09      	cmp	r3, #9
 80049b4:	f040 80a6 	bne.w	8004b04 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049b8:	78fa      	ldrb	r2, [r7, #3]
 80049ba:	6879      	ldr	r1, [r7, #4]
 80049bc:	4613      	mov	r3, r2
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	440b      	add	r3, r1
 80049c6:	334d      	adds	r3, #77	@ 0x4d
 80049c8:	2202      	movs	r2, #2
 80049ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80049cc:	78fa      	ldrb	r2, [r7, #3]
 80049ce:	6879      	ldr	r1, [r7, #4]
 80049d0:	4613      	mov	r3, r2
 80049d2:	011b      	lsls	r3, r3, #4
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	440b      	add	r3, r1
 80049da:	3344      	adds	r3, #68	@ 0x44
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	1c59      	adds	r1, r3, #1
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	4613      	mov	r3, r2
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	1a9b      	subs	r3, r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4403      	add	r3, r0
 80049ec:	3344      	adds	r3, #68	@ 0x44
 80049ee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80049f0:	78fa      	ldrb	r2, [r7, #3]
 80049f2:	6879      	ldr	r1, [r7, #4]
 80049f4:	4613      	mov	r3, r2
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	1a9b      	subs	r3, r3, r2
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	440b      	add	r3, r1
 80049fe:	3344      	adds	r3, #68	@ 0x44
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d943      	bls.n	8004a8e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a06:	78fa      	ldrb	r2, [r7, #3]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3344      	adds	r3, #68	@ 0x44
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004a1a:	78fa      	ldrb	r2, [r7, #3]
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	1a9b      	subs	r3, r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	440b      	add	r3, r1
 8004a28:	331a      	adds	r3, #26
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d123      	bne.n	8004a78 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004a30:	78fa      	ldrb	r2, [r7, #3]
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	4613      	mov	r3, r2
 8004a36:	011b      	lsls	r3, r3, #4
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	331b      	adds	r3, #27
 8004a40:	2200      	movs	r2, #0
 8004a42:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004a44:	78fa      	ldrb	r2, [r7, #3]
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	1a9b      	subs	r3, r3, r2
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	440b      	add	r3, r1
 8004a52:	331c      	adds	r3, #28
 8004a54:	2200      	movs	r2, #0
 8004a56:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	0151      	lsls	r1, r2, #5
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	440a      	add	r2, r1
 8004a6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a76:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a78:	78fa      	ldrb	r2, [r7, #3]
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	334c      	adds	r3, #76	@ 0x4c
 8004a88:	2204      	movs	r2, #4
 8004a8a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a8c:	e229      	b.n	8004ee2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004a8e:	78fa      	ldrb	r2, [r7, #3]
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	4613      	mov	r3, r2
 8004a94:	011b      	lsls	r3, r3, #4
 8004a96:	1a9b      	subs	r3, r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	440b      	add	r3, r1
 8004a9c:	334c      	adds	r3, #76	@ 0x4c
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004aa2:	78fa      	ldrb	r2, [r7, #3]
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	1a9b      	subs	r3, r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3326      	adds	r3, #38	@ 0x26
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00b      	beq.n	8004ad0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	4613      	mov	r3, r2
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	440b      	add	r3, r1
 8004ac6:	3326      	adds	r3, #38	@ 0x26
 8004ac8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	f040 8209 	bne.w	8004ee2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004ad0:	78fb      	ldrb	r3, [r7, #3]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004ae6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004aee:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	015a      	lsls	r2, r3, #5
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	4413      	add	r3, r2
 8004af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004afc:	461a      	mov	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b02:	e1ee      	b.n	8004ee2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	334d      	adds	r3, #77	@ 0x4d
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	2b05      	cmp	r3, #5
 8004b18:	f040 80c8 	bne.w	8004cac <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b1c:	78fa      	ldrb	r2, [r7, #3]
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	334d      	adds	r3, #77	@ 0x4d
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004b30:	78fa      	ldrb	r2, [r7, #3]
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	4613      	mov	r3, r2
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	1a9b      	subs	r3, r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	440b      	add	r3, r1
 8004b3e:	331b      	adds	r3, #27
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	f040 81ce 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004b48:	78fa      	ldrb	r2, [r7, #3]
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	011b      	lsls	r3, r3, #4
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	3326      	adds	r3, #38	@ 0x26
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d16b      	bne.n	8004c36 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004b5e:	78fa      	ldrb	r2, [r7, #3]
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	440b      	add	r3, r1
 8004b6c:	3348      	adds	r3, #72	@ 0x48
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	1c59      	adds	r1, r3, #1
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	1a9b      	subs	r3, r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4403      	add	r3, r0
 8004b7e:	3348      	adds	r3, #72	@ 0x48
 8004b80:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004b82:	78fa      	ldrb	r2, [r7, #3]
 8004b84:	6879      	ldr	r1, [r7, #4]
 8004b86:	4613      	mov	r3, r2
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	440b      	add	r3, r1
 8004b90:	3348      	adds	r3, #72	@ 0x48
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d943      	bls.n	8004c20 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004b98:	78fa      	ldrb	r2, [r7, #3]
 8004b9a:	6879      	ldr	r1, [r7, #4]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	1a9b      	subs	r3, r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	3348      	adds	r3, #72	@ 0x48
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004bac:	78fa      	ldrb	r2, [r7, #3]
 8004bae:	6879      	ldr	r1, [r7, #4]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	1a9b      	subs	r3, r3, r2
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	440b      	add	r3, r1
 8004bba:	331b      	adds	r3, #27
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004bc0:	78fa      	ldrb	r2, [r7, #3]
 8004bc2:	6879      	ldr	r1, [r7, #4]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	440b      	add	r3, r1
 8004bce:	3344      	adds	r3, #68	@ 0x44
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d809      	bhi.n	8004bea <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004bd6:	78fa      	ldrb	r2, [r7, #3]
 8004bd8:	6879      	ldr	r1, [r7, #4]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	1a9b      	subs	r3, r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	440b      	add	r3, r1
 8004be4:	331c      	adds	r3, #28
 8004be6:	2201      	movs	r2, #1
 8004be8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004bea:	78fb      	ldrb	r3, [r7, #3]
 8004bec:	015a      	lsls	r2, r3, #5
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	78fa      	ldrb	r2, [r7, #3]
 8004bfa:	0151      	lsls	r1, r2, #5
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	440a      	add	r2, r1
 8004c00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c08:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	334c      	adds	r3, #76	@ 0x4c
 8004c1a:	2204      	movs	r2, #4
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	e014      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	4613      	mov	r3, r2
 8004c26:	011b      	lsls	r3, r3, #4
 8004c28:	1a9b      	subs	r3, r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	440b      	add	r3, r1
 8004c2e:	334c      	adds	r3, #76	@ 0x4c
 8004c30:	2202      	movs	r2, #2
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	e009      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004c36:	78fa      	ldrb	r2, [r7, #3]
 8004c38:	6879      	ldr	r1, [r7, #4]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	1a9b      	subs	r3, r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	440b      	add	r3, r1
 8004c44:	334c      	adds	r3, #76	@ 0x4c
 8004c46:	2202      	movs	r2, #2
 8004c48:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c4a:	78fa      	ldrb	r2, [r7, #3]
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	3326      	adds	r3, #38	@ 0x26
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00b      	beq.n	8004c78 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004c60:	78fa      	ldrb	r2, [r7, #3]
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	011b      	lsls	r3, r3, #4
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	3326      	adds	r3, #38	@ 0x26
 8004c70:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	f040 8136 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	015a      	lsls	r2, r3, #5
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	4413      	add	r3, r2
 8004c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c8e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004c96:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6013      	str	r3, [r2, #0]
 8004caa:	e11b      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	6879      	ldr	r1, [r7, #4]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	1a9b      	subs	r3, r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	334d      	adds	r3, #77	@ 0x4d
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b03      	cmp	r3, #3
 8004cc0:	f040 8081 	bne.w	8004dc6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cc4:	78fa      	ldrb	r2, [r7, #3]
 8004cc6:	6879      	ldr	r1, [r7, #4]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	1a9b      	subs	r3, r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	440b      	add	r3, r1
 8004cd2:	334d      	adds	r3, #77	@ 0x4d
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004cd8:	78fa      	ldrb	r2, [r7, #3]
 8004cda:	6879      	ldr	r1, [r7, #4]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	1a9b      	subs	r3, r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	331b      	adds	r3, #27
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	f040 80fa 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004cf0:	78fa      	ldrb	r2, [r7, #3]
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	1a9b      	subs	r3, r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	334c      	adds	r3, #76	@ 0x4c
 8004d00:	2202      	movs	r2, #2
 8004d02:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004d04:	78fb      	ldrb	r3, [r7, #3]
 8004d06:	015a      	lsls	r2, r3, #5
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	0151      	lsls	r1, r2, #5
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	440a      	add	r2, r1
 8004d1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d22:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	78fa      	ldrb	r2, [r7, #3]
 8004d34:	0151      	lsls	r1, r2, #5
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	440a      	add	r2, r1
 8004d3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d42:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004d44:	78fb      	ldrb	r3, [r7, #3]
 8004d46:	015a      	lsls	r2, r3, #5
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	78fa      	ldrb	r2, [r7, #3]
 8004d54:	0151      	lsls	r1, r2, #5
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	440a      	add	r2, r1
 8004d5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d5e:	f023 0320 	bic.w	r3, r3, #32
 8004d62:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d64:	78fa      	ldrb	r2, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	3326      	adds	r3, #38	@ 0x26
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00b      	beq.n	8004d92 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	3326      	adds	r3, #38	@ 0x26
 8004d8a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	f040 80a9 	bne.w	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d92:	78fb      	ldrb	r3, [r7, #3]
 8004d94:	015a      	lsls	r2, r3, #5
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004da8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004db0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004db2:	78fb      	ldrb	r3, [r7, #3]
 8004db4:	015a      	lsls	r2, r3, #5
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	4413      	add	r3, r2
 8004dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	e08e      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004dc6:	78fa      	ldrb	r2, [r7, #3]
 8004dc8:	6879      	ldr	r1, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	334d      	adds	r3, #77	@ 0x4d
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b04      	cmp	r3, #4
 8004dda:	d143      	bne.n	8004e64 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ddc:	78fa      	ldrb	r2, [r7, #3]
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	4613      	mov	r3, r2
 8004de2:	011b      	lsls	r3, r3, #4
 8004de4:	1a9b      	subs	r3, r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	440b      	add	r3, r1
 8004dea:	334d      	adds	r3, #77	@ 0x4d
 8004dec:	2202      	movs	r2, #2
 8004dee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004df0:	78fa      	ldrb	r2, [r7, #3]
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	4613      	mov	r3, r2
 8004df6:	011b      	lsls	r3, r3, #4
 8004df8:	1a9b      	subs	r3, r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	334c      	adds	r3, #76	@ 0x4c
 8004e00:	2202      	movs	r2, #2
 8004e02:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e04:	78fa      	ldrb	r2, [r7, #3]
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	3326      	adds	r3, #38	@ 0x26
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00a      	beq.n	8004e30 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e1a:	78fa      	ldrb	r2, [r7, #3]
 8004e1c:	6879      	ldr	r1, [r7, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	011b      	lsls	r3, r3, #4
 8004e22:	1a9b      	subs	r3, r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	3326      	adds	r3, #38	@ 0x26
 8004e2a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d159      	bne.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e46:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e4e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	015a      	lsls	r2, r3, #5
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	4413      	add	r3, r2
 8004e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6013      	str	r3, [r2, #0]
 8004e62:	e03f      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004e64:	78fa      	ldrb	r2, [r7, #3]
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	011b      	lsls	r3, r3, #4
 8004e6c:	1a9b      	subs	r3, r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	440b      	add	r3, r1
 8004e72:	334d      	adds	r3, #77	@ 0x4d
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d126      	bne.n	8004ec8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e7a:	78fa      	ldrb	r2, [r7, #3]
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	1a9b      	subs	r3, r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	334d      	adds	r3, #77	@ 0x4d
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004e8e:	78fa      	ldrb	r2, [r7, #3]
 8004e90:	6879      	ldr	r1, [r7, #4]
 8004e92:	4613      	mov	r3, r2
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	1a9b      	subs	r3, r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	440b      	add	r3, r1
 8004e9c:	3344      	adds	r3, #68	@ 0x44
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	1c59      	adds	r1, r3, #1
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4403      	add	r3, r0
 8004eae:	3344      	adds	r3, #68	@ 0x44
 8004eb0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004eb2:	78fa      	ldrb	r2, [r7, #3]
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	334c      	adds	r3, #76	@ 0x4c
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	701a      	strb	r2, [r3, #0]
 8004ec6:	e00d      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004ec8:	78fa      	ldrb	r2, [r7, #3]
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	1a9b      	subs	r3, r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	334d      	adds	r3, #77	@ 0x4d
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	f000 8100 	beq.w	80050e0 <HCD_HC_IN_IRQHandler+0xcca>
 8004ee0:	e000      	b.n	8004ee4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ee2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004ee4:	78fa      	ldrb	r2, [r7, #3]
 8004ee6:	6879      	ldr	r1, [r7, #4]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	334c      	adds	r3, #76	@ 0x4c
 8004ef4:	781a      	ldrb	r2, [r3, #0]
 8004ef6:	78fb      	ldrb	r3, [r7, #3]
 8004ef8:	4619      	mov	r1, r3
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f010 feba 	bl	8015c74 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004f00:	e0ef      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	78fa      	ldrb	r2, [r7, #3]
 8004f08:	4611      	mov	r1, r2
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f009 ffad 	bl	800ee6a <USB_ReadChInterrupts>
 8004f10:	4603      	mov	r3, r0
 8004f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f16:	2b40      	cmp	r3, #64	@ 0x40
 8004f18:	d12f      	bne.n	8004f7a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f1a:	78fb      	ldrb	r3, [r7, #3]
 8004f1c:	015a      	lsls	r2, r3, #5
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	4413      	add	r3, r2
 8004f22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f26:	461a      	mov	r2, r3
 8004f28:	2340      	movs	r3, #64	@ 0x40
 8004f2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004f2c:	78fa      	ldrb	r2, [r7, #3]
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	1a9b      	subs	r3, r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	440b      	add	r3, r1
 8004f3a:	334d      	adds	r3, #77	@ 0x4d
 8004f3c:	2205      	movs	r2, #5
 8004f3e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004f40:	78fa      	ldrb	r2, [r7, #3]
 8004f42:	6879      	ldr	r1, [r7, #4]
 8004f44:	4613      	mov	r3, r2
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	1a9b      	subs	r3, r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	331a      	adds	r3, #26
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d109      	bne.n	8004f6a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004f56:	78fa      	ldrb	r2, [r7, #3]
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	011b      	lsls	r3, r3, #4
 8004f5e:	1a9b      	subs	r3, r3, r2
 8004f60:	009b      	lsls	r3, r3, #2
 8004f62:	440b      	add	r3, r1
 8004f64:	3344      	adds	r3, #68	@ 0x44
 8004f66:	2200      	movs	r2, #0
 8004f68:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	78fa      	ldrb	r2, [r7, #3]
 8004f70:	4611      	mov	r1, r2
 8004f72:	4618      	mov	r0, r3
 8004f74:	f00a fdf3 	bl	800fb5e <USB_HC_Halt>
 8004f78:	e0b3      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	78fa      	ldrb	r2, [r7, #3]
 8004f80:	4611      	mov	r1, r2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f009 ff71 	bl	800ee6a <USB_ReadChInterrupts>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f003 0310 	and.w	r3, r3, #16
 8004f8e:	2b10      	cmp	r3, #16
 8004f90:	f040 80a7 	bne.w	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004f94:	78fa      	ldrb	r2, [r7, #3]
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	011b      	lsls	r3, r3, #4
 8004f9c:	1a9b      	subs	r3, r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	3326      	adds	r3, #38	@ 0x26
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	2b03      	cmp	r3, #3
 8004fa8:	d11b      	bne.n	8004fe2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004faa:	78fa      	ldrb	r2, [r7, #3]
 8004fac:	6879      	ldr	r1, [r7, #4]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	1a9b      	subs	r3, r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	3344      	adds	r3, #68	@ 0x44
 8004fba:	2200      	movs	r2, #0
 8004fbc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004fbe:	78fa      	ldrb	r2, [r7, #3]
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	334d      	adds	r3, #77	@ 0x4d
 8004fce:	2204      	movs	r2, #4
 8004fd0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	78fa      	ldrb	r2, [r7, #3]
 8004fd8:	4611      	mov	r1, r2
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f00a fdbf 	bl	800fb5e <USB_HC_Halt>
 8004fe0:	e03f      	b.n	8005062 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004fe2:	78fa      	ldrb	r2, [r7, #3]
 8004fe4:	6879      	ldr	r1, [r7, #4]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	011b      	lsls	r3, r3, #4
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	440b      	add	r3, r1
 8004ff0:	3326      	adds	r3, #38	@ 0x26
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004ff8:	78fa      	ldrb	r2, [r7, #3]
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	011b      	lsls	r3, r3, #4
 8005000:	1a9b      	subs	r3, r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	3326      	adds	r3, #38	@ 0x26
 8005008:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800500a:	2b02      	cmp	r3, #2
 800500c:	d129      	bne.n	8005062 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800500e:	78fa      	ldrb	r2, [r7, #3]
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	4613      	mov	r3, r2
 8005014:	011b      	lsls	r3, r3, #4
 8005016:	1a9b      	subs	r3, r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	3344      	adds	r3, #68	@ 0x44
 800501e:	2200      	movs	r2, #0
 8005020:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	799b      	ldrb	r3, [r3, #6]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <HCD_HC_IN_IRQHandler+0xc2a>
 800502a:	78fa      	ldrb	r2, [r7, #3]
 800502c:	6879      	ldr	r1, [r7, #4]
 800502e:	4613      	mov	r3, r2
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	1a9b      	subs	r3, r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	440b      	add	r3, r1
 8005038:	331b      	adds	r3, #27
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d110      	bne.n	8005062 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005040:	78fa      	ldrb	r2, [r7, #3]
 8005042:	6879      	ldr	r1, [r7, #4]
 8005044:	4613      	mov	r3, r2
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	334d      	adds	r3, #77	@ 0x4d
 8005050:	2204      	movs	r2, #4
 8005052:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	78fa      	ldrb	r2, [r7, #3]
 800505a:	4611      	mov	r1, r2
 800505c:	4618      	mov	r0, r3
 800505e:	f00a fd7e 	bl	800fb5e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005062:	78fa      	ldrb	r2, [r7, #3]
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	1a9b      	subs	r3, r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	440b      	add	r3, r1
 8005070:	331b      	adds	r3, #27
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d129      	bne.n	80050cc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005078:	78fa      	ldrb	r2, [r7, #3]
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	4613      	mov	r3, r2
 800507e:	011b      	lsls	r3, r3, #4
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	331b      	adds	r3, #27
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800508c:	78fb      	ldrb	r3, [r7, #3]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4413      	add	r3, r2
 8005094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	78fa      	ldrb	r2, [r7, #3]
 800509c:	0151      	lsls	r1, r2, #5
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	440a      	add	r2, r1
 80050a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050aa:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	0151      	lsls	r1, r2, #5
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	440a      	add	r2, r1
 80050c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050c6:	f043 0320 	orr.w	r3, r3, #32
 80050ca:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050d8:	461a      	mov	r2, r3
 80050da:	2310      	movs	r3, #16
 80050dc:	6093      	str	r3, [r2, #8]
 80050de:	e000      	b.n	80050e2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80050e0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80050e2:	3718      	adds	r7, #24
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	460b      	mov	r3, r1
 80050f2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	78fa      	ldrb	r2, [r7, #3]
 8005104:	4611      	mov	r1, r2
 8005106:	4618      	mov	r0, r3
 8005108:	f009 feaf 	bl	800ee6a <USB_ReadChInterrupts>
 800510c:	4603      	mov	r3, r0
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	2b04      	cmp	r3, #4
 8005114:	d11b      	bne.n	800514e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005116:	78fb      	ldrb	r3, [r7, #3]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	4413      	add	r3, r2
 800511e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005122:	461a      	mov	r2, r3
 8005124:	2304      	movs	r3, #4
 8005126:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	440b      	add	r3, r1
 8005136:	334d      	adds	r3, #77	@ 0x4d
 8005138:	2207      	movs	r2, #7
 800513a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	78fa      	ldrb	r2, [r7, #3]
 8005142:	4611      	mov	r1, r2
 8005144:	4618      	mov	r0, r3
 8005146:	f00a fd0a 	bl	800fb5e <USB_HC_Halt>
 800514a:	f000 bc89 	b.w	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	78fa      	ldrb	r2, [r7, #3]
 8005154:	4611      	mov	r1, r2
 8005156:	4618      	mov	r0, r3
 8005158:	f009 fe87 	bl	800ee6a <USB_ReadChInterrupts>
 800515c:	4603      	mov	r3, r0
 800515e:	f003 0320 	and.w	r3, r3, #32
 8005162:	2b20      	cmp	r3, #32
 8005164:	f040 8082 	bne.w	800526c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005168:	78fb      	ldrb	r3, [r7, #3]
 800516a:	015a      	lsls	r2, r3, #5
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	4413      	add	r3, r2
 8005170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005174:	461a      	mov	r2, r3
 8005176:	2320      	movs	r3, #32
 8005178:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800517a:	78fa      	ldrb	r2, [r7, #3]
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	3319      	adds	r3, #25
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d124      	bne.n	80051da <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005190:	78fa      	ldrb	r2, [r7, #3]
 8005192:	6879      	ldr	r1, [r7, #4]
 8005194:	4613      	mov	r3, r2
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	1a9b      	subs	r3, r3, r2
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	440b      	add	r3, r1
 800519e:	3319      	adds	r3, #25
 80051a0:	2200      	movs	r2, #0
 80051a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80051a4:	78fa      	ldrb	r2, [r7, #3]
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	4613      	mov	r3, r2
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	1a9b      	subs	r3, r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	440b      	add	r3, r1
 80051b2:	334c      	adds	r3, #76	@ 0x4c
 80051b4:	2202      	movs	r2, #2
 80051b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80051b8:	78fa      	ldrb	r2, [r7, #3]
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4613      	mov	r3, r2
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	334d      	adds	r3, #77	@ 0x4d
 80051c8:	2203      	movs	r2, #3
 80051ca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	78fa      	ldrb	r2, [r7, #3]
 80051d2:	4611      	mov	r1, r2
 80051d4:	4618      	mov	r0, r3
 80051d6:	f00a fcc2 	bl	800fb5e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80051da:	78fa      	ldrb	r2, [r7, #3]
 80051dc:	6879      	ldr	r1, [r7, #4]
 80051de:	4613      	mov	r3, r2
 80051e0:	011b      	lsls	r3, r3, #4
 80051e2:	1a9b      	subs	r3, r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	440b      	add	r3, r1
 80051e8:	331a      	adds	r3, #26
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	f040 8437 	bne.w	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
 80051f2:	78fa      	ldrb	r2, [r7, #3]
 80051f4:	6879      	ldr	r1, [r7, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	011b      	lsls	r3, r3, #4
 80051fa:	1a9b      	subs	r3, r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	440b      	add	r3, r1
 8005200:	331b      	adds	r3, #27
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	f040 842b 	bne.w	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800520a:	78fa      	ldrb	r2, [r7, #3]
 800520c:	6879      	ldr	r1, [r7, #4]
 800520e:	4613      	mov	r3, r2
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	1a9b      	subs	r3, r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	440b      	add	r3, r1
 8005218:	3326      	adds	r3, #38	@ 0x26
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d009      	beq.n	8005234 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005220:	78fa      	ldrb	r2, [r7, #3]
 8005222:	6879      	ldr	r1, [r7, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	331b      	adds	r3, #27
 8005230:	2201      	movs	r2, #1
 8005232:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005234:	78fa      	ldrb	r2, [r7, #3]
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	4613      	mov	r3, r2
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	1a9b      	subs	r3, r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	440b      	add	r3, r1
 8005242:	334d      	adds	r3, #77	@ 0x4d
 8005244:	2203      	movs	r2, #3
 8005246:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	78fa      	ldrb	r2, [r7, #3]
 800524e:	4611      	mov	r1, r2
 8005250:	4618      	mov	r0, r3
 8005252:	f00a fc84 	bl	800fb5e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8005256:	78fa      	ldrb	r2, [r7, #3]
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	1a9b      	subs	r3, r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	3344      	adds	r3, #68	@ 0x44
 8005266:	2200      	movs	r2, #0
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	e3f9      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	78fa      	ldrb	r2, [r7, #3]
 8005272:	4611      	mov	r1, r2
 8005274:	4618      	mov	r0, r3
 8005276:	f009 fdf8 	bl	800ee6a <USB_ReadChInterrupts>
 800527a:	4603      	mov	r3, r0
 800527c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005284:	d111      	bne.n	80052aa <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005286:	78fb      	ldrb	r3, [r7, #3]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	4413      	add	r3, r2
 800528e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005292:	461a      	mov	r2, r3
 8005294:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005298:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	78fa      	ldrb	r2, [r7, #3]
 80052a0:	4611      	mov	r1, r2
 80052a2:	4618      	mov	r0, r3
 80052a4:	f00a fc5b 	bl	800fb5e <USB_HC_Halt>
 80052a8:	e3da      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	78fa      	ldrb	r2, [r7, #3]
 80052b0:	4611      	mov	r1, r2
 80052b2:	4618      	mov	r0, r3
 80052b4:	f009 fdd9 	bl	800ee6a <USB_ReadChInterrupts>
 80052b8:	4603      	mov	r3, r0
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d168      	bne.n	8005394 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80052c2:	78fa      	ldrb	r2, [r7, #3]
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	1a9b      	subs	r3, r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	440b      	add	r3, r1
 80052d0:	3344      	adds	r3, #68	@ 0x44
 80052d2:	2200      	movs	r2, #0
 80052d4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	78fa      	ldrb	r2, [r7, #3]
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f009 fdc3 	bl	800ee6a <USB_ReadChInterrupts>
 80052e4:	4603      	mov	r3, r0
 80052e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ea:	2b40      	cmp	r3, #64	@ 0x40
 80052ec:	d112      	bne.n	8005314 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80052ee:	78fa      	ldrb	r2, [r7, #3]
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	1a9b      	subs	r3, r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	3319      	adds	r3, #25
 80052fe:	2201      	movs	r2, #1
 8005300:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005302:	78fb      	ldrb	r3, [r7, #3]
 8005304:	015a      	lsls	r2, r3, #5
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	4413      	add	r3, r2
 800530a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800530e:	461a      	mov	r2, r3
 8005310:	2340      	movs	r3, #64	@ 0x40
 8005312:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005314:	78fa      	ldrb	r2, [r7, #3]
 8005316:	6879      	ldr	r1, [r7, #4]
 8005318:	4613      	mov	r3, r2
 800531a:	011b      	lsls	r3, r3, #4
 800531c:	1a9b      	subs	r3, r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	331b      	adds	r3, #27
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d019      	beq.n	800535e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800532a:	78fa      	ldrb	r2, [r7, #3]
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	1a9b      	subs	r3, r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	331b      	adds	r3, #27
 800533a:	2200      	movs	r2, #0
 800533c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800533e:	78fb      	ldrb	r3, [r7, #3]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	4413      	add	r3, r2
 8005346:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	78fa      	ldrb	r2, [r7, #3]
 800534e:	0151      	lsls	r1, r2, #5
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	440a      	add	r2, r1
 8005354:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800535c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	4413      	add	r3, r2
 8005366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536a:	461a      	mov	r2, r3
 800536c:	2301      	movs	r3, #1
 800536e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005370:	78fa      	ldrb	r2, [r7, #3]
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	334d      	adds	r3, #77	@ 0x4d
 8005380:	2201      	movs	r2, #1
 8005382:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	4611      	mov	r1, r2
 800538c:	4618      	mov	r0, r3
 800538e:	f00a fbe6 	bl	800fb5e <USB_HC_Halt>
 8005392:	e365      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	78fa      	ldrb	r2, [r7, #3]
 800539a:	4611      	mov	r1, r2
 800539c:	4618      	mov	r0, r3
 800539e:	f009 fd64 	bl	800ee6a <USB_ReadChInterrupts>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a8:	2b40      	cmp	r3, #64	@ 0x40
 80053aa:	d139      	bne.n	8005420 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80053ac:	78fa      	ldrb	r2, [r7, #3]
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	4613      	mov	r3, r2
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	1a9b      	subs	r3, r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	334d      	adds	r3, #77	@ 0x4d
 80053bc:	2205      	movs	r2, #5
 80053be:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80053c0:	78fa      	ldrb	r2, [r7, #3]
 80053c2:	6879      	ldr	r1, [r7, #4]
 80053c4:	4613      	mov	r3, r2
 80053c6:	011b      	lsls	r3, r3, #4
 80053c8:	1a9b      	subs	r3, r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	331a      	adds	r3, #26
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d109      	bne.n	80053ea <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80053d6:	78fa      	ldrb	r2, [r7, #3]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	3319      	adds	r3, #25
 80053e6:	2201      	movs	r2, #1
 80053e8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	4613      	mov	r3, r2
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	1a9b      	subs	r3, r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	3344      	adds	r3, #68	@ 0x44
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	4611      	mov	r1, r2
 8005406:	4618      	mov	r0, r3
 8005408:	f00a fba9 	bl	800fb5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	015a      	lsls	r2, r3, #5
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	4413      	add	r3, r2
 8005414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005418:	461a      	mov	r2, r3
 800541a:	2340      	movs	r3, #64	@ 0x40
 800541c:	6093      	str	r3, [r2, #8]
 800541e:	e31f      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	78fa      	ldrb	r2, [r7, #3]
 8005426:	4611      	mov	r1, r2
 8005428:	4618      	mov	r0, r3
 800542a:	f009 fd1e 	bl	800ee6a <USB_ReadChInterrupts>
 800542e:	4603      	mov	r3, r0
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b08      	cmp	r3, #8
 8005436:	d11a      	bne.n	800546e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8005438:	78fb      	ldrb	r3, [r7, #3]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	4413      	add	r3, r2
 8005440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005444:	461a      	mov	r2, r3
 8005446:	2308      	movs	r3, #8
 8005448:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800544a:	78fa      	ldrb	r2, [r7, #3]
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	1a9b      	subs	r3, r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	440b      	add	r3, r1
 8005458:	334d      	adds	r3, #77	@ 0x4d
 800545a:	2206      	movs	r2, #6
 800545c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	4611      	mov	r1, r2
 8005466:	4618      	mov	r0, r3
 8005468:	f00a fb79 	bl	800fb5e <USB_HC_Halt>
 800546c:	e2f8      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	78fa      	ldrb	r2, [r7, #3]
 8005474:	4611      	mov	r1, r2
 8005476:	4618      	mov	r0, r3
 8005478:	f009 fcf7 	bl	800ee6a <USB_ReadChInterrupts>
 800547c:	4603      	mov	r3, r0
 800547e:	f003 0310 	and.w	r3, r3, #16
 8005482:	2b10      	cmp	r3, #16
 8005484:	d144      	bne.n	8005510 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005486:	78fa      	ldrb	r2, [r7, #3]
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	4613      	mov	r3, r2
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	3344      	adds	r3, #68	@ 0x44
 8005496:	2200      	movs	r2, #0
 8005498:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800549a:	78fa      	ldrb	r2, [r7, #3]
 800549c:	6879      	ldr	r1, [r7, #4]
 800549e:	4613      	mov	r3, r2
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	1a9b      	subs	r3, r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	440b      	add	r3, r1
 80054a8:	334d      	adds	r3, #77	@ 0x4d
 80054aa:	2204      	movs	r2, #4
 80054ac:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80054ae:	78fa      	ldrb	r2, [r7, #3]
 80054b0:	6879      	ldr	r1, [r7, #4]
 80054b2:	4613      	mov	r3, r2
 80054b4:	011b      	lsls	r3, r3, #4
 80054b6:	1a9b      	subs	r3, r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	440b      	add	r3, r1
 80054bc:	3319      	adds	r3, #25
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d114      	bne.n	80054ee <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80054c4:	78fa      	ldrb	r2, [r7, #3]
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	3318      	adds	r3, #24
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d109      	bne.n	80054ee <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80054da:	78fa      	ldrb	r2, [r7, #3]
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	1a9b      	subs	r3, r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	440b      	add	r3, r1
 80054e8:	3319      	adds	r3, #25
 80054ea:	2201      	movs	r2, #1
 80054ec:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	78fa      	ldrb	r2, [r7, #3]
 80054f4:	4611      	mov	r1, r2
 80054f6:	4618      	mov	r0, r3
 80054f8:	f00a fb31 	bl	800fb5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	015a      	lsls	r2, r3, #5
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	4413      	add	r3, r2
 8005504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005508:	461a      	mov	r2, r3
 800550a:	2310      	movs	r3, #16
 800550c:	6093      	str	r3, [r2, #8]
 800550e:	e2a7      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	78fa      	ldrb	r2, [r7, #3]
 8005516:	4611      	mov	r1, r2
 8005518:	4618      	mov	r0, r3
 800551a:	f009 fca6 	bl	800ee6a <USB_ReadChInterrupts>
 800551e:	4603      	mov	r3, r0
 8005520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005524:	2b80      	cmp	r3, #128	@ 0x80
 8005526:	f040 8083 	bne.w	8005630 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	799b      	ldrb	r3, [r3, #6]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d111      	bne.n	8005556 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005532:	78fa      	ldrb	r2, [r7, #3]
 8005534:	6879      	ldr	r1, [r7, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	1a9b      	subs	r3, r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	440b      	add	r3, r1
 8005540:	334d      	adds	r3, #77	@ 0x4d
 8005542:	2207      	movs	r2, #7
 8005544:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	78fa      	ldrb	r2, [r7, #3]
 800554c:	4611      	mov	r1, r2
 800554e:	4618      	mov	r0, r3
 8005550:	f00a fb05 	bl	800fb5e <USB_HC_Halt>
 8005554:	e062      	b.n	800561c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8005556:	78fa      	ldrb	r2, [r7, #3]
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	4613      	mov	r3, r2
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	1a9b      	subs	r3, r3, r2
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	440b      	add	r3, r1
 8005564:	3344      	adds	r3, #68	@ 0x44
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	1c59      	adds	r1, r3, #1
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	4613      	mov	r3, r2
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	1a9b      	subs	r3, r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4403      	add	r3, r0
 8005576:	3344      	adds	r3, #68	@ 0x44
 8005578:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800557a:	78fa      	ldrb	r2, [r7, #3]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	4613      	mov	r3, r2
 8005580:	011b      	lsls	r3, r3, #4
 8005582:	1a9b      	subs	r3, r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	440b      	add	r3, r1
 8005588:	3344      	adds	r3, #68	@ 0x44
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2b02      	cmp	r3, #2
 800558e:	d922      	bls.n	80055d6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005590:	78fa      	ldrb	r2, [r7, #3]
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	011b      	lsls	r3, r3, #4
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	3344      	adds	r3, #68	@ 0x44
 80055a0:	2200      	movs	r2, #0
 80055a2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80055a4:	78fa      	ldrb	r2, [r7, #3]
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	4613      	mov	r3, r2
 80055aa:	011b      	lsls	r3, r3, #4
 80055ac:	1a9b      	subs	r3, r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	440b      	add	r3, r1
 80055b2:	334c      	adds	r3, #76	@ 0x4c
 80055b4:	2204      	movs	r2, #4
 80055b6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80055b8:	78fa      	ldrb	r2, [r7, #3]
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	011b      	lsls	r3, r3, #4
 80055c0:	1a9b      	subs	r3, r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	440b      	add	r3, r1
 80055c6:	334c      	adds	r3, #76	@ 0x4c
 80055c8:	781a      	ldrb	r2, [r3, #0]
 80055ca:	78fb      	ldrb	r3, [r7, #3]
 80055cc:	4619      	mov	r1, r3
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f010 fb50 	bl	8015c74 <HAL_HCD_HC_NotifyURBChange_Callback>
 80055d4:	e022      	b.n	800561c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80055d6:	78fa      	ldrb	r2, [r7, #3]
 80055d8:	6879      	ldr	r1, [r7, #4]
 80055da:	4613      	mov	r3, r2
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	1a9b      	subs	r3, r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	440b      	add	r3, r1
 80055e4:	334c      	adds	r3, #76	@ 0x4c
 80055e6:	2202      	movs	r2, #2
 80055e8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80055ea:	78fb      	ldrb	r3, [r7, #3]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005600:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005608:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800560a:	78fb      	ldrb	r3, [r7, #3]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	4413      	add	r3, r2
 8005612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005616:	461a      	mov	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800561c:	78fb      	ldrb	r3, [r7, #3]
 800561e:	015a      	lsls	r2, r3, #5
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	4413      	add	r3, r2
 8005624:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005628:	461a      	mov	r2, r3
 800562a:	2380      	movs	r3, #128	@ 0x80
 800562c:	6093      	str	r3, [r2, #8]
 800562e:	e217      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	78fa      	ldrb	r2, [r7, #3]
 8005636:	4611      	mov	r1, r2
 8005638:	4618      	mov	r0, r3
 800563a:	f009 fc16 	bl	800ee6a <USB_ReadChInterrupts>
 800563e:	4603      	mov	r3, r0
 8005640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005648:	d11b      	bne.n	8005682 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800564a:	78fa      	ldrb	r2, [r7, #3]
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	4613      	mov	r3, r2
 8005650:	011b      	lsls	r3, r3, #4
 8005652:	1a9b      	subs	r3, r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	440b      	add	r3, r1
 8005658:	334d      	adds	r3, #77	@ 0x4d
 800565a:	2209      	movs	r2, #9
 800565c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	78fa      	ldrb	r2, [r7, #3]
 8005664:	4611      	mov	r1, r2
 8005666:	4618      	mov	r0, r3
 8005668:	f00a fa79 	bl	800fb5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800566c:	78fb      	ldrb	r3, [r7, #3]
 800566e:	015a      	lsls	r2, r3, #5
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	4413      	add	r3, r2
 8005674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005678:	461a      	mov	r2, r3
 800567a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800567e:	6093      	str	r3, [r2, #8]
 8005680:	e1ee      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	78fa      	ldrb	r2, [r7, #3]
 8005688:	4611      	mov	r1, r2
 800568a:	4618      	mov	r0, r3
 800568c:	f009 fbed 	bl	800ee6a <USB_ReadChInterrupts>
 8005690:	4603      	mov	r3, r0
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b02      	cmp	r3, #2
 8005698:	f040 81df 	bne.w	8005a5a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056a8:	461a      	mov	r2, r3
 80056aa:	2302      	movs	r3, #2
 80056ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80056ae:	78fa      	ldrb	r2, [r7, #3]
 80056b0:	6879      	ldr	r1, [r7, #4]
 80056b2:	4613      	mov	r3, r2
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	1a9b      	subs	r3, r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	440b      	add	r3, r1
 80056bc:	334d      	adds	r3, #77	@ 0x4d
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	f040 8093 	bne.w	80057ec <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80056c6:	78fa      	ldrb	r2, [r7, #3]
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	1a9b      	subs	r3, r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	440b      	add	r3, r1
 80056d4:	334d      	adds	r3, #77	@ 0x4d
 80056d6:	2202      	movs	r2, #2
 80056d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80056da:	78fa      	ldrb	r2, [r7, #3]
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	011b      	lsls	r3, r3, #4
 80056e2:	1a9b      	subs	r3, r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	440b      	add	r3, r1
 80056e8:	334c      	adds	r3, #76	@ 0x4c
 80056ea:	2201      	movs	r2, #1
 80056ec:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80056ee:	78fa      	ldrb	r2, [r7, #3]
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	4613      	mov	r3, r2
 80056f4:	011b      	lsls	r3, r3, #4
 80056f6:	1a9b      	subs	r3, r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	440b      	add	r3, r1
 80056fc:	3326      	adds	r3, #38	@ 0x26
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	2b02      	cmp	r3, #2
 8005702:	d00b      	beq.n	800571c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005704:	78fa      	ldrb	r2, [r7, #3]
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	4613      	mov	r3, r2
 800570a:	011b      	lsls	r3, r3, #4
 800570c:	1a9b      	subs	r3, r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	440b      	add	r3, r1
 8005712:	3326      	adds	r3, #38	@ 0x26
 8005714:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005716:	2b03      	cmp	r3, #3
 8005718:	f040 8190 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	799b      	ldrb	r3, [r3, #6]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d115      	bne.n	8005750 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005724:	78fa      	ldrb	r2, [r7, #3]
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	4613      	mov	r3, r2
 800572a:	011b      	lsls	r3, r3, #4
 800572c:	1a9b      	subs	r3, r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	333d      	adds	r3, #61	@ 0x3d
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	78fa      	ldrb	r2, [r7, #3]
 8005738:	f083 0301 	eor.w	r3, r3, #1
 800573c:	b2d8      	uxtb	r0, r3
 800573e:	6879      	ldr	r1, [r7, #4]
 8005740:	4613      	mov	r3, r2
 8005742:	011b      	lsls	r3, r3, #4
 8005744:	1a9b      	subs	r3, r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	440b      	add	r3, r1
 800574a:	333d      	adds	r3, #61	@ 0x3d
 800574c:	4602      	mov	r2, r0
 800574e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	799b      	ldrb	r3, [r3, #6]
 8005754:	2b01      	cmp	r3, #1
 8005756:	f040 8171 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
 800575a:	78fa      	ldrb	r2, [r7, #3]
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	4613      	mov	r3, r2
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	1a9b      	subs	r3, r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	440b      	add	r3, r1
 8005768:	3334      	adds	r3, #52	@ 0x34
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 8165 	beq.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005772:	78fa      	ldrb	r2, [r7, #3]
 8005774:	6879      	ldr	r1, [r7, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	011b      	lsls	r3, r3, #4
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	3334      	adds	r3, #52	@ 0x34
 8005782:	6819      	ldr	r1, [r3, #0]
 8005784:	78fa      	ldrb	r2, [r7, #3]
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	4613      	mov	r3, r2
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	1a9b      	subs	r3, r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4403      	add	r3, r0
 8005792:	3328      	adds	r3, #40	@ 0x28
 8005794:	881b      	ldrh	r3, [r3, #0]
 8005796:	440b      	add	r3, r1
 8005798:	1e59      	subs	r1, r3, #1
 800579a:	78fa      	ldrb	r2, [r7, #3]
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4403      	add	r3, r0
 80057a8:	3328      	adds	r3, #40	@ 0x28
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80057b0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 813f 	beq.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	333d      	adds	r3, #61	@ 0x3d
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	78fa      	ldrb	r2, [r7, #3]
 80057d2:	f083 0301 	eor.w	r3, r3, #1
 80057d6:	b2d8      	uxtb	r0, r3
 80057d8:	6879      	ldr	r1, [r7, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	440b      	add	r3, r1
 80057e4:	333d      	adds	r3, #61	@ 0x3d
 80057e6:	4602      	mov	r2, r0
 80057e8:	701a      	strb	r2, [r3, #0]
 80057ea:	e127      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80057ec:	78fa      	ldrb	r2, [r7, #3]
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	4613      	mov	r3, r2
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	1a9b      	subs	r3, r3, r2
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	334d      	adds	r3, #77	@ 0x4d
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d120      	bne.n	8005844 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005802:	78fa      	ldrb	r2, [r7, #3]
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	4613      	mov	r3, r2
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	1a9b      	subs	r3, r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	440b      	add	r3, r1
 8005810:	334d      	adds	r3, #77	@ 0x4d
 8005812:	2202      	movs	r2, #2
 8005814:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005816:	78fa      	ldrb	r2, [r7, #3]
 8005818:	6879      	ldr	r1, [r7, #4]
 800581a:	4613      	mov	r3, r2
 800581c:	011b      	lsls	r3, r3, #4
 800581e:	1a9b      	subs	r3, r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	440b      	add	r3, r1
 8005824:	331b      	adds	r3, #27
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	2b01      	cmp	r3, #1
 800582a:	f040 8107 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800582e:	78fa      	ldrb	r2, [r7, #3]
 8005830:	6879      	ldr	r1, [r7, #4]
 8005832:	4613      	mov	r3, r2
 8005834:	011b      	lsls	r3, r3, #4
 8005836:	1a9b      	subs	r3, r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	440b      	add	r3, r1
 800583c:	334c      	adds	r3, #76	@ 0x4c
 800583e:	2202      	movs	r2, #2
 8005840:	701a      	strb	r2, [r3, #0]
 8005842:	e0fb      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005844:	78fa      	ldrb	r2, [r7, #3]
 8005846:	6879      	ldr	r1, [r7, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	011b      	lsls	r3, r3, #4
 800584c:	1a9b      	subs	r3, r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	440b      	add	r3, r1
 8005852:	334d      	adds	r3, #77	@ 0x4d
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b04      	cmp	r3, #4
 8005858:	d13a      	bne.n	80058d0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800585a:	78fa      	ldrb	r2, [r7, #3]
 800585c:	6879      	ldr	r1, [r7, #4]
 800585e:	4613      	mov	r3, r2
 8005860:	011b      	lsls	r3, r3, #4
 8005862:	1a9b      	subs	r3, r3, r2
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	440b      	add	r3, r1
 8005868:	334d      	adds	r3, #77	@ 0x4d
 800586a:	2202      	movs	r2, #2
 800586c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800586e:	78fa      	ldrb	r2, [r7, #3]
 8005870:	6879      	ldr	r1, [r7, #4]
 8005872:	4613      	mov	r3, r2
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	1a9b      	subs	r3, r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	440b      	add	r3, r1
 800587c:	334c      	adds	r3, #76	@ 0x4c
 800587e:	2202      	movs	r2, #2
 8005880:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005882:	78fa      	ldrb	r2, [r7, #3]
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	4613      	mov	r3, r2
 8005888:	011b      	lsls	r3, r3, #4
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	440b      	add	r3, r1
 8005890:	331b      	adds	r3, #27
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	2b01      	cmp	r3, #1
 8005896:	f040 80d1 	bne.w	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800589a:	78fa      	ldrb	r2, [r7, #3]
 800589c:	6879      	ldr	r1, [r7, #4]
 800589e:	4613      	mov	r3, r2
 80058a0:	011b      	lsls	r3, r3, #4
 80058a2:	1a9b      	subs	r3, r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	440b      	add	r3, r1
 80058a8:	331b      	adds	r3, #27
 80058aa:	2200      	movs	r2, #0
 80058ac:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80058ae:	78fb      	ldrb	r3, [r7, #3]
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4413      	add	r3, r2
 80058b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	78fa      	ldrb	r2, [r7, #3]
 80058be:	0151      	lsls	r1, r2, #5
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	440a      	add	r2, r1
 80058c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058cc:	6053      	str	r3, [r2, #4]
 80058ce:	e0b5      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80058d0:	78fa      	ldrb	r2, [r7, #3]
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	011b      	lsls	r3, r3, #4
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	334d      	adds	r3, #77	@ 0x4d
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b05      	cmp	r3, #5
 80058e4:	d114      	bne.n	8005910 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058e6:	78fa      	ldrb	r2, [r7, #3]
 80058e8:	6879      	ldr	r1, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	334d      	adds	r3, #77	@ 0x4d
 80058f6:	2202      	movs	r2, #2
 80058f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80058fa:	78fa      	ldrb	r2, [r7, #3]
 80058fc:	6879      	ldr	r1, [r7, #4]
 80058fe:	4613      	mov	r3, r2
 8005900:	011b      	lsls	r3, r3, #4
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	440b      	add	r3, r1
 8005908:	334c      	adds	r3, #76	@ 0x4c
 800590a:	2202      	movs	r2, #2
 800590c:	701a      	strb	r2, [r3, #0]
 800590e:	e095      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005910:	78fa      	ldrb	r2, [r7, #3]
 8005912:	6879      	ldr	r1, [r7, #4]
 8005914:	4613      	mov	r3, r2
 8005916:	011b      	lsls	r3, r3, #4
 8005918:	1a9b      	subs	r3, r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	440b      	add	r3, r1
 800591e:	334d      	adds	r3, #77	@ 0x4d
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b06      	cmp	r3, #6
 8005924:	d114      	bne.n	8005950 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005926:	78fa      	ldrb	r2, [r7, #3]
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	011b      	lsls	r3, r3, #4
 800592e:	1a9b      	subs	r3, r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	334d      	adds	r3, #77	@ 0x4d
 8005936:	2202      	movs	r2, #2
 8005938:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800593a:	78fa      	ldrb	r2, [r7, #3]
 800593c:	6879      	ldr	r1, [r7, #4]
 800593e:	4613      	mov	r3, r2
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	1a9b      	subs	r3, r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	440b      	add	r3, r1
 8005948:	334c      	adds	r3, #76	@ 0x4c
 800594a:	2205      	movs	r2, #5
 800594c:	701a      	strb	r2, [r3, #0]
 800594e:	e075      	b.n	8005a3c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005950:	78fa      	ldrb	r2, [r7, #3]
 8005952:	6879      	ldr	r1, [r7, #4]
 8005954:	4613      	mov	r3, r2
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	1a9b      	subs	r3, r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	440b      	add	r3, r1
 800595e:	334d      	adds	r3, #77	@ 0x4d
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	2b07      	cmp	r3, #7
 8005964:	d00a      	beq.n	800597c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005966:	78fa      	ldrb	r2, [r7, #3]
 8005968:	6879      	ldr	r1, [r7, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	011b      	lsls	r3, r3, #4
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	440b      	add	r3, r1
 8005974:	334d      	adds	r3, #77	@ 0x4d
 8005976:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005978:	2b09      	cmp	r3, #9
 800597a:	d170      	bne.n	8005a5e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800597c:	78fa      	ldrb	r2, [r7, #3]
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	4613      	mov	r3, r2
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	1a9b      	subs	r3, r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	440b      	add	r3, r1
 800598a:	334d      	adds	r3, #77	@ 0x4d
 800598c:	2202      	movs	r2, #2
 800598e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005990:	78fa      	ldrb	r2, [r7, #3]
 8005992:	6879      	ldr	r1, [r7, #4]
 8005994:	4613      	mov	r3, r2
 8005996:	011b      	lsls	r3, r3, #4
 8005998:	1a9b      	subs	r3, r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	440b      	add	r3, r1
 800599e:	3344      	adds	r3, #68	@ 0x44
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	1c59      	adds	r1, r3, #1
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4613      	mov	r3, r2
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	1a9b      	subs	r3, r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4403      	add	r3, r0
 80059b0:	3344      	adds	r3, #68	@ 0x44
 80059b2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059b4:	78fa      	ldrb	r2, [r7, #3]
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	1a9b      	subs	r3, r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	3344      	adds	r3, #68	@ 0x44
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d914      	bls.n	80059f4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80059ca:	78fa      	ldrb	r2, [r7, #3]
 80059cc:	6879      	ldr	r1, [r7, #4]
 80059ce:	4613      	mov	r3, r2
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	1a9b      	subs	r3, r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	440b      	add	r3, r1
 80059d8:	3344      	adds	r3, #68	@ 0x44
 80059da:	2200      	movs	r2, #0
 80059dc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80059de:	78fa      	ldrb	r2, [r7, #3]
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	4613      	mov	r3, r2
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	1a9b      	subs	r3, r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	440b      	add	r3, r1
 80059ec:	334c      	adds	r3, #76	@ 0x4c
 80059ee:	2204      	movs	r2, #4
 80059f0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80059f2:	e022      	b.n	8005a3a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80059f4:	78fa      	ldrb	r2, [r7, #3]
 80059f6:	6879      	ldr	r1, [r7, #4]
 80059f8:	4613      	mov	r3, r2
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	1a9b      	subs	r3, r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	440b      	add	r3, r1
 8005a02:	334c      	adds	r3, #76	@ 0x4c
 8005a04:	2202      	movs	r2, #2
 8005a06:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005a08:	78fb      	ldrb	r3, [r7, #3]
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a1e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005a26:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005a28:	78fb      	ldrb	r3, [r7, #3]
 8005a2a:	015a      	lsls	r2, r3, #5
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	4413      	add	r3, r2
 8005a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a34:	461a      	mov	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a3a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005a3c:	78fa      	ldrb	r2, [r7, #3]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	4613      	mov	r3, r2
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	1a9b      	subs	r3, r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	334c      	adds	r3, #76	@ 0x4c
 8005a4c:	781a      	ldrb	r2, [r3, #0]
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	4619      	mov	r1, r3
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f010 f90e 	bl	8015c74 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005a58:	e002      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005a5a:	bf00      	nop
 8005a5c:	e000      	b.n	8005a60 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005a5e:	bf00      	nop
  }
}
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b08a      	sub	sp, #40	@ 0x28
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a76:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	f003 030f 	and.w	r3, r3, #15
 8005a86:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	0c5b      	lsrs	r3, r3, #17
 8005a8c:	f003 030f 	and.w	r3, r3, #15
 8005a90:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	091b      	lsrs	r3, r3, #4
 8005a96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a9a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d004      	beq.n	8005aac <HCD_RXQLVL_IRQHandler+0x46>
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2b05      	cmp	r3, #5
 8005aa6:	f000 80b6 	beq.w	8005c16 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005aaa:	e0b7      	b.n	8005c1c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f000 80b3 	beq.w	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	332c      	adds	r3, #44	@ 0x2c
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 80a7 	beq.w	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	69ba      	ldr	r2, [r7, #24]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	011b      	lsls	r3, r3, #4
 8005ad4:	1a9b      	subs	r3, r3, r2
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	440b      	add	r3, r1
 8005ada:	3338      	adds	r3, #56	@ 0x38
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	18d1      	adds	r1, r2, r3
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	1a9b      	subs	r3, r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	4403      	add	r3, r0
 8005af0:	3334      	adds	r3, #52	@ 0x34
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4299      	cmp	r1, r3
 8005af6:	f200 8083 	bhi.w	8005c00 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6818      	ldr	r0, [r3, #0]
 8005afe:	6879      	ldr	r1, [r7, #4]
 8005b00:	69ba      	ldr	r2, [r7, #24]
 8005b02:	4613      	mov	r3, r2
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	1a9b      	subs	r3, r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	440b      	add	r3, r1
 8005b0c:	332c      	adds	r3, #44	@ 0x2c
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	b292      	uxth	r2, r2
 8005b14:	4619      	mov	r1, r3
 8005b16:	f009 f801 	bl	800eb1c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005b1a:	6879      	ldr	r1, [r7, #4]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	011b      	lsls	r3, r3, #4
 8005b22:	1a9b      	subs	r3, r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	440b      	add	r3, r1
 8005b28:	332c      	adds	r3, #44	@ 0x2c
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	18d1      	adds	r1, r2, r3
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	4613      	mov	r3, r2
 8005b36:	011b      	lsls	r3, r3, #4
 8005b38:	1a9b      	subs	r3, r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4403      	add	r3, r0
 8005b3e:	332c      	adds	r3, #44	@ 0x2c
 8005b40:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	4613      	mov	r3, r2
 8005b48:	011b      	lsls	r3, r3, #4
 8005b4a:	1a9b      	subs	r3, r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	440b      	add	r3, r1
 8005b50:	3338      	adds	r3, #56	@ 0x38
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	18d1      	adds	r1, r2, r3
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	011b      	lsls	r3, r3, #4
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	4403      	add	r3, r0
 8005b66:	3338      	adds	r3, #56	@ 0x38
 8005b68:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	015a      	lsls	r2, r3, #5
 8005b6e:	6a3b      	ldr	r3, [r7, #32]
 8005b70:	4413      	add	r3, r2
 8005b72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	0cdb      	lsrs	r3, r3, #19
 8005b7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b7e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005b80:	6879      	ldr	r1, [r7, #4]
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	4613      	mov	r3, r2
 8005b86:	011b      	lsls	r3, r3, #4
 8005b88:	1a9b      	subs	r3, r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	440b      	add	r3, r1
 8005b8e:	3328      	adds	r3, #40	@ 0x28
 8005b90:	881b      	ldrh	r3, [r3, #0]
 8005b92:	461a      	mov	r2, r3
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d13f      	bne.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d03c      	beq.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005bb6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005bbe:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	015a      	lsls	r2, r3, #5
 8005bc4:	6a3b      	ldr	r3, [r7, #32]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bcc:	461a      	mov	r2, r3
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	1a9b      	subs	r3, r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	440b      	add	r3, r1
 8005be0:	333c      	adds	r3, #60	@ 0x3c
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	f083 0301 	eor.w	r3, r3, #1
 8005be8:	b2d8      	uxtb	r0, r3
 8005bea:	6879      	ldr	r1, [r7, #4]
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	011b      	lsls	r3, r3, #4
 8005bf2:	1a9b      	subs	r3, r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	440b      	add	r3, r1
 8005bf8:	333c      	adds	r3, #60	@ 0x3c
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	701a      	strb	r2, [r3, #0]
      break;
 8005bfe:	e00c      	b.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	4613      	mov	r3, r2
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	1a9b      	subs	r3, r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	440b      	add	r3, r1
 8005c0e:	334c      	adds	r3, #76	@ 0x4c
 8005c10:	2204      	movs	r2, #4
 8005c12:	701a      	strb	r2, [r3, #0]
      break;
 8005c14:	e001      	b.n	8005c1a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005c16:	bf00      	nop
 8005c18:	e000      	b.n	8005c1c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005c1a:	bf00      	nop
  }
}
 8005c1c:	bf00      	nop
 8005c1e:	3728      	adds	r7, #40	@ 0x28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005c50:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f003 0302 	and.w	r3, r3, #2
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d10b      	bne.n	8005c74 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d102      	bne.n	8005c6c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f00f ffe8 	bl	8015c3c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f043 0302 	orr.w	r3, r3, #2
 8005c72:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d132      	bne.n	8005ce4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	f043 0308 	orr.w	r3, r3, #8
 8005c84:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f003 0304 	and.w	r3, r3, #4
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	d126      	bne.n	8005cde <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	7a5b      	ldrb	r3, [r3, #9]
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d113      	bne.n	8005cc0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005c9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ca2:	d106      	bne.n	8005cb2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2102      	movs	r1, #2
 8005caa:	4618      	mov	r0, r3
 8005cac:	f009 faea 	bl	800f284 <USB_InitFSLSPClkSel>
 8005cb0:	e011      	b.n	8005cd6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2101      	movs	r1, #1
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f009 fae3 	bl	800f284 <USB_InitFSLSPClkSel>
 8005cbe:	e00a      	b.n	8005cd6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	79db      	ldrb	r3, [r3, #7]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d106      	bne.n	8005cd6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005cd4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f00f ffda 	bl	8015c90 <HAL_HCD_PortEnabled_Callback>
 8005cdc:	e002      	b.n	8005ce4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f00f ffe4 	bl	8015cac <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f003 0320 	and.w	r3, r3, #32
 8005cea:	2b20      	cmp	r3, #32
 8005cec:	d103      	bne.n	8005cf6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f043 0320 	orr.w	r3, r3, #32
 8005cf4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	6013      	str	r3, [r2, #0]
}
 8005d02:	bf00      	nop
 8005d04:	3718      	adds	r7, #24
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
	...

08005d0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e08b      	b.n	8005e36 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d106      	bne.n	8005d38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f00d fe74 	bl	8013a20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2224      	movs	r2, #36	@ 0x24
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d107      	bne.n	8005d86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689a      	ldr	r2, [r3, #8]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d82:	609a      	str	r2, [r3, #8]
 8005d84:	e006      	b.n	8005d94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005d92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d108      	bne.n	8005dae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005daa:	605a      	str	r2, [r3, #4]
 8005dac:	e007      	b.n	8005dbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005dbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6859      	ldr	r1, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e40 <HAL_I2C_Init+0x134>)
 8005dca:	430b      	orrs	r3, r1
 8005dcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68da      	ldr	r2, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ddc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69d9      	ldr	r1, [r3, #28]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1a      	ldr	r2, [r3, #32]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 0201 	orr.w	r2, r2, #1
 8005e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	02008000 	.word	0x02008000

08005e44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af02      	add	r7, sp, #8
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	4608      	mov	r0, r1
 8005e4e:	4611      	mov	r1, r2
 8005e50:	461a      	mov	r2, r3
 8005e52:	4603      	mov	r3, r0
 8005e54:	817b      	strh	r3, [r7, #10]
 8005e56:	460b      	mov	r3, r1
 8005e58:	813b      	strh	r3, [r7, #8]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b20      	cmp	r3, #32
 8005e68:	f040 80f9 	bne.w	800605e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d002      	beq.n	8005e78 <HAL_I2C_Mem_Write+0x34>
 8005e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d105      	bne.n	8005e84 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e0ed      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_I2C_Mem_Write+0x4e>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	e0e6      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e9a:	f7fa fc95 	bl	80007c8 <HAL_GetTick>
 8005e9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	2319      	movs	r3, #25
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 fa5b 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e0d1      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2221      	movs	r2, #33	@ 0x21
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2240      	movs	r2, #64	@ 0x40
 8005ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6a3a      	ldr	r2, [r7, #32]
 8005ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ee4:	88f8      	ldrh	r0, [r7, #6]
 8005ee6:	893a      	ldrh	r2, [r7, #8]
 8005ee8:	8979      	ldrh	r1, [r7, #10]
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	9301      	str	r3, [sp, #4]
 8005eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 f9bf 	bl	8006278 <I2C_RequestMemoryWrite>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d005      	beq.n	8005f0c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e0a9      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	2bff      	cmp	r3, #255	@ 0xff
 8005f14:	d90e      	bls.n	8005f34 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	22ff      	movs	r2, #255	@ 0xff
 8005f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	8979      	ldrh	r1, [r7, #10]
 8005f24:	2300      	movs	r3, #0
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fbdf 	bl	80066f0 <I2C_TransferConfig>
 8005f32:	e00f      	b.n	8005f54 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	8979      	ldrh	r1, [r7, #10]
 8005f46:	2300      	movs	r3, #0
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f4e:	68f8      	ldr	r0, [r7, #12]
 8005f50:	f000 fbce 	bl	80066f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 fa5e 	bl	800641a <I2C_WaitOnTXISFlagUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e07b      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6c:	781a      	ldrb	r2, [r3, #0]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	3b01      	subs	r3, #1
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d034      	beq.n	800600c <HAL_I2C_Mem_Write+0x1c8>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d130      	bne.n	800600c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2180      	movs	r1, #128	@ 0x80
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 f9d7 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e04d      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	2bff      	cmp	r3, #255	@ 0xff
 8005fcc:	d90e      	bls.n	8005fec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	22ff      	movs	r2, #255	@ 0xff
 8005fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd8:	b2da      	uxtb	r2, r3
 8005fda:	8979      	ldrh	r1, [r7, #10]
 8005fdc:	2300      	movs	r3, #0
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f000 fb83 	bl	80066f0 <I2C_TransferConfig>
 8005fea:	e00f      	b.n	800600c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	8979      	ldrh	r1, [r7, #10]
 8005ffe:	2300      	movs	r3, #0
 8006000:	9300      	str	r3, [sp, #0]
 8006002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 fb72 	bl	80066f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d19e      	bne.n	8005f54 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fa44 	bl	80064a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e01a      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2220      	movs	r2, #32
 8006030:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6859      	ldr	r1, [r3, #4]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <HAL_I2C_Mem_Write+0x224>)
 800603e:	400b      	ands	r3, r1
 8006040:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800605a:	2300      	movs	r3, #0
 800605c:	e000      	b.n	8006060 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800605e:	2302      	movs	r3, #2
  }
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}
 8006068:	fe00e800 	.word	0xfe00e800

0800606c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b08a      	sub	sp, #40	@ 0x28
 8006070:	af02      	add	r7, sp, #8
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	607a      	str	r2, [r7, #4]
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	460b      	mov	r3, r1
 800607a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8006080:	2300      	movs	r3, #0
 8006082:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b20      	cmp	r3, #32
 800608e:	f040 80e9 	bne.w	8006264 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800609c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060a0:	d101      	bne.n	80060a6 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80060a2:	2302      	movs	r3, #2
 80060a4:	e0df      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_I2C_IsDeviceReady+0x48>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e0d8      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2224      	movs	r2, #36	@ 0x24
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d105      	bne.n	80060de <HAL_I2C_IsDeviceReady+0x72>
 80060d2:	897b      	ldrh	r3, [r7, #10]
 80060d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80060d8:	4b65      	ldr	r3, [pc, #404]	@ (8006270 <HAL_I2C_IsDeviceReady+0x204>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	e004      	b.n	80060e8 <HAL_I2C_IsDeviceReady+0x7c>
 80060de:	897b      	ldrh	r3, [r7, #10]
 80060e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80060e4:	4b63      	ldr	r3, [pc, #396]	@ (8006274 <HAL_I2C_IsDeviceReady+0x208>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	6812      	ldr	r2, [r2, #0]
 80060ec:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80060ee:	f7fa fb6b 	bl	80007c8 <HAL_GetTick>
 80060f2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	f003 0320 	and.w	r3, r3, #32
 80060fe:	2b20      	cmp	r3, #32
 8006100:	bf0c      	ite	eq
 8006102:	2301      	moveq	r3, #1
 8006104:	2300      	movne	r3, #0
 8006106:	b2db      	uxtb	r3, r3
 8006108:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	f003 0310 	and.w	r3, r3, #16
 8006114:	2b10      	cmp	r3, #16
 8006116:	bf0c      	ite	eq
 8006118:	2301      	moveq	r3, #1
 800611a:	2300      	movne	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006120:	e034      	b.n	800618c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006128:	d01a      	beq.n	8006160 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800612a:	f7fa fb4d 	bl	80007c8 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	683a      	ldr	r2, [r7, #0]
 8006136:	429a      	cmp	r2, r3
 8006138:	d302      	bcc.n	8006140 <HAL_I2C_IsDeviceReady+0xd4>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10f      	bne.n	8006160 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2220      	movs	r2, #32
 8006144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614c:	f043 0220 	orr.w	r2, r3, #32
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e082      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b20      	cmp	r3, #32
 800616c:	bf0c      	ite	eq
 800616e:	2301      	moveq	r3, #1
 8006170:	2300      	movne	r3, #0
 8006172:	b2db      	uxtb	r3, r3
 8006174:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	f003 0310 	and.w	r3, r3, #16
 8006180:	2b10      	cmp	r3, #16
 8006182:	bf0c      	ite	eq
 8006184:	2301      	moveq	r3, #1
 8006186:	2300      	movne	r3, #0
 8006188:	b2db      	uxtb	r3, r3
 800618a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800618c:	7fbb      	ldrb	r3, [r7, #30]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d102      	bne.n	8006198 <HAL_I2C_IsDeviceReady+0x12c>
 8006192:	7f7b      	ldrb	r3, [r7, #29]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0c4      	beq.n	8006122 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b10      	cmp	r3, #16
 80061a4:	d027      	beq.n	80061f6 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2200      	movs	r2, #0
 80061ae:	2120      	movs	r1, #32
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 f8d9 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00e      	beq.n	80061da <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c0:	2b04      	cmp	r3, #4
 80061c2:	d107      	bne.n	80061d4 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2220      	movs	r2, #32
 80061ca:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80061d2:	e026      	b.n	8006222 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	77fb      	strb	r3, [r7, #31]
 80061d8:	e023      	b.n	8006222 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2220      	movs	r2, #32
 80061e0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80061f2:	2300      	movs	r3, #0
 80061f4:	e037      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2210      	movs	r2, #16
 80061fc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2200      	movs	r2, #0
 8006206:	2120      	movs	r1, #32
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f000 f8ad 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	77fb      	strb	r3, [r7, #31]
 8006218:	e003      	b.n	8006222 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2220      	movs	r2, #32
 8006220:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	3301      	adds	r3, #1
 8006226:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	429a      	cmp	r2, r3
 800622e:	d904      	bls.n	800623a <HAL_I2C_IsDeviceReady+0x1ce>
 8006230:	7ffb      	ldrb	r3, [r7, #31]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	429a      	cmp	r2, r3
 8006240:	f63f af43 	bhi.w	80060ca <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2220      	movs	r2, #32
 8006248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006250:	f043 0220 	orr.w	r2, r3, #32
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e000      	b.n	8006266 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8006264:	2302      	movs	r3, #2
  }
}
 8006266:	4618      	mov	r0, r3
 8006268:	3720      	adds	r7, #32
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	02002000 	.word	0x02002000
 8006274:	02002800 	.word	0x02002800

08006278 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af02      	add	r7, sp, #8
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	4608      	mov	r0, r1
 8006282:	4611      	mov	r1, r2
 8006284:	461a      	mov	r2, r3
 8006286:	4603      	mov	r3, r0
 8006288:	817b      	strh	r3, [r7, #10]
 800628a:	460b      	mov	r3, r1
 800628c:	813b      	strh	r3, [r7, #8]
 800628e:	4613      	mov	r3, r2
 8006290:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006292:	88fb      	ldrh	r3, [r7, #6]
 8006294:	b2da      	uxtb	r2, r3
 8006296:	8979      	ldrh	r1, [r7, #10]
 8006298:	4b20      	ldr	r3, [pc, #128]	@ (800631c <I2C_RequestMemoryWrite+0xa4>)
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 fa25 	bl	80066f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062a6:	69fa      	ldr	r2, [r7, #28]
 80062a8:	69b9      	ldr	r1, [r7, #24]
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 f8b5 	bl	800641a <I2C_WaitOnTXISFlagUntilTimeout>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e02c      	b.n	8006314 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062ba:	88fb      	ldrh	r3, [r7, #6]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d105      	bne.n	80062cc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062c0:	893b      	ldrh	r3, [r7, #8]
 80062c2:	b2da      	uxtb	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80062ca:	e015      	b.n	80062f8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	0a1b      	lsrs	r3, r3, #8
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	b2da      	uxtb	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062da:	69fa      	ldr	r2, [r7, #28]
 80062dc:	69b9      	ldr	r1, [r7, #24]
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 f89b 	bl	800641a <I2C_WaitOnTXISFlagUntilTimeout>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e012      	b.n	8006314 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062ee:	893b      	ldrh	r3, [r7, #8]
 80062f0:	b2da      	uxtb	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2200      	movs	r2, #0
 8006300:	2180      	movs	r1, #128	@ 0x80
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 f830 	bl	8006368 <I2C_WaitOnFlagUntilTimeout>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e000      	b.n	8006314 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	80002000 	.word	0x80002000

08006320 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	f003 0302 	and.w	r3, r3, #2
 8006332:	2b02      	cmp	r3, #2
 8006334:	d103      	bne.n	800633e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2200      	movs	r2, #0
 800633c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	2b01      	cmp	r3, #1
 800634a:	d007      	beq.n	800635c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0201 	orr.w	r2, r2, #1
 800635a:	619a      	str	r2, [r3, #24]
  }
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	603b      	str	r3, [r7, #0]
 8006374:	4613      	mov	r3, r2
 8006376:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006378:	e03b      	b.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	6839      	ldr	r1, [r7, #0]
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 f8d6 	bl	8006530 <I2C_IsErrorOccurred>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e041      	b.n	8006412 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006394:	d02d      	beq.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006396:	f7fa fa17 	bl	80007c8 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d302      	bcc.n	80063ac <I2C_WaitOnFlagUntilTimeout+0x44>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d122      	bne.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699a      	ldr	r2, [r3, #24]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	4013      	ands	r3, r2
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	bf0c      	ite	eq
 80063bc:	2301      	moveq	r3, #1
 80063be:	2300      	movne	r3, #0
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	461a      	mov	r2, r3
 80063c4:	79fb      	ldrb	r3, [r7, #7]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d113      	bne.n	80063f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ce:	f043 0220 	orr.w	r2, r3, #32
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2220      	movs	r2, #32
 80063da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e00f      	b.n	8006412 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	699a      	ldr	r2, [r3, #24]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	4013      	ands	r3, r2
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	429a      	cmp	r2, r3
 8006400:	bf0c      	ite	eq
 8006402:	2301      	moveq	r3, #1
 8006404:	2300      	movne	r3, #0
 8006406:	b2db      	uxtb	r3, r3
 8006408:	461a      	mov	r2, r3
 800640a:	79fb      	ldrb	r3, [r7, #7]
 800640c:	429a      	cmp	r2, r3
 800640e:	d0b4      	beq.n	800637a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006410:	2300      	movs	r3, #0
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b084      	sub	sp, #16
 800641e:	af00      	add	r7, sp, #0
 8006420:	60f8      	str	r0, [r7, #12]
 8006422:	60b9      	str	r1, [r7, #8]
 8006424:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006426:	e033      	b.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	68b9      	ldr	r1, [r7, #8]
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f87f 	bl	8006530 <I2C_IsErrorOccurred>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e031      	b.n	80064a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006442:	d025      	beq.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006444:	f7fa f9c0 	bl	80007c8 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	429a      	cmp	r2, r3
 8006452:	d302      	bcc.n	800645a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d11a      	bne.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b02      	cmp	r3, #2
 8006466:	d013      	beq.n	8006490 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646c:	f043 0220 	orr.w	r2, r3, #32
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2220      	movs	r2, #32
 8006478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e007      	b.n	80064a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b02      	cmp	r3, #2
 800649c:	d1c4      	bne.n	8006428 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800649e:	2300      	movs	r3, #0
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3710      	adds	r7, #16
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064b4:	e02f      	b.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	68b9      	ldr	r1, [r7, #8]
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f000 f838 	bl	8006530 <I2C_IsErrorOccurred>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d001      	beq.n	80064ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e02d      	b.n	8006526 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ca:	f7fa f97d 	bl	80007c8 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d302      	bcc.n	80064e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d11a      	bne.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	f003 0320 	and.w	r3, r3, #32
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	d013      	beq.n	8006516 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f2:	f043 0220 	orr.w	r2, r3, #32
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e007      	b.n	8006526 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	f003 0320 	and.w	r3, r3, #32
 8006520:	2b20      	cmp	r3, #32
 8006522:	d1c8      	bne.n	80064b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
	...

08006530 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b08a      	sub	sp, #40	@ 0x28
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800653c:	2300      	movs	r3, #0
 800653e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800654a:	2300      	movs	r3, #0
 800654c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	f003 0310 	and.w	r3, r3, #16
 8006558:	2b00      	cmp	r3, #0
 800655a:	d068      	beq.n	800662e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2210      	movs	r2, #16
 8006562:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006564:	e049      	b.n	80065fa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656c:	d045      	beq.n	80065fa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800656e:	f7fa f92b 	bl	80007c8 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	68ba      	ldr	r2, [r7, #8]
 800657a:	429a      	cmp	r2, r3
 800657c:	d302      	bcc.n	8006584 <I2C_IsErrorOccurred+0x54>
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d13a      	bne.n	80065fa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800658e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006596:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065a6:	d121      	bne.n	80065ec <I2C_IsErrorOccurred+0xbc>
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065ae:	d01d      	beq.n	80065ec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80065b0:	7cfb      	ldrb	r3, [r7, #19]
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d01a      	beq.n	80065ec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80065c6:	f7fa f8ff 	bl	80007c8 <HAL_GetTick>
 80065ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065cc:	e00e      	b.n	80065ec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80065ce:	f7fa f8fb 	bl	80007c8 <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b19      	cmp	r3, #25
 80065da:	d907      	bls.n	80065ec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	f043 0320 	orr.w	r3, r3, #32
 80065e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80065ea:	e006      	b.n	80065fa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	f003 0320 	and.w	r3, r3, #32
 80065f6:	2b20      	cmp	r3, #32
 80065f8:	d1e9      	bne.n	80065ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	f003 0320 	and.w	r3, r3, #32
 8006604:	2b20      	cmp	r3, #32
 8006606:	d003      	beq.n	8006610 <I2C_IsErrorOccurred+0xe0>
 8006608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800660c:	2b00      	cmp	r3, #0
 800660e:	d0aa      	beq.n	8006566 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006610:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006614:	2b00      	cmp	r3, #0
 8006616:	d103      	bne.n	8006620 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2220      	movs	r2, #32
 800661e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	f043 0304 	orr.w	r3, r3, #4
 8006626:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00b      	beq.n	8006658 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	f043 0301 	orr.w	r3, r3, #1
 8006646:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006650:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00b      	beq.n	800667a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	f043 0308 	orr.w	r3, r3, #8
 8006668:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006672:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00b      	beq.n	800669c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	f043 0302 	orr.w	r3, r3, #2
 800668a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006694:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800669c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d01c      	beq.n	80066de <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f7ff fe3b 	bl	8006320 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6859      	ldr	r1, [r3, #4]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	4b0d      	ldr	r3, [pc, #52]	@ (80066ec <I2C_IsErrorOccurred+0x1bc>)
 80066b6:	400b      	ands	r3, r1
 80066b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066be:	6a3b      	ldr	r3, [r7, #32]
 80066c0:	431a      	orrs	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2220      	movs	r2, #32
 80066ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80066de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3728      	adds	r7, #40	@ 0x28
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	fe00e800 	.word	0xfe00e800

080066f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b087      	sub	sp, #28
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	607b      	str	r3, [r7, #4]
 80066fa:	460b      	mov	r3, r1
 80066fc:	817b      	strh	r3, [r7, #10]
 80066fe:	4613      	mov	r3, r2
 8006700:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006702:	897b      	ldrh	r3, [r7, #10]
 8006704:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006708:	7a7b      	ldrb	r3, [r7, #9]
 800670a:	041b      	lsls	r3, r3, #16
 800670c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006710:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	4313      	orrs	r3, r2
 800671a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800671e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	0d5b      	lsrs	r3, r3, #21
 800672a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800672e:	4b08      	ldr	r3, [pc, #32]	@ (8006750 <I2C_TransferConfig+0x60>)
 8006730:	430b      	orrs	r3, r1
 8006732:	43db      	mvns	r3, r3
 8006734:	ea02 0103 	and.w	r1, r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	430a      	orrs	r2, r1
 8006740:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006742:	bf00      	nop
 8006744:	371c      	adds	r7, #28
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	03ff63ff 	.word	0x03ff63ff

08006754 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b20      	cmp	r3, #32
 8006768:	d138      	bne.n	80067dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006770:	2b01      	cmp	r3, #1
 8006772:	d101      	bne.n	8006778 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006774:	2302      	movs	r3, #2
 8006776:	e032      	b.n	80067de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2224      	movs	r2, #36	@ 0x24
 8006784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f022 0201 	bic.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6819      	ldr	r1, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f042 0201 	orr.w	r2, r2, #1
 80067c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2220      	movs	r2, #32
 80067cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	e000      	b.n	80067de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067dc:	2302      	movs	r3, #2
  }
}
 80067de:	4618      	mov	r0, r3
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b085      	sub	sp, #20
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
 80067f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d139      	bne.n	8006874 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800680a:	2302      	movs	r3, #2
 800680c:	e033      	b.n	8006876 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2224      	movs	r2, #36	@ 0x24
 800681a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f022 0201 	bic.w	r2, r2, #1
 800682c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800683c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	021b      	lsls	r3, r3, #8
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	4313      	orrs	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006870:	2300      	movs	r3, #0
 8006872:	e000      	b.n	8006876 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006874:	2302      	movs	r3, #2
  }
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b086      	sub	sp, #24
 8006886:	af02      	add	r7, sp, #8
 8006888:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d101      	bne.n	8006894 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e0fe      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b00      	cmp	r3, #0
 800689e:	d106      	bne.n	80068ae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f00e fd0f 	bl	80152cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2203      	movs	r2, #3
 80068b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f007 f9e5 	bl	800dc8a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6818      	ldr	r0, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	7c1a      	ldrb	r2, [r3, #16]
 80068c8:	f88d 2000 	strb.w	r2, [sp]
 80068cc:	3304      	adds	r3, #4
 80068ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068d0:	f007 f8b6 	bl	800da40 <USB_CoreInit>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d005      	beq.n	80068e6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2202      	movs	r2, #2
 80068de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e0d5      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2100      	movs	r1, #0
 80068ec:	4618      	mov	r0, r3
 80068ee:	f007 f9dd 	bl	800dcac <USB_SetCurrentMode>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d005      	beq.n	8006904 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e0c6      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006904:	2300      	movs	r3, #0
 8006906:	73fb      	strb	r3, [r7, #15]
 8006908:	e04a      	b.n	80069a0 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800690a:	7bfa      	ldrb	r2, [r7, #15]
 800690c:	6879      	ldr	r1, [r7, #4]
 800690e:	4613      	mov	r3, r2
 8006910:	00db      	lsls	r3, r3, #3
 8006912:	4413      	add	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	440b      	add	r3, r1
 8006918:	3315      	adds	r3, #21
 800691a:	2201      	movs	r2, #1
 800691c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800691e:	7bfa      	ldrb	r2, [r7, #15]
 8006920:	6879      	ldr	r1, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	00db      	lsls	r3, r3, #3
 8006926:	4413      	add	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	440b      	add	r3, r1
 800692c:	3314      	adds	r3, #20
 800692e:	7bfa      	ldrb	r2, [r7, #15]
 8006930:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006932:	7bfa      	ldrb	r2, [r7, #15]
 8006934:	7bfb      	ldrb	r3, [r7, #15]
 8006936:	b298      	uxth	r0, r3
 8006938:	6879      	ldr	r1, [r7, #4]
 800693a:	4613      	mov	r3, r2
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	4413      	add	r3, r2
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	440b      	add	r3, r1
 8006944:	332e      	adds	r3, #46	@ 0x2e
 8006946:	4602      	mov	r2, r0
 8006948:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800694a:	7bfa      	ldrb	r2, [r7, #15]
 800694c:	6879      	ldr	r1, [r7, #4]
 800694e:	4613      	mov	r3, r2
 8006950:	00db      	lsls	r3, r3, #3
 8006952:	4413      	add	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	440b      	add	r3, r1
 8006958:	3318      	adds	r3, #24
 800695a:	2200      	movs	r2, #0
 800695c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800695e:	7bfa      	ldrb	r2, [r7, #15]
 8006960:	6879      	ldr	r1, [r7, #4]
 8006962:	4613      	mov	r3, r2
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	4413      	add	r3, r2
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	440b      	add	r3, r1
 800696c:	331c      	adds	r3, #28
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006972:	7bfa      	ldrb	r2, [r7, #15]
 8006974:	6879      	ldr	r1, [r7, #4]
 8006976:	4613      	mov	r3, r2
 8006978:	00db      	lsls	r3, r3, #3
 800697a:	4413      	add	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	440b      	add	r3, r1
 8006980:	3320      	adds	r3, #32
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006986:	7bfa      	ldrb	r2, [r7, #15]
 8006988:	6879      	ldr	r1, [r7, #4]
 800698a:	4613      	mov	r3, r2
 800698c:	00db      	lsls	r3, r3, #3
 800698e:	4413      	add	r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	440b      	add	r3, r1
 8006994:	3324      	adds	r3, #36	@ 0x24
 8006996:	2200      	movs	r2, #0
 8006998:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	3301      	adds	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	791b      	ldrb	r3, [r3, #4]
 80069a4:	7bfa      	ldrb	r2, [r7, #15]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d3af      	bcc.n	800690a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80069aa:	2300      	movs	r3, #0
 80069ac:	73fb      	strb	r3, [r7, #15]
 80069ae:	e044      	b.n	8006a3a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80069b0:	7bfa      	ldrb	r2, [r7, #15]
 80069b2:	6879      	ldr	r1, [r7, #4]
 80069b4:	4613      	mov	r3, r2
 80069b6:	00db      	lsls	r3, r3, #3
 80069b8:	4413      	add	r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	440b      	add	r3, r1
 80069be:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80069c2:	2200      	movs	r2, #0
 80069c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80069c6:	7bfa      	ldrb	r2, [r7, #15]
 80069c8:	6879      	ldr	r1, [r7, #4]
 80069ca:	4613      	mov	r3, r2
 80069cc:	00db      	lsls	r3, r3, #3
 80069ce:	4413      	add	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	440b      	add	r3, r1
 80069d4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80069d8:	7bfa      	ldrb	r2, [r7, #15]
 80069da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80069dc:	7bfa      	ldrb	r2, [r7, #15]
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	4613      	mov	r3, r2
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	4413      	add	r3, r2
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	440b      	add	r3, r1
 80069ea:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80069ee:	2200      	movs	r2, #0
 80069f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80069f2:	7bfa      	ldrb	r2, [r7, #15]
 80069f4:	6879      	ldr	r1, [r7, #4]
 80069f6:	4613      	mov	r3, r2
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	4413      	add	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	440b      	add	r3, r1
 8006a00:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006a04:	2200      	movs	r2, #0
 8006a06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006a08:	7bfa      	ldrb	r2, [r7, #15]
 8006a0a:	6879      	ldr	r1, [r7, #4]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	00db      	lsls	r3, r3, #3
 8006a10:	4413      	add	r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006a1e:	7bfa      	ldrb	r2, [r7, #15]
 8006a20:	6879      	ldr	r1, [r7, #4]
 8006a22:	4613      	mov	r3, r2
 8006a24:	00db      	lsls	r3, r3, #3
 8006a26:	4413      	add	r3, r2
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	440b      	add	r3, r1
 8006a2c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006a30:	2200      	movs	r2, #0
 8006a32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a34:	7bfb      	ldrb	r3, [r7, #15]
 8006a36:	3301      	adds	r3, #1
 8006a38:	73fb      	strb	r3, [r7, #15]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	791b      	ldrb	r3, [r3, #4]
 8006a3e:	7bfa      	ldrb	r2, [r7, #15]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d3b5      	bcc.n	80069b0 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6818      	ldr	r0, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	7c1a      	ldrb	r2, [r3, #16]
 8006a4c:	f88d 2000 	strb.w	r2, [sp]
 8006a50:	3304      	adds	r3, #4
 8006a52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a54:	f007 f976 	bl	800dd44 <USB_DevInit>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d005      	beq.n	8006a6a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2202      	movs	r2, #2
 8006a62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e013      	b.n	8006a92 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	7b1b      	ldrb	r3, [r3, #12]
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d102      	bne.n	8006a86 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f001 f96f 	bl	8007d64 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f008 f9b9 	bl	800ee02 <USB_DevDisconnect>

  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HAL_PCD_Start+0x1c>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	e022      	b.n	8006afc <HAL_PCD_Start+0x62>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d009      	beq.n	8006ade <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d105      	bne.n	8006ade <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f007 f8c0 	bl	800dc68 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4618      	mov	r0, r3
 8006aee:	f008 f967 	bl	800edc0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006afa:	2300      	movs	r3, #0
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006b04:	b590      	push	{r4, r7, lr}
 8006b06:	b08d      	sub	sp, #52	@ 0x34
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f008 fa46 	bl	800efac <USB_GetMode>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f040 84b9 	bne.w	800749a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f008 f989 	bl	800ee44 <USB_ReadInterrupts>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f000 84af 	beq.w	8007498 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	0a1b      	lsrs	r3, r3, #8
 8006b44:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4618      	mov	r0, r3
 8006b54:	f008 f976 	bl	800ee44 <USB_ReadInterrupts>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	f003 0302 	and.w	r3, r3, #2
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d107      	bne.n	8006b72 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	695a      	ldr	r2, [r3, #20]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f002 0202 	and.w	r2, r2, #2
 8006b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f008 f964 	bl	800ee44 <USB_ReadInterrupts>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	f003 0310 	and.w	r3, r3, #16
 8006b82:	2b10      	cmp	r3, #16
 8006b84:	d161      	bne.n	8006c4a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	699a      	ldr	r2, [r3, #24]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 0210 	bic.w	r2, r2, #16
 8006b94:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	f003 020f 	and.w	r2, r3, #15
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	00db      	lsls	r3, r3, #3
 8006ba6:	4413      	add	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006bbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bc0:	d124      	bne.n	8006c0c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006bc2:	69ba      	ldr	r2, [r7, #24]
 8006bc4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006bc8:	4013      	ands	r3, r2
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d035      	beq.n	8006c3a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006bd2:	69bb      	ldr	r3, [r7, #24]
 8006bd4:	091b      	lsrs	r3, r3, #4
 8006bd6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006bd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	461a      	mov	r2, r3
 8006be0:	6a38      	ldr	r0, [r7, #32]
 8006be2:	f007 ff9b 	bl	800eb1c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	68da      	ldr	r2, [r3, #12]
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	091b      	lsrs	r3, r3, #4
 8006bee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006bf2:	441a      	add	r2, r3
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	695a      	ldr	r2, [r3, #20]
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	091b      	lsrs	r3, r3, #4
 8006c00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c04:	441a      	add	r2, r3
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	615a      	str	r2, [r3, #20]
 8006c0a:	e016      	b.n	8006c3a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006c12:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006c16:	d110      	bne.n	8006c3a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c1e:	2208      	movs	r2, #8
 8006c20:	4619      	mov	r1, r3
 8006c22:	6a38      	ldr	r0, [r7, #32]
 8006c24:	f007 ff7a 	bl	800eb1c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	695a      	ldr	r2, [r3, #20]
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	091b      	lsrs	r3, r3, #4
 8006c30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c34:	441a      	add	r2, r3
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	699a      	ldr	r2, [r3, #24]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0210 	orr.w	r2, r2, #16
 8006c48:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f008 f8f8 	bl	800ee44 <USB_ReadInterrupts>
 8006c54:	4603      	mov	r3, r0
 8006c56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c5a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006c5e:	f040 80a7 	bne.w	8006db0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f008 f91e 	bl	800eeac <USB_ReadDevAllOutEpInterrupt>
 8006c70:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006c72:	e099      	b.n	8006da8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c76:	f003 0301 	and.w	r3, r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 808e 	beq.w	8006d9c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	4611      	mov	r1, r2
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f008 f942 	bl	800ef14 <USB_ReadDevOutEPInterrupt>
 8006c90:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	f003 0301 	and.w	r3, r3, #1
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00c      	beq.n	8006cb6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	015a      	lsls	r2, r3, #5
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ca8:	461a      	mov	r2, r3
 8006caa:	2301      	movs	r3, #1
 8006cac:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006cae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 fed1 	bl	8007a58 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	f003 0308 	and.w	r3, r3, #8
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d00c      	beq.n	8006cda <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	015a      	lsls	r2, r3, #5
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ccc:	461a      	mov	r2, r3
 8006cce:	2308      	movs	r3, #8
 8006cd0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006cd2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 ffa7 	bl	8007c28 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	f003 0310 	and.w	r3, r3, #16
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d008      	beq.n	8006cf6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce6:	015a      	lsls	r2, r3, #5
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	4413      	add	r3, r2
 8006cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	2310      	movs	r3, #16
 8006cf4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d030      	beq.n	8006d62 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d08:	2b80      	cmp	r3, #128	@ 0x80
 8006d0a:	d109      	bne.n	8006d20 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	69fa      	ldr	r2, [r7, #28]
 8006d16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006d1e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d22:	4613      	mov	r3, r2
 8006d24:	00db      	lsls	r3, r3, #3
 8006d26:	4413      	add	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	4413      	add	r3, r2
 8006d32:	3304      	adds	r3, #4
 8006d34:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	78db      	ldrb	r3, [r3, #3]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d108      	bne.n	8006d50 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2200      	movs	r2, #0
 8006d42:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f00e fbe4 	bl	8015518 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d52:	015a      	lsls	r2, r3, #5
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	4413      	add	r3, r2
 8006d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	2302      	movs	r3, #2
 8006d60:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	f003 0320 	and.w	r3, r3, #32
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d008      	beq.n	8006d7e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d78:	461a      	mov	r2, r3
 8006d7a:	2320      	movs	r3, #32
 8006d7c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d009      	beq.n	8006d9c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d94:	461a      	mov	r2, r3
 8006d96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006d9a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9e:	3301      	adds	r3, #1
 8006da0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da4:	085b      	lsrs	r3, r3, #1
 8006da6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f47f af62 	bne.w	8006c74 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f008 f845 	bl	800ee44 <USB_ReadInterrupts>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006dc0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dc4:	f040 80db 	bne.w	8006f7e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f008 f887 	bl	800eee0 <USB_ReadDevAllInEpInterrupt>
 8006dd2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006dd8:	e0cd      	b.n	8006f76 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ddc:	f003 0301 	and.w	r3, r3, #1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 80c2 	beq.w	8006f6a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dec:	b2d2      	uxtb	r2, r2
 8006dee:	4611      	mov	r1, r2
 8006df0:	4618      	mov	r0, r3
 8006df2:	f008 f8ad 	bl	800ef50 <USB_ReadDevInEPInterrupt>
 8006df6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d057      	beq.n	8006eb2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	f003 030f 	and.w	r3, r3, #15
 8006e08:	2201      	movs	r2, #1
 8006e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	43db      	mvns	r3, r3
 8006e1c:	69f9      	ldr	r1, [r7, #28]
 8006e1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e22:	4013      	ands	r3, r2
 8006e24:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e32:	461a      	mov	r2, r3
 8006e34:	2301      	movs	r3, #1
 8006e36:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	799b      	ldrb	r3, [r3, #6]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d132      	bne.n	8006ea6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006e40:	6879      	ldr	r1, [r7, #4]
 8006e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e44:	4613      	mov	r3, r2
 8006e46:	00db      	lsls	r3, r3, #3
 8006e48:	4413      	add	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	440b      	add	r3, r1
 8006e4e:	3320      	adds	r3, #32
 8006e50:	6819      	ldr	r1, [r3, #0]
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e56:	4613      	mov	r3, r2
 8006e58:	00db      	lsls	r3, r3, #3
 8006e5a:	4413      	add	r3, r2
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	4403      	add	r3, r0
 8006e60:	331c      	adds	r3, #28
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4419      	add	r1, r3
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	00db      	lsls	r3, r3, #3
 8006e6e:	4413      	add	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4403      	add	r3, r0
 8006e74:	3320      	adds	r3, #32
 8006e76:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d113      	bne.n	8006ea6 <HAL_PCD_IRQHandler+0x3a2>
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e82:	4613      	mov	r3, r2
 8006e84:	00db      	lsls	r3, r3, #3
 8006e86:	4413      	add	r3, r2
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	440b      	add	r3, r1
 8006e8c:	3324      	adds	r3, #36	@ 0x24
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d108      	bne.n	8006ea6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6818      	ldr	r0, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	f008 f8b5 	bl	800f010 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	4619      	mov	r1, r3
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f00e faae 	bl	801540e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f003 0308 	and.w	r3, r3, #8
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d008      	beq.n	8006ece <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ebe:	015a      	lsls	r2, r3, #5
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ec8:	461a      	mov	r2, r3
 8006eca:	2308      	movs	r3, #8
 8006ecc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f003 0310 	and.w	r3, r3, #16
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d008      	beq.n	8006eea <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	015a      	lsls	r2, r3, #5
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	4413      	add	r3, r2
 8006ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	2310      	movs	r3, #16
 8006ee8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	015a      	lsls	r2, r3, #5
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	4413      	add	r3, r2
 8006efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f00:	461a      	mov	r2, r3
 8006f02:	2340      	movs	r3, #64	@ 0x40
 8006f04:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	f003 0302 	and.w	r3, r3, #2
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d023      	beq.n	8006f58 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006f10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f12:	6a38      	ldr	r0, [r7, #32]
 8006f14:	f007 f874 	bl	800e000 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f1a:	4613      	mov	r3, r2
 8006f1c:	00db      	lsls	r3, r3, #3
 8006f1e:	4413      	add	r3, r2
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	3310      	adds	r3, #16
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	4413      	add	r3, r2
 8006f28:	3304      	adds	r3, #4
 8006f2a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	78db      	ldrb	r3, [r3, #3]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d108      	bne.n	8006f46 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	2200      	movs	r2, #0
 8006f38:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f00e fafb 	bl	801553c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f52:	461a      	mov	r2, r3
 8006f54:	2302      	movs	r3, #2
 8006f56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006f62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 fcea 	bl	800793e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f72:	085b      	lsrs	r3, r3, #1
 8006f74:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f47f af2e 	bne.w	8006dda <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f007 ff5e 	bl	800ee44 <USB_ReadInterrupts>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f92:	d122      	bne.n	8006fda <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	69fa      	ldr	r2, [r7, #28]
 8006f9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fa2:	f023 0301 	bic.w	r3, r3, #1
 8006fa6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d108      	bne.n	8006fc4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006fba:	2100      	movs	r1, #0
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fef5 	bl	8007dac <HAL_PCDEx_LPM_Callback>
 8006fc2:	e002      	b.n	8006fca <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f00e fa99 	bl	80154fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	695a      	ldr	r2, [r3, #20]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006fd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f007 ff30 	bl	800ee44 <USB_ReadInterrupts>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fee:	d112      	bne.n	8007016 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d102      	bne.n	8007006 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f00e fa55 	bl	80154b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	695a      	ldr	r2, [r3, #20]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007014:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4618      	mov	r0, r3
 800701c:	f007 ff12 	bl	800ee44 <USB_ReadInterrupts>
 8007020:	4603      	mov	r3, r0
 8007022:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800702a:	d121      	bne.n	8007070 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695a      	ldr	r2, [r3, #20]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800703a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007042:	2b00      	cmp	r3, #0
 8007044:	d111      	bne.n	800706a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2201      	movs	r2, #1
 800704a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007054:	089b      	lsrs	r3, r3, #2
 8007056:	f003 020f 	and.w	r2, r3, #15
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007060:	2101      	movs	r1, #1
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fea2 	bl	8007dac <HAL_PCDEx_LPM_Callback>
 8007068:	e002      	b.n	8007070 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f00e fa20 	bl	80154b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4618      	mov	r0, r3
 8007076:	f007 fee5 	bl	800ee44 <USB_ReadInterrupts>
 800707a:	4603      	mov	r3, r0
 800707c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007080:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007084:	f040 80b7 	bne.w	80071f6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	69fa      	ldr	r2, [r7, #28]
 8007092:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007096:	f023 0301 	bic.w	r3, r3, #1
 800709a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2110      	movs	r1, #16
 80070a2:	4618      	mov	r0, r3
 80070a4:	f006 ffac 	bl	800e000 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070a8:	2300      	movs	r3, #0
 80070aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070ac:	e046      	b.n	800713c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80070ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b0:	015a      	lsls	r2, r3, #5
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	4413      	add	r3, r2
 80070b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ba:	461a      	mov	r2, r3
 80070bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070c0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c4:	015a      	lsls	r2, r3, #5
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	4413      	add	r3, r2
 80070ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070d2:	0151      	lsls	r1, r2, #5
 80070d4:	69fa      	ldr	r2, [r7, #28]
 80070d6:	440a      	add	r2, r1
 80070d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80070e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80070e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ee:	461a      	mov	r2, r3
 80070f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070f4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80070f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f8:	015a      	lsls	r2, r3, #5
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	4413      	add	r3, r2
 80070fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007106:	0151      	lsls	r1, r2, #5
 8007108:	69fa      	ldr	r2, [r7, #28]
 800710a:	440a      	add	r2, r1
 800710c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007110:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007114:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007118:	015a      	lsls	r2, r3, #5
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	4413      	add	r3, r2
 800711e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007126:	0151      	lsls	r1, r2, #5
 8007128:	69fa      	ldr	r2, [r7, #28]
 800712a:	440a      	add	r2, r1
 800712c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007130:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007134:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007138:	3301      	adds	r3, #1
 800713a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	791b      	ldrb	r3, [r3, #4]
 8007140:	461a      	mov	r2, r3
 8007142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007144:	4293      	cmp	r3, r2
 8007146:	d3b2      	bcc.n	80070ae <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800714e:	69db      	ldr	r3, [r3, #28]
 8007150:	69fa      	ldr	r2, [r7, #28]
 8007152:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007156:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800715a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	7bdb      	ldrb	r3, [r3, #15]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d016      	beq.n	8007192 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800716a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800716e:	69fa      	ldr	r2, [r7, #28]
 8007170:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007174:	f043 030b 	orr.w	r3, r3, #11
 8007178:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007184:	69fa      	ldr	r2, [r7, #28]
 8007186:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800718a:	f043 030b 	orr.w	r3, r3, #11
 800718e:	6453      	str	r3, [r2, #68]	@ 0x44
 8007190:	e015      	b.n	80071be <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007198:	695a      	ldr	r2, [r3, #20]
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a0:	4619      	mov	r1, r3
 80071a2:	f242 032b 	movw	r3, #8235	@ 0x202b
 80071a6:	4313      	orrs	r3, r2
 80071a8:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	69fa      	ldr	r2, [r7, #28]
 80071b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071b8:	f043 030b 	orr.w	r3, r3, #11
 80071bc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	69fa      	ldr	r2, [r7, #28]
 80071c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071cc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80071d0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6818      	ldr	r0, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80071e0:	461a      	mov	r2, r3
 80071e2:	f007 ff15 	bl	800f010 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	695a      	ldr	r2, [r3, #20]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80071f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4618      	mov	r0, r3
 80071fc:	f007 fe22 	bl	800ee44 <USB_ReadInterrupts>
 8007200:	4603      	mov	r3, r0
 8007202:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007206:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800720a:	d123      	bne.n	8007254 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4618      	mov	r0, r3
 8007212:	f007 fed9 	bl	800efc8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4618      	mov	r0, r3
 800721c:	f006 ff69 	bl	800e0f2 <USB_GetDevSpeed>
 8007220:	4603      	mov	r3, r0
 8007222:	461a      	mov	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681c      	ldr	r4, [r3, #0]
 800722c:	f001 fd9e 	bl	8008d6c <HAL_RCC_GetHCLKFreq>
 8007230:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007236:	461a      	mov	r2, r3
 8007238:	4620      	mov	r0, r4
 800723a:	f006 fc73 	bl	800db24 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f00e f90d 	bl	801545e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	695a      	ldr	r2, [r3, #20]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007252:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4618      	mov	r0, r3
 800725a:	f007 fdf3 	bl	800ee44 <USB_ReadInterrupts>
 800725e:	4603      	mov	r3, r0
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b08      	cmp	r3, #8
 8007266:	d10a      	bne.n	800727e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f00e f8ea 	bl	8015442 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	695a      	ldr	r2, [r3, #20]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f002 0208 	and.w	r2, r2, #8
 800727c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4618      	mov	r0, r3
 8007284:	f007 fdde 	bl	800ee44 <USB_ReadInterrupts>
 8007288:	4603      	mov	r3, r0
 800728a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728e:	2b80      	cmp	r3, #128	@ 0x80
 8007290:	d123      	bne.n	80072da <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007292:	6a3b      	ldr	r3, [r7, #32]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800729e:	2301      	movs	r3, #1
 80072a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80072a2:	e014      	b.n	80072ce <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80072a4:	6879      	ldr	r1, [r7, #4]
 80072a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072a8:	4613      	mov	r3, r2
 80072aa:	00db      	lsls	r3, r3, #3
 80072ac:	4413      	add	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	440b      	add	r3, r1
 80072b2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d105      	bne.n	80072c8 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80072bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	4619      	mov	r1, r3
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 fb0a 	bl	80078dc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80072c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ca:	3301      	adds	r3, #1
 80072cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	791b      	ldrb	r3, [r3, #4]
 80072d2:	461a      	mov	r2, r3
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d3e4      	bcc.n	80072a4 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4618      	mov	r0, r3
 80072e0:	f007 fdb0 	bl	800ee44 <USB_ReadInterrupts>
 80072e4:	4603      	mov	r3, r0
 80072e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072ee:	d13c      	bne.n	800736a <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80072f0:	2301      	movs	r3, #1
 80072f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80072f4:	e02b      	b.n	800734e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f8:	015a      	lsls	r2, r3, #5
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	4413      	add	r3, r2
 80072fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007306:	6879      	ldr	r1, [r7, #4]
 8007308:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800730a:	4613      	mov	r3, r2
 800730c:	00db      	lsls	r3, r3, #3
 800730e:	4413      	add	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	440b      	add	r3, r1
 8007314:	3318      	adds	r3, #24
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d115      	bne.n	8007348 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800731c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800731e:	2b00      	cmp	r3, #0
 8007320:	da12      	bge.n	8007348 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007322:	6879      	ldr	r1, [r7, #4]
 8007324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007326:	4613      	mov	r3, r2
 8007328:	00db      	lsls	r3, r3, #3
 800732a:	4413      	add	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	440b      	add	r3, r1
 8007330:	3317      	adds	r3, #23
 8007332:	2201      	movs	r2, #1
 8007334:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8007336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800733e:	b2db      	uxtb	r3, r3
 8007340:	4619      	mov	r1, r3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 faca 	bl	80078dc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	3301      	adds	r3, #1
 800734c:	627b      	str	r3, [r7, #36]	@ 0x24
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	791b      	ldrb	r3, [r3, #4]
 8007352:	461a      	mov	r2, r3
 8007354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007356:	4293      	cmp	r3, r2
 8007358:	d3cd      	bcc.n	80072f6 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	695a      	ldr	r2, [r3, #20]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8007368:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4618      	mov	r0, r3
 8007370:	f007 fd68 	bl	800ee44 <USB_ReadInterrupts>
 8007374:	4603      	mov	r3, r0
 8007376:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800737a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800737e:	d156      	bne.n	800742e <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007380:	2301      	movs	r3, #1
 8007382:	627b      	str	r3, [r7, #36]	@ 0x24
 8007384:	e045      	b.n	8007412 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007396:	6879      	ldr	r1, [r7, #4]
 8007398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800739a:	4613      	mov	r3, r2
 800739c:	00db      	lsls	r3, r3, #3
 800739e:	4413      	add	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	440b      	add	r3, r1
 80073a4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d12e      	bne.n	800740c <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80073ae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	da2b      	bge.n	800740c <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	0c1a      	lsrs	r2, r3, #16
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80073be:	4053      	eors	r3, r2
 80073c0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d121      	bne.n	800740c <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80073c8:	6879      	ldr	r1, [r7, #4]
 80073ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073cc:	4613      	mov	r3, r2
 80073ce:	00db      	lsls	r3, r3, #3
 80073d0:	4413      	add	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	440b      	add	r3, r1
 80073d6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80073da:	2201      	movs	r2, #1
 80073dc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80073de:	6a3b      	ldr	r3, [r7, #32]
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10a      	bne.n	800740c <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007404:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007408:	6053      	str	r3, [r2, #4]
            break;
 800740a:	e008      	b.n	800741e <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	3301      	adds	r3, #1
 8007410:	627b      	str	r3, [r7, #36]	@ 0x24
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	791b      	ldrb	r3, [r3, #4]
 8007416:	461a      	mov	r2, r3
 8007418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741a:	4293      	cmp	r3, r2
 800741c:	d3b3      	bcc.n	8007386 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	695a      	ldr	r2, [r3, #20]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800742c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4618      	mov	r0, r3
 8007434:	f007 fd06 	bl	800ee44 <USB_ReadInterrupts>
 8007438:	4603      	mov	r3, r0
 800743a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800743e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007442:	d10a      	bne.n	800745a <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f00e f88b 	bl	8015560 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	695a      	ldr	r2, [r3, #20]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007458:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f007 fcf0 	bl	800ee44 <USB_ReadInterrupts>
 8007464:	4603      	mov	r3, r0
 8007466:	f003 0304 	and.w	r3, r3, #4
 800746a:	2b04      	cmp	r3, #4
 800746c:	d115      	bne.n	800749a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	f003 0304 	and.w	r3, r3, #4
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f00e f87b 	bl	801557c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	6859      	ldr	r1, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	69ba      	ldr	r2, [r7, #24]
 8007492:	430a      	orrs	r2, r1
 8007494:	605a      	str	r2, [r3, #4]
 8007496:	e000      	b.n	800749a <HAL_PCD_IRQHandler+0x996>
      return;
 8007498:	bf00      	nop
    }
  }
}
 800749a:	3734      	adds	r7, #52	@ 0x34
 800749c:	46bd      	mov	sp, r7
 800749e:	bd90      	pop	{r4, r7, pc}

080074a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d101      	bne.n	80074ba <HAL_PCD_SetAddress+0x1a>
 80074b6:	2302      	movs	r3, #2
 80074b8:	e012      	b.n	80074e0 <HAL_PCD_SetAddress+0x40>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	78fa      	ldrb	r2, [r7, #3]
 80074c6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	78fa      	ldrb	r2, [r7, #3]
 80074ce:	4611      	mov	r1, r2
 80074d0:	4618      	mov	r0, r3
 80074d2:	f007 fc4f 	bl	800ed74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	4608      	mov	r0, r1
 80074f2:	4611      	mov	r1, r2
 80074f4:	461a      	mov	r2, r3
 80074f6:	4603      	mov	r3, r0
 80074f8:	70fb      	strb	r3, [r7, #3]
 80074fa:	460b      	mov	r3, r1
 80074fc:	803b      	strh	r3, [r7, #0]
 80074fe:	4613      	mov	r3, r2
 8007500:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007502:	2300      	movs	r3, #0
 8007504:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007506:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800750a:	2b00      	cmp	r3, #0
 800750c:	da0f      	bge.n	800752e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800750e:	78fb      	ldrb	r3, [r7, #3]
 8007510:	f003 020f 	and.w	r2, r3, #15
 8007514:	4613      	mov	r3, r2
 8007516:	00db      	lsls	r3, r3, #3
 8007518:	4413      	add	r3, r2
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	3310      	adds	r3, #16
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	4413      	add	r3, r2
 8007522:	3304      	adds	r3, #4
 8007524:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2201      	movs	r2, #1
 800752a:	705a      	strb	r2, [r3, #1]
 800752c:	e00f      	b.n	800754e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800752e:	78fb      	ldrb	r3, [r7, #3]
 8007530:	f003 020f 	and.w	r2, r3, #15
 8007534:	4613      	mov	r3, r2
 8007536:	00db      	lsls	r3, r3, #3
 8007538:	4413      	add	r3, r2
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	4413      	add	r3, r2
 8007544:	3304      	adds	r3, #4
 8007546:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800754e:	78fb      	ldrb	r3, [r7, #3]
 8007550:	f003 030f 	and.w	r3, r3, #15
 8007554:	b2da      	uxtb	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800755a:	883b      	ldrh	r3, [r7, #0]
 800755c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	78ba      	ldrb	r2, [r7, #2]
 8007568:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	785b      	ldrb	r3, [r3, #1]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d004      	beq.n	800757c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	461a      	mov	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800757c:	78bb      	ldrb	r3, [r7, #2]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d102      	bne.n	8007588 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800758e:	2b01      	cmp	r3, #1
 8007590:	d101      	bne.n	8007596 <HAL_PCD_EP_Open+0xae>
 8007592:	2302      	movs	r3, #2
 8007594:	e00e      	b.n	80075b4 <HAL_PCD_EP_Open+0xcc>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68f9      	ldr	r1, [r7, #12]
 80075a4:	4618      	mov	r0, r3
 80075a6:	f006 fdc9 	bl	800e13c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80075b2:	7afb      	ldrb	r3, [r7, #11]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	460b      	mov	r3, r1
 80075c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80075c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	da0f      	bge.n	80075f0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	f003 020f 	and.w	r2, r3, #15
 80075d6:	4613      	mov	r3, r2
 80075d8:	00db      	lsls	r3, r3, #3
 80075da:	4413      	add	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	3310      	adds	r3, #16
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	4413      	add	r3, r2
 80075e4:	3304      	adds	r3, #4
 80075e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2201      	movs	r2, #1
 80075ec:	705a      	strb	r2, [r3, #1]
 80075ee:	e00f      	b.n	8007610 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075f0:	78fb      	ldrb	r3, [r7, #3]
 80075f2:	f003 020f 	and.w	r2, r3, #15
 80075f6:	4613      	mov	r3, r2
 80075f8:	00db      	lsls	r3, r3, #3
 80075fa:	4413      	add	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	4413      	add	r3, r2
 8007606:	3304      	adds	r3, #4
 8007608:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007610:	78fb      	ldrb	r3, [r7, #3]
 8007612:	f003 030f 	and.w	r3, r3, #15
 8007616:	b2da      	uxtb	r2, r3
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007622:	2b01      	cmp	r3, #1
 8007624:	d101      	bne.n	800762a <HAL_PCD_EP_Close+0x6e>
 8007626:	2302      	movs	r3, #2
 8007628:	e00e      	b.n	8007648 <HAL_PCD_EP_Close+0x8c>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2201      	movs	r2, #1
 800762e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68f9      	ldr	r1, [r7, #12]
 8007638:	4618      	mov	r0, r3
 800763a:	f006 fe07 	bl	800e24c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b086      	sub	sp, #24
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	607a      	str	r2, [r7, #4]
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	460b      	mov	r3, r1
 800765e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007660:	7afb      	ldrb	r3, [r7, #11]
 8007662:	f003 020f 	and.w	r2, r3, #15
 8007666:	4613      	mov	r3, r2
 8007668:	00db      	lsls	r3, r3, #3
 800766a:	4413      	add	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	4413      	add	r3, r2
 8007676:	3304      	adds	r3, #4
 8007678:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	2200      	movs	r2, #0
 800768a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	2200      	movs	r2, #0
 8007690:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007692:	7afb      	ldrb	r3, [r7, #11]
 8007694:	f003 030f 	and.w	r3, r3, #15
 8007698:	b2da      	uxtb	r2, r3
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	799b      	ldrb	r3, [r3, #6]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d102      	bne.n	80076ac <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6818      	ldr	r0, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	799b      	ldrb	r3, [r3, #6]
 80076b4:	461a      	mov	r2, r3
 80076b6:	6979      	ldr	r1, [r7, #20]
 80076b8:	f006 fea4 	bl	800e404 <USB_EPStartXfer>

  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
 80076ce:	460b      	mov	r3, r1
 80076d0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80076d2:	78fb      	ldrb	r3, [r7, #3]
 80076d4:	f003 020f 	and.w	r2, r3, #15
 80076d8:	6879      	ldr	r1, [r7, #4]
 80076da:	4613      	mov	r3, r2
 80076dc:	00db      	lsls	r3, r3, #3
 80076de:	4413      	add	r3, r2
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	440b      	add	r3, r1
 80076e4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80076e8:	681b      	ldr	r3, [r3, #0]
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	370c      	adds	r7, #12
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b086      	sub	sp, #24
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	60f8      	str	r0, [r7, #12]
 80076fe:	607a      	str	r2, [r7, #4]
 8007700:	603b      	str	r3, [r7, #0]
 8007702:	460b      	mov	r3, r1
 8007704:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007706:	7afb      	ldrb	r3, [r7, #11]
 8007708:	f003 020f 	and.w	r2, r3, #15
 800770c:	4613      	mov	r3, r2
 800770e:	00db      	lsls	r3, r3, #3
 8007710:	4413      	add	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	3310      	adds	r3, #16
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	4413      	add	r3, r2
 800771a:	3304      	adds	r3, #4
 800771c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	687a      	ldr	r2, [r7, #4]
 8007722:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2200      	movs	r2, #0
 800772e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2201      	movs	r2, #1
 8007734:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007736:	7afb      	ldrb	r3, [r7, #11]
 8007738:	f003 030f 	and.w	r3, r3, #15
 800773c:	b2da      	uxtb	r2, r3
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	799b      	ldrb	r3, [r3, #6]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d102      	bne.n	8007750 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6818      	ldr	r0, [r3, #0]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	799b      	ldrb	r3, [r3, #6]
 8007758:	461a      	mov	r2, r3
 800775a:	6979      	ldr	r1, [r7, #20]
 800775c:	f006 fe52 	bl	800e404 <USB_EPStartXfer>

  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3718      	adds	r7, #24
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b084      	sub	sp, #16
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	460b      	mov	r3, r1
 8007774:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007776:	78fb      	ldrb	r3, [r7, #3]
 8007778:	f003 030f 	and.w	r3, r3, #15
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	7912      	ldrb	r2, [r2, #4]
 8007780:	4293      	cmp	r3, r2
 8007782:	d901      	bls.n	8007788 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e04f      	b.n	8007828 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007788:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800778c:	2b00      	cmp	r3, #0
 800778e:	da0f      	bge.n	80077b0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007790:	78fb      	ldrb	r3, [r7, #3]
 8007792:	f003 020f 	and.w	r2, r3, #15
 8007796:	4613      	mov	r3, r2
 8007798:	00db      	lsls	r3, r3, #3
 800779a:	4413      	add	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	3310      	adds	r3, #16
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	4413      	add	r3, r2
 80077a4:	3304      	adds	r3, #4
 80077a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2201      	movs	r2, #1
 80077ac:	705a      	strb	r2, [r3, #1]
 80077ae:	e00d      	b.n	80077cc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80077b0:	78fa      	ldrb	r2, [r7, #3]
 80077b2:	4613      	mov	r3, r2
 80077b4:	00db      	lsls	r3, r3, #3
 80077b6:	4413      	add	r3, r2
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	4413      	add	r3, r2
 80077c2:	3304      	adds	r3, #4
 80077c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80077d2:	78fb      	ldrb	r3, [r7, #3]
 80077d4:	f003 030f 	and.w	r3, r3, #15
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d101      	bne.n	80077ec <HAL_PCD_EP_SetStall+0x82>
 80077e8:	2302      	movs	r3, #2
 80077ea:	e01d      	b.n	8007828 <HAL_PCD_EP_SetStall+0xbe>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68f9      	ldr	r1, [r7, #12]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f007 f9e6 	bl	800ebcc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007800:	78fb      	ldrb	r3, [r7, #3]
 8007802:	f003 030f 	and.w	r3, r3, #15
 8007806:	2b00      	cmp	r3, #0
 8007808:	d109      	bne.n	800781e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6818      	ldr	r0, [r3, #0]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	7999      	ldrb	r1, [r3, #6]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007818:	461a      	mov	r2, r3
 800781a:	f007 fbf9 	bl	800f010 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007826:	2300      	movs	r3, #0
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	460b      	mov	r3, r1
 800783a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800783c:	78fb      	ldrb	r3, [r7, #3]
 800783e:	f003 030f 	and.w	r3, r3, #15
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	7912      	ldrb	r2, [r2, #4]
 8007846:	4293      	cmp	r3, r2
 8007848:	d901      	bls.n	800784e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e042      	b.n	80078d4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800784e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007852:	2b00      	cmp	r3, #0
 8007854:	da0f      	bge.n	8007876 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007856:	78fb      	ldrb	r3, [r7, #3]
 8007858:	f003 020f 	and.w	r2, r3, #15
 800785c:	4613      	mov	r3, r2
 800785e:	00db      	lsls	r3, r3, #3
 8007860:	4413      	add	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	3310      	adds	r3, #16
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	4413      	add	r3, r2
 800786a:	3304      	adds	r3, #4
 800786c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2201      	movs	r2, #1
 8007872:	705a      	strb	r2, [r3, #1]
 8007874:	e00f      	b.n	8007896 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007876:	78fb      	ldrb	r3, [r7, #3]
 8007878:	f003 020f 	and.w	r2, r3, #15
 800787c:	4613      	mov	r3, r2
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	4413      	add	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	4413      	add	r3, r2
 800788c:	3304      	adds	r3, #4
 800788e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800789c:	78fb      	ldrb	r3, [r7, #3]
 800789e:	f003 030f 	and.w	r3, r3, #15
 80078a2:	b2da      	uxtb	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d101      	bne.n	80078b6 <HAL_PCD_EP_ClrStall+0x86>
 80078b2:	2302      	movs	r3, #2
 80078b4:	e00e      	b.n	80078d4 <HAL_PCD_EP_ClrStall+0xa4>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2201      	movs	r2, #1
 80078ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68f9      	ldr	r1, [r7, #12]
 80078c4:	4618      	mov	r0, r3
 80078c6:	f007 f9ef 	bl	800eca8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	460b      	mov	r3, r1
 80078e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80078e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	da0c      	bge.n	800790a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078f0:	78fb      	ldrb	r3, [r7, #3]
 80078f2:	f003 020f 	and.w	r2, r3, #15
 80078f6:	4613      	mov	r3, r2
 80078f8:	00db      	lsls	r3, r3, #3
 80078fa:	4413      	add	r3, r2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	3310      	adds	r3, #16
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	4413      	add	r3, r2
 8007904:	3304      	adds	r3, #4
 8007906:	60fb      	str	r3, [r7, #12]
 8007908:	e00c      	b.n	8007924 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800790a:	78fb      	ldrb	r3, [r7, #3]
 800790c:	f003 020f 	and.w	r2, r3, #15
 8007910:	4613      	mov	r3, r2
 8007912:	00db      	lsls	r3, r3, #3
 8007914:	4413      	add	r3, r2
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	4413      	add	r3, r2
 8007920:	3304      	adds	r3, #4
 8007922:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68f9      	ldr	r1, [r7, #12]
 800792a:	4618      	mov	r0, r3
 800792c:	f007 f80e 	bl	800e94c <USB_EPStopXfer>
 8007930:	4603      	mov	r3, r0
 8007932:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007934:	7afb      	ldrb	r3, [r7, #11]
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b08a      	sub	sp, #40	@ 0x28
 8007942:	af02      	add	r7, sp, #8
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	4613      	mov	r3, r2
 8007956:	00db      	lsls	r3, r3, #3
 8007958:	4413      	add	r3, r2
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	3310      	adds	r3, #16
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	4413      	add	r3, r2
 8007962:	3304      	adds	r3, #4
 8007964:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	695a      	ldr	r2, [r3, #20]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	429a      	cmp	r2, r3
 8007970:	d901      	bls.n	8007976 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e06b      	b.n	8007a4e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	691a      	ldr	r2, [r3, #16]
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	429a      	cmp	r2, r3
 800798a:	d902      	bls.n	8007992 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	3303      	adds	r3, #3
 8007996:	089b      	lsrs	r3, r3, #2
 8007998:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800799a:	e02a      	b.n	80079f2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	691a      	ldr	r2, [r3, #16]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	1ad3      	subs	r3, r2, r3
 80079a6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	69fa      	ldr	r2, [r7, #28]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d902      	bls.n	80079b8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	3303      	adds	r3, #3
 80079bc:	089b      	lsrs	r3, r3, #2
 80079be:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	68d9      	ldr	r1, [r3, #12]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	b2da      	uxtb	r2, r3
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	4603      	mov	r3, r0
 80079d4:	6978      	ldr	r0, [r7, #20]
 80079d6:	f007 f863 	bl	800eaa0 <USB_WritePacket>

    ep->xfer_buff  += len;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	68da      	ldr	r2, [r3, #12]
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	441a      	add	r2, r3
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	695a      	ldr	r2, [r3, #20]
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	441a      	add	r2, r3
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007a02:	69ba      	ldr	r2, [r7, #24]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d809      	bhi.n	8007a1c <PCD_WriteEmptyTxFifo+0xde>
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	695a      	ldr	r2, [r3, #20]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d203      	bcs.n	8007a1c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1bf      	bne.n	800799c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	691a      	ldr	r2, [r3, #16]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d811      	bhi.n	8007a4c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	f003 030f 	and.w	r3, r3, #15
 8007a2e:	2201      	movs	r2, #1
 8007a30:	fa02 f303 	lsl.w	r3, r2, r3
 8007a34:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	43db      	mvns	r3, r3
 8007a42:	6939      	ldr	r1, [r7, #16]
 8007a44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a48:	4013      	ands	r3, r2
 8007a4a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3720      	adds	r7, #32
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
	...

08007a58 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b088      	sub	sp, #32
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	333c      	adds	r3, #60	@ 0x3c
 8007a70:	3304      	adds	r3, #4
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	015a      	lsls	r2, r3, #5
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	799b      	ldrb	r3, [r3, #6]
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d17b      	bne.n	8007b86 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	f003 0308 	and.w	r3, r3, #8
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d015      	beq.n	8007ac4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	4a61      	ldr	r2, [pc, #388]	@ (8007c20 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	f240 80b9 	bls.w	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f000 80b3 	beq.w	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	015a      	lsls	r2, r3, #5
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aba:	461a      	mov	r2, r3
 8007abc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ac0:	6093      	str	r3, [r2, #8]
 8007ac2:	e0a7      	b.n	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	f003 0320 	and.w	r3, r3, #32
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d009      	beq.n	8007ae2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	015a      	lsls	r2, r3, #5
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ada:	461a      	mov	r2, r3
 8007adc:	2320      	movs	r3, #32
 8007ade:	6093      	str	r3, [r2, #8]
 8007ae0:	e098      	b.n	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f040 8093 	bne.w	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	4a4b      	ldr	r2, [pc, #300]	@ (8007c20 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d90f      	bls.n	8007b16 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00a      	beq.n	8007b16 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b12:	6093      	str	r3, [r2, #8]
 8007b14:	e07e      	b.n	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	4613      	mov	r3, r2
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	4413      	add	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	4413      	add	r3, r2
 8007b28:	3304      	adds	r3, #4
 8007b2a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6a1a      	ldr	r2, [r3, #32]
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	0159      	lsls	r1, r3, #5
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	440b      	add	r3, r1
 8007b38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b42:	1ad2      	subs	r2, r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d114      	bne.n	8007b78 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d109      	bne.n	8007b6a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b60:	461a      	mov	r2, r3
 8007b62:	2101      	movs	r1, #1
 8007b64:	f007 fa54 	bl	800f010 <USB_EP0_OutStart>
 8007b68:	e006      	b.n	8007b78 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	68da      	ldr	r2, [r3, #12]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	695b      	ldr	r3, [r3, #20]
 8007b72:	441a      	add	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f00d fc2a 	bl	80153d8 <HAL_PCD_DataOutStageCallback>
 8007b84:	e046      	b.n	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	4a26      	ldr	r2, [pc, #152]	@ (8007c24 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d124      	bne.n	8007bd8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d00a      	beq.n	8007bae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	015a      	lsls	r2, r3, #5
 8007b9c:	69bb      	ldr	r3, [r7, #24]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007baa:	6093      	str	r3, [r2, #8]
 8007bac:	e032      	b.n	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f003 0320 	and.w	r3, r3, #32
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d008      	beq.n	8007bca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	015a      	lsls	r2, r3, #5
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	2320      	movs	r3, #32
 8007bc8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f00d fc01 	bl	80153d8 <HAL_PCD_DataOutStageCallback>
 8007bd6:	e01d      	b.n	8007c14 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d114      	bne.n	8007c08 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	683a      	ldr	r2, [r7, #0]
 8007be2:	4613      	mov	r3, r2
 8007be4:	00db      	lsls	r3, r3, #3
 8007be6:	4413      	add	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	440b      	add	r3, r1
 8007bec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d108      	bne.n	8007c08 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6818      	ldr	r0, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007c00:	461a      	mov	r2, r3
 8007c02:	2100      	movs	r1, #0
 8007c04:	f007 fa04 	bl	800f010 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f00d fbe2 	bl	80153d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3720      	adds	r7, #32
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	4f54300a 	.word	0x4f54300a
 8007c24:	4f54310a 	.word	0x4f54310a

08007c28 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	333c      	adds	r3, #60	@ 0x3c
 8007c40:	3304      	adds	r3, #4
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	015a      	lsls	r2, r3, #5
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	4a15      	ldr	r2, [pc, #84]	@ (8007cb0 <PCD_EP_OutSetupPacket_int+0x88>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d90e      	bls.n	8007c7c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d009      	beq.n	8007c7c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c74:	461a      	mov	r2, r3
 8007c76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c7a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f00d fb99 	bl	80153b4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	4a0a      	ldr	r2, [pc, #40]	@ (8007cb0 <PCD_EP_OutSetupPacket_int+0x88>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d90c      	bls.n	8007ca4 <PCD_EP_OutSetupPacket_int+0x7c>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	799b      	ldrb	r3, [r3, #6]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d108      	bne.n	8007ca4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6818      	ldr	r0, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	f007 f9b6 	bl	800f010 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3718      	adds	r7, #24
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	4f54300a 	.word	0x4f54300a

08007cb4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	70fb      	strb	r3, [r7, #3]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007ccc:	78fb      	ldrb	r3, [r7, #3]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d107      	bne.n	8007ce2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007cd2:	883b      	ldrh	r3, [r7, #0]
 8007cd4:	0419      	lsls	r1, r3, #16
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68ba      	ldr	r2, [r7, #8]
 8007cdc:	430a      	orrs	r2, r1
 8007cde:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ce0:	e028      	b.n	8007d34 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce8:	0c1b      	lsrs	r3, r3, #16
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	4413      	add	r3, r2
 8007cee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	73fb      	strb	r3, [r7, #15]
 8007cf4:	e00d      	b.n	8007d12 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	7bfb      	ldrb	r3, [r7, #15]
 8007cfc:	3340      	adds	r3, #64	@ 0x40
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	0c1b      	lsrs	r3, r3, #16
 8007d06:	68ba      	ldr	r2, [r7, #8]
 8007d08:	4413      	add	r3, r2
 8007d0a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	73fb      	strb	r3, [r7, #15]
 8007d12:	7bfa      	ldrb	r2, [r7, #15]
 8007d14:	78fb      	ldrb	r3, [r7, #3]
 8007d16:	3b01      	subs	r3, #1
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d3ec      	bcc.n	8007cf6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007d1c:	883b      	ldrh	r3, [r7, #0]
 8007d1e:	0418      	lsls	r0, r3, #16
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6819      	ldr	r1, [r3, #0]
 8007d24:	78fb      	ldrb	r3, [r7, #3]
 8007d26:	3b01      	subs	r3, #1
 8007d28:	68ba      	ldr	r2, [r7, #8]
 8007d2a:	4302      	orrs	r2, r0
 8007d2c:	3340      	adds	r3, #64	@ 0x40
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b083      	sub	sp, #12
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	887a      	ldrh	r2, [r7, #2]
 8007d54:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	699b      	ldr	r3, [r3, #24]
 8007d86:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d92:	4b05      	ldr	r3, [pc, #20]	@ (8007da8 <HAL_PCDEx_ActivateLPM+0x44>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3714      	adds	r7, #20
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr
 8007da8:	10000003 	.word	0x10000003

08007dac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	460b      	mov	r3, r1
 8007db6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007db8:	bf00      	nop
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007dcc:	4b19      	ldr	r3, [pc, #100]	@ (8007e34 <HAL_PWREx_ConfigSupply+0x70>)
 8007dce:	68db      	ldr	r3, [r3, #12]
 8007dd0:	f003 0304 	and.w	r3, r3, #4
 8007dd4:	2b04      	cmp	r3, #4
 8007dd6:	d00a      	beq.n	8007dee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007dd8:	4b16      	ldr	r3, [pc, #88]	@ (8007e34 <HAL_PWREx_ConfigSupply+0x70>)
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	f003 0307 	and.w	r3, r3, #7
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d001      	beq.n	8007dea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e01f      	b.n	8007e2a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007dea:	2300      	movs	r3, #0
 8007dec:	e01d      	b.n	8007e2a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007dee:	4b11      	ldr	r3, [pc, #68]	@ (8007e34 <HAL_PWREx_ConfigSupply+0x70>)
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	f023 0207 	bic.w	r2, r3, #7
 8007df6:	490f      	ldr	r1, [pc, #60]	@ (8007e34 <HAL_PWREx_ConfigSupply+0x70>)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007dfe:	f7f8 fce3 	bl	80007c8 <HAL_GetTick>
 8007e02:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007e04:	e009      	b.n	8007e1a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007e06:	f7f8 fcdf 	bl	80007c8 <HAL_GetTick>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e14:	d901      	bls.n	8007e1a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e007      	b.n	8007e2a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007e1a:	4b06      	ldr	r3, [pc, #24]	@ (8007e34 <HAL_PWREx_ConfigSupply+0x70>)
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e26:	d1ee      	bne.n	8007e06 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	58024800 	.word	0x58024800

08007e38 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007e3c:	4b05      	ldr	r3, [pc, #20]	@ (8007e54 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	4a04      	ldr	r2, [pc, #16]	@ (8007e54 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e46:	60d3      	str	r3, [r2, #12]
}
 8007e48:	bf00      	nop
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	58024800 	.word	0x58024800

08007e58 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b08c      	sub	sp, #48	@ 0x30
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d102      	bne.n	8007e6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	f000 bc48 	b.w	80086fc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0301 	and.w	r3, r3, #1
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f000 8088 	beq.w	8007f8a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e7a:	4b99      	ldr	r3, [pc, #612]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007e84:	4b96      	ldr	r3, [pc, #600]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e88:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8c:	2b10      	cmp	r3, #16
 8007e8e:	d007      	beq.n	8007ea0 <HAL_RCC_OscConfig+0x48>
 8007e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e92:	2b18      	cmp	r3, #24
 8007e94:	d111      	bne.n	8007eba <HAL_RCC_OscConfig+0x62>
 8007e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e98:	f003 0303 	and.w	r3, r3, #3
 8007e9c:	2b02      	cmp	r3, #2
 8007e9e:	d10c      	bne.n	8007eba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ea0:	4b8f      	ldr	r3, [pc, #572]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d06d      	beq.n	8007f88 <HAL_RCC_OscConfig+0x130>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d169      	bne.n	8007f88 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	f000 bc21 	b.w	80086fc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ec2:	d106      	bne.n	8007ed2 <HAL_RCC_OscConfig+0x7a>
 8007ec4:	4b86      	ldr	r3, [pc, #536]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a85      	ldr	r2, [pc, #532]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007eca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ece:	6013      	str	r3, [r2, #0]
 8007ed0:	e02e      	b.n	8007f30 <HAL_RCC_OscConfig+0xd8>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10c      	bne.n	8007ef4 <HAL_RCC_OscConfig+0x9c>
 8007eda:	4b81      	ldr	r3, [pc, #516]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a80      	ldr	r2, [pc, #512]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007ee0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ee4:	6013      	str	r3, [r2, #0]
 8007ee6:	4b7e      	ldr	r3, [pc, #504]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a7d      	ldr	r2, [pc, #500]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007eec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ef0:	6013      	str	r3, [r2, #0]
 8007ef2:	e01d      	b.n	8007f30 <HAL_RCC_OscConfig+0xd8>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007efc:	d10c      	bne.n	8007f18 <HAL_RCC_OscConfig+0xc0>
 8007efe:	4b78      	ldr	r3, [pc, #480]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a77      	ldr	r2, [pc, #476]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007f08:	6013      	str	r3, [r2, #0]
 8007f0a:	4b75      	ldr	r3, [pc, #468]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a74      	ldr	r2, [pc, #464]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	e00b      	b.n	8007f30 <HAL_RCC_OscConfig+0xd8>
 8007f18:	4b71      	ldr	r3, [pc, #452]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a70      	ldr	r2, [pc, #448]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f22:	6013      	str	r3, [r2, #0]
 8007f24:	4b6e      	ldr	r3, [pc, #440]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a6d      	ldr	r2, [pc, #436]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007f2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d013      	beq.n	8007f60 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f38:	f7f8 fc46 	bl	80007c8 <HAL_GetTick>
 8007f3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f3e:	e008      	b.n	8007f52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f40:	f7f8 fc42 	bl	80007c8 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b64      	cmp	r3, #100	@ 0x64
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e3d4      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007f52:	4b63      	ldr	r3, [pc, #396]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d0f0      	beq.n	8007f40 <HAL_RCC_OscConfig+0xe8>
 8007f5e:	e014      	b.n	8007f8a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f60:	f7f8 fc32 	bl	80007c8 <HAL_GetTick>
 8007f64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007f66:	e008      	b.n	8007f7a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007f68:	f7f8 fc2e 	bl	80007c8 <HAL_GetTick>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f70:	1ad3      	subs	r3, r2, r3
 8007f72:	2b64      	cmp	r3, #100	@ 0x64
 8007f74:	d901      	bls.n	8007f7a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007f76:	2303      	movs	r3, #3
 8007f78:	e3c0      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007f7a:	4b59      	ldr	r3, [pc, #356]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1f0      	bne.n	8007f68 <HAL_RCC_OscConfig+0x110>
 8007f86:	e000      	b.n	8007f8a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 0302 	and.w	r3, r3, #2
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	f000 80ca 	beq.w	800812c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f98:	4b51      	ldr	r3, [pc, #324]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fa0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007fa2:	4b4f      	ldr	r3, [pc, #316]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007fa8:	6a3b      	ldr	r3, [r7, #32]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d007      	beq.n	8007fbe <HAL_RCC_OscConfig+0x166>
 8007fae:	6a3b      	ldr	r3, [r7, #32]
 8007fb0:	2b18      	cmp	r3, #24
 8007fb2:	d156      	bne.n	8008062 <HAL_RCC_OscConfig+0x20a>
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	f003 0303 	and.w	r3, r3, #3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d151      	bne.n	8008062 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007fbe:	4b48      	ldr	r3, [pc, #288]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0304 	and.w	r3, r3, #4
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d005      	beq.n	8007fd6 <HAL_RCC_OscConfig+0x17e>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d101      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e392      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007fd6:	4b42      	ldr	r3, [pc, #264]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f023 0219 	bic.w	r2, r3, #25
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	493f      	ldr	r1, [pc, #252]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fe8:	f7f8 fbee 	bl	80007c8 <HAL_GetTick>
 8007fec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007fee:	e008      	b.n	8008002 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ff0:	f7f8 fbea 	bl	80007c8 <HAL_GetTick>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff8:	1ad3      	subs	r3, r2, r3
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d901      	bls.n	8008002 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007ffe:	2303      	movs	r3, #3
 8008000:	e37c      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008002:	4b37      	ldr	r3, [pc, #220]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 0304 	and.w	r3, r3, #4
 800800a:	2b00      	cmp	r3, #0
 800800c:	d0f0      	beq.n	8007ff0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800800e:	f7f8 fc0b 	bl	8000828 <HAL_GetREVID>
 8008012:	4603      	mov	r3, r0
 8008014:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008018:	4293      	cmp	r3, r2
 800801a:	d817      	bhi.n	800804c <HAL_RCC_OscConfig+0x1f4>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	691b      	ldr	r3, [r3, #16]
 8008020:	2b40      	cmp	r3, #64	@ 0x40
 8008022:	d108      	bne.n	8008036 <HAL_RCC_OscConfig+0x1de>
 8008024:	4b2e      	ldr	r3, [pc, #184]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800802c:	4a2c      	ldr	r2, [pc, #176]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 800802e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008032:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008034:	e07a      	b.n	800812c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008036:	4b2a      	ldr	r3, [pc, #168]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	031b      	lsls	r3, r3, #12
 8008044:	4926      	ldr	r1, [pc, #152]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8008046:	4313      	orrs	r3, r2
 8008048:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800804a:	e06f      	b.n	800812c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800804c:	4b24      	ldr	r3, [pc, #144]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	061b      	lsls	r3, r3, #24
 800805a:	4921      	ldr	r1, [pc, #132]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 800805c:	4313      	orrs	r3, r2
 800805e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008060:	e064      	b.n	800812c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d047      	beq.n	80080fa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800806a:	4b1d      	ldr	r3, [pc, #116]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f023 0219 	bic.w	r2, r3, #25
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	491a      	ldr	r1, [pc, #104]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8008078:	4313      	orrs	r3, r2
 800807a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800807c:	f7f8 fba4 	bl	80007c8 <HAL_GetTick>
 8008080:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008082:	e008      	b.n	8008096 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008084:	f7f8 fba0 	bl	80007c8 <HAL_GetTick>
 8008088:	4602      	mov	r2, r0
 800808a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808c:	1ad3      	subs	r3, r2, r3
 800808e:	2b02      	cmp	r3, #2
 8008090:	d901      	bls.n	8008096 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e332      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008096:	4b12      	ldr	r3, [pc, #72]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f003 0304 	and.w	r3, r3, #4
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d0f0      	beq.n	8008084 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080a2:	f7f8 fbc1 	bl	8000828 <HAL_GetREVID>
 80080a6:	4603      	mov	r3, r0
 80080a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d819      	bhi.n	80080e4 <HAL_RCC_OscConfig+0x28c>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	2b40      	cmp	r3, #64	@ 0x40
 80080b6:	d108      	bne.n	80080ca <HAL_RCC_OscConfig+0x272>
 80080b8:	4b09      	ldr	r3, [pc, #36]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80080c0:	4a07      	ldr	r2, [pc, #28]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 80080c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080c6:	6053      	str	r3, [r2, #4]
 80080c8:	e030      	b.n	800812c <HAL_RCC_OscConfig+0x2d4>
 80080ca:	4b05      	ldr	r3, [pc, #20]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	031b      	lsls	r3, r3, #12
 80080d8:	4901      	ldr	r1, [pc, #4]	@ (80080e0 <HAL_RCC_OscConfig+0x288>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	604b      	str	r3, [r1, #4]
 80080de:	e025      	b.n	800812c <HAL_RCC_OscConfig+0x2d4>
 80080e0:	58024400 	.word	0x58024400
 80080e4:	4b9a      	ldr	r3, [pc, #616]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	061b      	lsls	r3, r3, #24
 80080f2:	4997      	ldr	r1, [pc, #604]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80080f4:	4313      	orrs	r3, r2
 80080f6:	604b      	str	r3, [r1, #4]
 80080f8:	e018      	b.n	800812c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80080fa:	4b95      	ldr	r3, [pc, #596]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a94      	ldr	r2, [pc, #592]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008100:	f023 0301 	bic.w	r3, r3, #1
 8008104:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008106:	f7f8 fb5f 	bl	80007c8 <HAL_GetTick>
 800810a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800810c:	e008      	b.n	8008120 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800810e:	f7f8 fb5b 	bl	80007c8 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	2b02      	cmp	r3, #2
 800811a:	d901      	bls.n	8008120 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e2ed      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008120:	4b8b      	ldr	r3, [pc, #556]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 0304 	and.w	r3, r3, #4
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1f0      	bne.n	800810e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0310 	and.w	r3, r3, #16
 8008134:	2b00      	cmp	r3, #0
 8008136:	f000 80a9 	beq.w	800828c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800813a:	4b85      	ldr	r3, [pc, #532]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008142:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008144:	4b82      	ldr	r3, [pc, #520]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008148:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	2b08      	cmp	r3, #8
 800814e:	d007      	beq.n	8008160 <HAL_RCC_OscConfig+0x308>
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	2b18      	cmp	r3, #24
 8008154:	d13a      	bne.n	80081cc <HAL_RCC_OscConfig+0x374>
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f003 0303 	and.w	r3, r3, #3
 800815c:	2b01      	cmp	r3, #1
 800815e:	d135      	bne.n	80081cc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008160:	4b7b      	ldr	r3, [pc, #492]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008168:	2b00      	cmp	r3, #0
 800816a:	d005      	beq.n	8008178 <HAL_RCC_OscConfig+0x320>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	69db      	ldr	r3, [r3, #28]
 8008170:	2b80      	cmp	r3, #128	@ 0x80
 8008172:	d001      	beq.n	8008178 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	e2c1      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008178:	f7f8 fb56 	bl	8000828 <HAL_GetREVID>
 800817c:	4603      	mov	r3, r0
 800817e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008182:	4293      	cmp	r3, r2
 8008184:	d817      	bhi.n	80081b6 <HAL_RCC_OscConfig+0x35e>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	2b20      	cmp	r3, #32
 800818c:	d108      	bne.n	80081a0 <HAL_RCC_OscConfig+0x348>
 800818e:	4b70      	ldr	r3, [pc, #448]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008196:	4a6e      	ldr	r2, [pc, #440]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008198:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800819c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800819e:	e075      	b.n	800828c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80081a0:	4b6b      	ldr	r3, [pc, #428]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a1b      	ldr	r3, [r3, #32]
 80081ac:	069b      	lsls	r3, r3, #26
 80081ae:	4968      	ldr	r1, [pc, #416]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081b0:	4313      	orrs	r3, r2
 80081b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80081b4:	e06a      	b.n	800828c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80081b6:	4b66      	ldr	r3, [pc, #408]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6a1b      	ldr	r3, [r3, #32]
 80081c2:	061b      	lsls	r3, r3, #24
 80081c4:	4962      	ldr	r1, [pc, #392]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081c6:	4313      	orrs	r3, r2
 80081c8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80081ca:	e05f      	b.n	800828c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	69db      	ldr	r3, [r3, #28]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d042      	beq.n	800825a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80081d4:	4b5e      	ldr	r3, [pc, #376]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a5d      	ldr	r2, [pc, #372]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081e0:	f7f8 faf2 	bl	80007c8 <HAL_GetTick>
 80081e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081e6:	e008      	b.n	80081fa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80081e8:	f7f8 faee 	bl	80007c8 <HAL_GetTick>
 80081ec:	4602      	mov	r2, r0
 80081ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d901      	bls.n	80081fa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e280      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80081fa:	4b55      	ldr	r3, [pc, #340]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008202:	2b00      	cmp	r3, #0
 8008204:	d0f0      	beq.n	80081e8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008206:	f7f8 fb0f 	bl	8000828 <HAL_GetREVID>
 800820a:	4603      	mov	r3, r0
 800820c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008210:	4293      	cmp	r3, r2
 8008212:	d817      	bhi.n	8008244 <HAL_RCC_OscConfig+0x3ec>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a1b      	ldr	r3, [r3, #32]
 8008218:	2b20      	cmp	r3, #32
 800821a:	d108      	bne.n	800822e <HAL_RCC_OscConfig+0x3d6>
 800821c:	4b4c      	ldr	r3, [pc, #304]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008224:	4a4a      	ldr	r2, [pc, #296]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008226:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800822a:	6053      	str	r3, [r2, #4]
 800822c:	e02e      	b.n	800828c <HAL_RCC_OscConfig+0x434>
 800822e:	4b48      	ldr	r3, [pc, #288]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	069b      	lsls	r3, r3, #26
 800823c:	4944      	ldr	r1, [pc, #272]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 800823e:	4313      	orrs	r3, r2
 8008240:	604b      	str	r3, [r1, #4]
 8008242:	e023      	b.n	800828c <HAL_RCC_OscConfig+0x434>
 8008244:	4b42      	ldr	r3, [pc, #264]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a1b      	ldr	r3, [r3, #32]
 8008250:	061b      	lsls	r3, r3, #24
 8008252:	493f      	ldr	r1, [pc, #252]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008254:	4313      	orrs	r3, r2
 8008256:	60cb      	str	r3, [r1, #12]
 8008258:	e018      	b.n	800828c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800825a:	4b3d      	ldr	r3, [pc, #244]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a3c      	ldr	r2, [pc, #240]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008260:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008266:	f7f8 faaf 	bl	80007c8 <HAL_GetTick>
 800826a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800826c:	e008      	b.n	8008280 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800826e:	f7f8 faab 	bl	80007c8 <HAL_GetTick>
 8008272:	4602      	mov	r2, r0
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	1ad3      	subs	r3, r2, r3
 8008278:	2b02      	cmp	r3, #2
 800827a:	d901      	bls.n	8008280 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800827c:	2303      	movs	r3, #3
 800827e:	e23d      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008280:	4b33      	ldr	r3, [pc, #204]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1f0      	bne.n	800826e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f003 0308 	and.w	r3, r3, #8
 8008294:	2b00      	cmp	r3, #0
 8008296:	d036      	beq.n	8008306 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	695b      	ldr	r3, [r3, #20]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d019      	beq.n	80082d4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082a0:	4b2b      	ldr	r3, [pc, #172]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80082a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082a4:	4a2a      	ldr	r2, [pc, #168]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80082a6:	f043 0301 	orr.w	r3, r3, #1
 80082aa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082ac:	f7f8 fa8c 	bl	80007c8 <HAL_GetTick>
 80082b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80082b2:	e008      	b.n	80082c6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082b4:	f7f8 fa88 	bl	80007c8 <HAL_GetTick>
 80082b8:	4602      	mov	r2, r0
 80082ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082bc:	1ad3      	subs	r3, r2, r3
 80082be:	2b02      	cmp	r3, #2
 80082c0:	d901      	bls.n	80082c6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80082c2:	2303      	movs	r3, #3
 80082c4:	e21a      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80082c6:	4b22      	ldr	r3, [pc, #136]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80082c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082ca:	f003 0302 	and.w	r3, r3, #2
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d0f0      	beq.n	80082b4 <HAL_RCC_OscConfig+0x45c>
 80082d2:	e018      	b.n	8008306 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082d4:	4b1e      	ldr	r3, [pc, #120]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80082d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80082da:	f023 0301 	bic.w	r3, r3, #1
 80082de:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e0:	f7f8 fa72 	bl	80007c8 <HAL_GetTick>
 80082e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80082e6:	e008      	b.n	80082fa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082e8:	f7f8 fa6e 	bl	80007c8 <HAL_GetTick>
 80082ec:	4602      	mov	r2, r0
 80082ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	d901      	bls.n	80082fa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80082f6:	2303      	movs	r3, #3
 80082f8:	e200      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80082fa:	4b15      	ldr	r3, [pc, #84]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 80082fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082fe:	f003 0302 	and.w	r3, r3, #2
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1f0      	bne.n	80082e8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0320 	and.w	r3, r3, #32
 800830e:	2b00      	cmp	r3, #0
 8008310:	d039      	beq.n	8008386 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	699b      	ldr	r3, [r3, #24]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d01c      	beq.n	8008354 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800831a:	4b0d      	ldr	r3, [pc, #52]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a0c      	ldr	r2, [pc, #48]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008320:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008324:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008326:	f7f8 fa4f 	bl	80007c8 <HAL_GetTick>
 800832a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800832c:	e008      	b.n	8008340 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800832e:	f7f8 fa4b 	bl	80007c8 <HAL_GetTick>
 8008332:	4602      	mov	r2, r0
 8008334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008336:	1ad3      	subs	r3, r2, r3
 8008338:	2b02      	cmp	r3, #2
 800833a:	d901      	bls.n	8008340 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800833c:	2303      	movs	r3, #3
 800833e:	e1dd      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008340:	4b03      	ldr	r3, [pc, #12]	@ (8008350 <HAL_RCC_OscConfig+0x4f8>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0f0      	beq.n	800832e <HAL_RCC_OscConfig+0x4d6>
 800834c:	e01b      	b.n	8008386 <HAL_RCC_OscConfig+0x52e>
 800834e:	bf00      	nop
 8008350:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008354:	4b9b      	ldr	r3, [pc, #620]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a9a      	ldr	r2, [pc, #616]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800835a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800835e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008360:	f7f8 fa32 	bl	80007c8 <HAL_GetTick>
 8008364:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008366:	e008      	b.n	800837a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008368:	f7f8 fa2e 	bl	80007c8 <HAL_GetTick>
 800836c:	4602      	mov	r2, r0
 800836e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	2b02      	cmp	r3, #2
 8008374:	d901      	bls.n	800837a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e1c0      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800837a:	4b92      	ldr	r3, [pc, #584]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1f0      	bne.n	8008368 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0304 	and.w	r3, r3, #4
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 8081 	beq.w	8008496 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008394:	4b8c      	ldr	r3, [pc, #560]	@ (80085c8 <HAL_RCC_OscConfig+0x770>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a8b      	ldr	r2, [pc, #556]	@ (80085c8 <HAL_RCC_OscConfig+0x770>)
 800839a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800839e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80083a0:	f7f8 fa12 	bl	80007c8 <HAL_GetTick>
 80083a4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80083a6:	e008      	b.n	80083ba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a8:	f7f8 fa0e 	bl	80007c8 <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	2b64      	cmp	r3, #100	@ 0x64
 80083b4:	d901      	bls.n	80083ba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e1a0      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80083ba:	4b83      	ldr	r3, [pc, #524]	@ (80085c8 <HAL_RCC_OscConfig+0x770>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d0f0      	beq.n	80083a8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d106      	bne.n	80083dc <HAL_RCC_OscConfig+0x584>
 80083ce:	4b7d      	ldr	r3, [pc, #500]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80083d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083d2:	4a7c      	ldr	r2, [pc, #496]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80083d4:	f043 0301 	orr.w	r3, r3, #1
 80083d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80083da:	e02d      	b.n	8008438 <HAL_RCC_OscConfig+0x5e0>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10c      	bne.n	80083fe <HAL_RCC_OscConfig+0x5a6>
 80083e4:	4b77      	ldr	r3, [pc, #476]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80083e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083e8:	4a76      	ldr	r2, [pc, #472]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80083ea:	f023 0301 	bic.w	r3, r3, #1
 80083ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80083f0:	4b74      	ldr	r3, [pc, #464]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80083f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083f4:	4a73      	ldr	r2, [pc, #460]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80083f6:	f023 0304 	bic.w	r3, r3, #4
 80083fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80083fc:	e01c      	b.n	8008438 <HAL_RCC_OscConfig+0x5e0>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	2b05      	cmp	r3, #5
 8008404:	d10c      	bne.n	8008420 <HAL_RCC_OscConfig+0x5c8>
 8008406:	4b6f      	ldr	r3, [pc, #444]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800840a:	4a6e      	ldr	r2, [pc, #440]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800840c:	f043 0304 	orr.w	r3, r3, #4
 8008410:	6713      	str	r3, [r2, #112]	@ 0x70
 8008412:	4b6c      	ldr	r3, [pc, #432]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008416:	4a6b      	ldr	r2, [pc, #428]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008418:	f043 0301 	orr.w	r3, r3, #1
 800841c:	6713      	str	r3, [r2, #112]	@ 0x70
 800841e:	e00b      	b.n	8008438 <HAL_RCC_OscConfig+0x5e0>
 8008420:	4b68      	ldr	r3, [pc, #416]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008424:	4a67      	ldr	r2, [pc, #412]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008426:	f023 0301 	bic.w	r3, r3, #1
 800842a:	6713      	str	r3, [r2, #112]	@ 0x70
 800842c:	4b65      	ldr	r3, [pc, #404]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800842e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008430:	4a64      	ldr	r2, [pc, #400]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008432:	f023 0304 	bic.w	r3, r3, #4
 8008436:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	689b      	ldr	r3, [r3, #8]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d015      	beq.n	800846c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008440:	f7f8 f9c2 	bl	80007c8 <HAL_GetTick>
 8008444:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008446:	e00a      	b.n	800845e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008448:	f7f8 f9be 	bl	80007c8 <HAL_GetTick>
 800844c:	4602      	mov	r2, r0
 800844e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008450:	1ad3      	subs	r3, r2, r3
 8008452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008456:	4293      	cmp	r3, r2
 8008458:	d901      	bls.n	800845e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800845a:	2303      	movs	r3, #3
 800845c:	e14e      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800845e:	4b59      	ldr	r3, [pc, #356]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008462:	f003 0302 	and.w	r3, r3, #2
 8008466:	2b00      	cmp	r3, #0
 8008468:	d0ee      	beq.n	8008448 <HAL_RCC_OscConfig+0x5f0>
 800846a:	e014      	b.n	8008496 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800846c:	f7f8 f9ac 	bl	80007c8 <HAL_GetTick>
 8008470:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008472:	e00a      	b.n	800848a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008474:	f7f8 f9a8 	bl	80007c8 <HAL_GetTick>
 8008478:	4602      	mov	r2, r0
 800847a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008482:	4293      	cmp	r3, r2
 8008484:	d901      	bls.n	800848a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008486:	2303      	movs	r3, #3
 8008488:	e138      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800848a:	4b4e      	ldr	r3, [pc, #312]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800848c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800848e:	f003 0302 	and.w	r3, r3, #2
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1ee      	bne.n	8008474 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 812d 	beq.w	80086fa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80084a0:	4b48      	ldr	r3, [pc, #288]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80084a8:	2b18      	cmp	r3, #24
 80084aa:	f000 80bd 	beq.w	8008628 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	f040 809e 	bne.w	80085f4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084b8:	4b42      	ldr	r3, [pc, #264]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a41      	ldr	r2, [pc, #260]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80084be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084c4:	f7f8 f980 	bl	80007c8 <HAL_GetTick>
 80084c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084ca:	e008      	b.n	80084de <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084cc:	f7f8 f97c 	bl	80007c8 <HAL_GetTick>
 80084d0:	4602      	mov	r2, r0
 80084d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	d901      	bls.n	80084de <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80084da:	2303      	movs	r3, #3
 80084dc:	e10e      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80084de:	4b39      	ldr	r3, [pc, #228]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1f0      	bne.n	80084cc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084ea:	4b36      	ldr	r3, [pc, #216]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80084ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80084ee:	4b37      	ldr	r3, [pc, #220]	@ (80085cc <HAL_RCC_OscConfig+0x774>)
 80084f0:	4013      	ands	r3, r2
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80084fa:	0112      	lsls	r2, r2, #4
 80084fc:	430a      	orrs	r2, r1
 80084fe:	4931      	ldr	r1, [pc, #196]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008500:	4313      	orrs	r3, r2
 8008502:	628b      	str	r3, [r1, #40]	@ 0x28
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008508:	3b01      	subs	r3, #1
 800850a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008512:	3b01      	subs	r3, #1
 8008514:	025b      	lsls	r3, r3, #9
 8008516:	b29b      	uxth	r3, r3
 8008518:	431a      	orrs	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851e:	3b01      	subs	r3, #1
 8008520:	041b      	lsls	r3, r3, #16
 8008522:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800852c:	3b01      	subs	r3, #1
 800852e:	061b      	lsls	r3, r3, #24
 8008530:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008534:	4923      	ldr	r1, [pc, #140]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008536:	4313      	orrs	r3, r2
 8008538:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800853a:	4b22      	ldr	r3, [pc, #136]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800853c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800853e:	4a21      	ldr	r2, [pc, #132]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008540:	f023 0301 	bic.w	r3, r3, #1
 8008544:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008546:	4b1f      	ldr	r3, [pc, #124]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008548:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800854a:	4b21      	ldr	r3, [pc, #132]	@ (80085d0 <HAL_RCC_OscConfig+0x778>)
 800854c:	4013      	ands	r3, r2
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008552:	00d2      	lsls	r2, r2, #3
 8008554:	491b      	ldr	r1, [pc, #108]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008556:	4313      	orrs	r3, r2
 8008558:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800855a:	4b1a      	ldr	r3, [pc, #104]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	f023 020c 	bic.w	r2, r3, #12
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008566:	4917      	ldr	r1, [pc, #92]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008568:	4313      	orrs	r3, r2
 800856a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800856c:	4b15      	ldr	r3, [pc, #84]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	f023 0202 	bic.w	r2, r3, #2
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008578:	4912      	ldr	r1, [pc, #72]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800857a:	4313      	orrs	r3, r2
 800857c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800857e:	4b11      	ldr	r3, [pc, #68]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008582:	4a10      	ldr	r2, [pc, #64]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008588:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800858a:	4b0e      	ldr	r3, [pc, #56]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800858c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800858e:	4a0d      	ldr	r2, [pc, #52]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008594:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008596:	4b0b      	ldr	r3, [pc, #44]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 8008598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859a:	4a0a      	ldr	r2, [pc, #40]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 800859c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80085a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80085a2:	4b08      	ldr	r3, [pc, #32]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80085a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085a6:	4a07      	ldr	r2, [pc, #28]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80085a8:	f043 0301 	orr.w	r3, r3, #1
 80085ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085ae:	4b05      	ldr	r3, [pc, #20]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a04      	ldr	r2, [pc, #16]	@ (80085c4 <HAL_RCC_OscConfig+0x76c>)
 80085b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80085b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085ba:	f7f8 f905 	bl	80007c8 <HAL_GetTick>
 80085be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80085c0:	e011      	b.n	80085e6 <HAL_RCC_OscConfig+0x78e>
 80085c2:	bf00      	nop
 80085c4:	58024400 	.word	0x58024400
 80085c8:	58024800 	.word	0x58024800
 80085cc:	fffffc0c 	.word	0xfffffc0c
 80085d0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085d4:	f7f8 f8f8 	bl	80007c8 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e08a      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80085e6:	4b47      	ldr	r3, [pc, #284]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f0      	beq.n	80085d4 <HAL_RCC_OscConfig+0x77c>
 80085f2:	e082      	b.n	80086fa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085f4:	4b43      	ldr	r3, [pc, #268]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a42      	ldr	r2, [pc, #264]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80085fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008600:	f7f8 f8e2 	bl	80007c8 <HAL_GetTick>
 8008604:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008606:	e008      	b.n	800861a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008608:	f7f8 f8de 	bl	80007c8 <HAL_GetTick>
 800860c:	4602      	mov	r2, r0
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	1ad3      	subs	r3, r2, r3
 8008612:	2b02      	cmp	r3, #2
 8008614:	d901      	bls.n	800861a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008616:	2303      	movs	r3, #3
 8008618:	e070      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800861a:	4b3a      	ldr	r3, [pc, #232]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1f0      	bne.n	8008608 <HAL_RCC_OscConfig+0x7b0>
 8008626:	e068      	b.n	80086fa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008628:	4b36      	ldr	r3, [pc, #216]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 800862a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800862e:	4b35      	ldr	r3, [pc, #212]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 8008630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008632:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008638:	2b01      	cmp	r3, #1
 800863a:	d031      	beq.n	80086a0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	f003 0203 	and.w	r2, r3, #3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008646:	429a      	cmp	r2, r3
 8008648:	d12a      	bne.n	80086a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	091b      	lsrs	r3, r3, #4
 800864e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008656:	429a      	cmp	r2, r3
 8008658:	d122      	bne.n	80086a0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008664:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008666:	429a      	cmp	r2, r3
 8008668:	d11a      	bne.n	80086a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	0a5b      	lsrs	r3, r3, #9
 800866e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008676:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008678:	429a      	cmp	r2, r3
 800867a:	d111      	bne.n	80086a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	0c1b      	lsrs	r3, r3, #16
 8008680:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008688:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800868a:	429a      	cmp	r2, r3
 800868c:	d108      	bne.n	80086a0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	0e1b      	lsrs	r3, r3, #24
 8008692:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800869a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800869c:	429a      	cmp	r2, r3
 800869e:	d001      	beq.n	80086a4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	e02b      	b.n	80086fc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80086a4:	4b17      	ldr	r3, [pc, #92]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086a8:	08db      	lsrs	r3, r3, #3
 80086aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80086ae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d01f      	beq.n	80086fa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80086ba:	4b12      	ldr	r3, [pc, #72]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086be:	4a11      	ldr	r2, [pc, #68]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086c0:	f023 0301 	bic.w	r3, r3, #1
 80086c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80086c6:	f7f8 f87f 	bl	80007c8 <HAL_GetTick>
 80086ca:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80086cc:	bf00      	nop
 80086ce:	f7f8 f87b 	bl	80007c8 <HAL_GetTick>
 80086d2:	4602      	mov	r2, r0
 80086d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d0f9      	beq.n	80086ce <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80086da:	4b0a      	ldr	r3, [pc, #40]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086de:	4b0a      	ldr	r3, [pc, #40]	@ (8008708 <HAL_RCC_OscConfig+0x8b0>)
 80086e0:	4013      	ands	r3, r2
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80086e6:	00d2      	lsls	r2, r2, #3
 80086e8:	4906      	ldr	r1, [pc, #24]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086ea:	4313      	orrs	r3, r2
 80086ec:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80086ee:	4b05      	ldr	r3, [pc, #20]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f2:	4a04      	ldr	r2, [pc, #16]	@ (8008704 <HAL_RCC_OscConfig+0x8ac>)
 80086f4:	f043 0301 	orr.w	r3, r3, #1
 80086f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3730      	adds	r7, #48	@ 0x30
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	58024400 	.word	0x58024400
 8008708:	ffff0007 	.word	0xffff0007

0800870c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d101      	bne.n	8008720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	e19c      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008720:	4b8a      	ldr	r3, [pc, #552]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 030f 	and.w	r3, r3, #15
 8008728:	683a      	ldr	r2, [r7, #0]
 800872a:	429a      	cmp	r2, r3
 800872c:	d910      	bls.n	8008750 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800872e:	4b87      	ldr	r3, [pc, #540]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f023 020f 	bic.w	r2, r3, #15
 8008736:	4985      	ldr	r1, [pc, #532]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	4313      	orrs	r3, r2
 800873c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800873e:	4b83      	ldr	r3, [pc, #524]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f003 030f 	and.w	r3, r3, #15
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	429a      	cmp	r2, r3
 800874a:	d001      	beq.n	8008750 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e184      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f003 0304 	and.w	r3, r3, #4
 8008758:	2b00      	cmp	r3, #0
 800875a:	d010      	beq.n	800877e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	691a      	ldr	r2, [r3, #16]
 8008760:	4b7b      	ldr	r3, [pc, #492]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008768:	429a      	cmp	r2, r3
 800876a:	d908      	bls.n	800877e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800876c:	4b78      	ldr	r3, [pc, #480]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800876e:	699b      	ldr	r3, [r3, #24]
 8008770:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	691b      	ldr	r3, [r3, #16]
 8008778:	4975      	ldr	r1, [pc, #468]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800877a:	4313      	orrs	r3, r2
 800877c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f003 0308 	and.w	r3, r3, #8
 8008786:	2b00      	cmp	r3, #0
 8008788:	d010      	beq.n	80087ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	695a      	ldr	r2, [r3, #20]
 800878e:	4b70      	ldr	r3, [pc, #448]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008790:	69db      	ldr	r3, [r3, #28]
 8008792:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008796:	429a      	cmp	r2, r3
 8008798:	d908      	bls.n	80087ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800879a:	4b6d      	ldr	r3, [pc, #436]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800879c:	69db      	ldr	r3, [r3, #28]
 800879e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	695b      	ldr	r3, [r3, #20]
 80087a6:	496a      	ldr	r1, [pc, #424]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80087a8:	4313      	orrs	r3, r2
 80087aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 0310 	and.w	r3, r3, #16
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d010      	beq.n	80087da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	699a      	ldr	r2, [r3, #24]
 80087bc:	4b64      	ldr	r3, [pc, #400]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80087be:	69db      	ldr	r3, [r3, #28]
 80087c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d908      	bls.n	80087da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80087c8:	4b61      	ldr	r3, [pc, #388]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80087ca:	69db      	ldr	r3, [r3, #28]
 80087cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	699b      	ldr	r3, [r3, #24]
 80087d4:	495e      	ldr	r1, [pc, #376]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80087d6:	4313      	orrs	r3, r2
 80087d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 0320 	and.w	r3, r3, #32
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d010      	beq.n	8008808 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	69da      	ldr	r2, [r3, #28]
 80087ea:	4b59      	ldr	r3, [pc, #356]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d908      	bls.n	8008808 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80087f6:	4b56      	ldr	r3, [pc, #344]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	69db      	ldr	r3, [r3, #28]
 8008802:	4953      	ldr	r1, [pc, #332]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008804:	4313      	orrs	r3, r2
 8008806:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0302 	and.w	r3, r3, #2
 8008810:	2b00      	cmp	r3, #0
 8008812:	d010      	beq.n	8008836 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	68da      	ldr	r2, [r3, #12]
 8008818:	4b4d      	ldr	r3, [pc, #308]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800881a:	699b      	ldr	r3, [r3, #24]
 800881c:	f003 030f 	and.w	r3, r3, #15
 8008820:	429a      	cmp	r2, r3
 8008822:	d908      	bls.n	8008836 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008824:	4b4a      	ldr	r3, [pc, #296]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008826:	699b      	ldr	r3, [r3, #24]
 8008828:	f023 020f 	bic.w	r2, r3, #15
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	4947      	ldr	r1, [pc, #284]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008832:	4313      	orrs	r3, r2
 8008834:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d055      	beq.n	80088ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008842:	4b43      	ldr	r3, [pc, #268]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	4940      	ldr	r1, [pc, #256]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008850:	4313      	orrs	r3, r2
 8008852:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	2b02      	cmp	r3, #2
 800885a:	d107      	bne.n	800886c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800885c:	4b3c      	ldr	r3, [pc, #240]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008864:	2b00      	cmp	r3, #0
 8008866:	d121      	bne.n	80088ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e0f6      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	2b03      	cmp	r3, #3
 8008872:	d107      	bne.n	8008884 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008874:	4b36      	ldr	r3, [pc, #216]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d115      	bne.n	80088ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	e0ea      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	2b01      	cmp	r3, #1
 800888a:	d107      	bne.n	800889c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800888c:	4b30      	ldr	r3, [pc, #192]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008894:	2b00      	cmp	r3, #0
 8008896:	d109      	bne.n	80088ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	e0de      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800889c:	4b2c      	ldr	r3, [pc, #176]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 0304 	and.w	r3, r3, #4
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d101      	bne.n	80088ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	e0d6      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088ac:	4b28      	ldr	r3, [pc, #160]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	f023 0207 	bic.w	r2, r3, #7
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	4925      	ldr	r1, [pc, #148]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80088ba:	4313      	orrs	r3, r2
 80088bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088be:	f7f7 ff83 	bl	80007c8 <HAL_GetTick>
 80088c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c4:	e00a      	b.n	80088dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088c6:	f7f7 ff7f 	bl	80007c8 <HAL_GetTick>
 80088ca:	4602      	mov	r2, r0
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d901      	bls.n	80088dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80088d8:	2303      	movs	r3, #3
 80088da:	e0be      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088dc:	4b1c      	ldr	r3, [pc, #112]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 80088de:	691b      	ldr	r3, [r3, #16]
 80088e0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	00db      	lsls	r3, r3, #3
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d1eb      	bne.n	80088c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 0302 	and.w	r3, r3, #2
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d010      	beq.n	800891c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	68da      	ldr	r2, [r3, #12]
 80088fe:	4b14      	ldr	r3, [pc, #80]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	f003 030f 	and.w	r3, r3, #15
 8008906:	429a      	cmp	r2, r3
 8008908:	d208      	bcs.n	800891c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800890a:	4b11      	ldr	r3, [pc, #68]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	f023 020f 	bic.w	r2, r3, #15
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	490e      	ldr	r1, [pc, #56]	@ (8008950 <HAL_RCC_ClockConfig+0x244>)
 8008918:	4313      	orrs	r3, r2
 800891a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800891c:	4b0b      	ldr	r3, [pc, #44]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 030f 	and.w	r3, r3, #15
 8008924:	683a      	ldr	r2, [r7, #0]
 8008926:	429a      	cmp	r2, r3
 8008928:	d214      	bcs.n	8008954 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800892a:	4b08      	ldr	r3, [pc, #32]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f023 020f 	bic.w	r2, r3, #15
 8008932:	4906      	ldr	r1, [pc, #24]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	4313      	orrs	r3, r2
 8008938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800893a:	4b04      	ldr	r3, [pc, #16]	@ (800894c <HAL_RCC_ClockConfig+0x240>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 030f 	and.w	r3, r3, #15
 8008942:	683a      	ldr	r2, [r7, #0]
 8008944:	429a      	cmp	r2, r3
 8008946:	d005      	beq.n	8008954 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e086      	b.n	8008a5a <HAL_RCC_ClockConfig+0x34e>
 800894c:	52002000 	.word	0x52002000
 8008950:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 0304 	and.w	r3, r3, #4
 800895c:	2b00      	cmp	r3, #0
 800895e:	d010      	beq.n	8008982 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	691a      	ldr	r2, [r3, #16]
 8008964:	4b3f      	ldr	r3, [pc, #252]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 8008966:	699b      	ldr	r3, [r3, #24]
 8008968:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800896c:	429a      	cmp	r2, r3
 800896e:	d208      	bcs.n	8008982 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008970:	4b3c      	ldr	r3, [pc, #240]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 8008972:	699b      	ldr	r3, [r3, #24]
 8008974:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	691b      	ldr	r3, [r3, #16]
 800897c:	4939      	ldr	r1, [pc, #228]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 800897e:	4313      	orrs	r3, r2
 8008980:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 0308 	and.w	r3, r3, #8
 800898a:	2b00      	cmp	r3, #0
 800898c:	d010      	beq.n	80089b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	695a      	ldr	r2, [r3, #20]
 8008992:	4b34      	ldr	r3, [pc, #208]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 8008994:	69db      	ldr	r3, [r3, #28]
 8008996:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800899a:	429a      	cmp	r2, r3
 800899c:	d208      	bcs.n	80089b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800899e:	4b31      	ldr	r3, [pc, #196]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089a0:	69db      	ldr	r3, [r3, #28]
 80089a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	695b      	ldr	r3, [r3, #20]
 80089aa:	492e      	ldr	r1, [pc, #184]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089ac:	4313      	orrs	r3, r2
 80089ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f003 0310 	and.w	r3, r3, #16
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d010      	beq.n	80089de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	699a      	ldr	r2, [r3, #24]
 80089c0:	4b28      	ldr	r3, [pc, #160]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089c2:	69db      	ldr	r3, [r3, #28]
 80089c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80089c8:	429a      	cmp	r2, r3
 80089ca:	d208      	bcs.n	80089de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80089cc:	4b25      	ldr	r3, [pc, #148]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089ce:	69db      	ldr	r3, [r3, #28]
 80089d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	699b      	ldr	r3, [r3, #24]
 80089d8:	4922      	ldr	r1, [pc, #136]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089da:	4313      	orrs	r3, r2
 80089dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 0320 	and.w	r3, r3, #32
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d010      	beq.n	8008a0c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	69da      	ldr	r2, [r3, #28]
 80089ee:	4b1d      	ldr	r3, [pc, #116]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089f0:	6a1b      	ldr	r3, [r3, #32]
 80089f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d208      	bcs.n	8008a0c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80089fa:	4b1a      	ldr	r3, [pc, #104]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 80089fc:	6a1b      	ldr	r3, [r3, #32]
 80089fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	4917      	ldr	r1, [pc, #92]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008a0c:	f000 f834 	bl	8008a78 <HAL_RCC_GetSysClockFreq>
 8008a10:	4602      	mov	r2, r0
 8008a12:	4b14      	ldr	r3, [pc, #80]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	0a1b      	lsrs	r3, r3, #8
 8008a18:	f003 030f 	and.w	r3, r3, #15
 8008a1c:	4912      	ldr	r1, [pc, #72]	@ (8008a68 <HAL_RCC_ClockConfig+0x35c>)
 8008a1e:	5ccb      	ldrb	r3, [r1, r3]
 8008a20:	f003 031f 	and.w	r3, r3, #31
 8008a24:	fa22 f303 	lsr.w	r3, r2, r3
 8008a28:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8008a64 <HAL_RCC_ClockConfig+0x358>)
 8008a2c:	699b      	ldr	r3, [r3, #24]
 8008a2e:	f003 030f 	and.w	r3, r3, #15
 8008a32:	4a0d      	ldr	r2, [pc, #52]	@ (8008a68 <HAL_RCC_ClockConfig+0x35c>)
 8008a34:	5cd3      	ldrb	r3, [r2, r3]
 8008a36:	f003 031f 	and.w	r3, r3, #31
 8008a3a:	693a      	ldr	r2, [r7, #16]
 8008a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a40:	4a0a      	ldr	r2, [pc, #40]	@ (8008a6c <HAL_RCC_ClockConfig+0x360>)
 8008a42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008a44:	4a0a      	ldr	r2, [pc, #40]	@ (8008a70 <HAL_RCC_ClockConfig+0x364>)
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a74 <HAL_RCC_ClockConfig+0x368>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f7f7 fe70 	bl	8000734 <HAL_InitTick>
 8008a54:	4603      	mov	r3, r0
 8008a56:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3718      	adds	r7, #24
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	58024400 	.word	0x58024400
 8008a68:	080178cc 	.word	0x080178cc
 8008a6c:	240000a4 	.word	0x240000a4
 8008a70:	240000a0 	.word	0x240000a0
 8008a74:	24000000 	.word	0x24000000

08008a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b089      	sub	sp, #36	@ 0x24
 8008a7c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a7e:	4bb3      	ldr	r3, [pc, #716]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a80:	691b      	ldr	r3, [r3, #16]
 8008a82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a86:	2b18      	cmp	r3, #24
 8008a88:	f200 8155 	bhi.w	8008d36 <HAL_RCC_GetSysClockFreq+0x2be>
 8008a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a94 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a92:	bf00      	nop
 8008a94:	08008af9 	.word	0x08008af9
 8008a98:	08008d37 	.word	0x08008d37
 8008a9c:	08008d37 	.word	0x08008d37
 8008aa0:	08008d37 	.word	0x08008d37
 8008aa4:	08008d37 	.word	0x08008d37
 8008aa8:	08008d37 	.word	0x08008d37
 8008aac:	08008d37 	.word	0x08008d37
 8008ab0:	08008d37 	.word	0x08008d37
 8008ab4:	08008b1f 	.word	0x08008b1f
 8008ab8:	08008d37 	.word	0x08008d37
 8008abc:	08008d37 	.word	0x08008d37
 8008ac0:	08008d37 	.word	0x08008d37
 8008ac4:	08008d37 	.word	0x08008d37
 8008ac8:	08008d37 	.word	0x08008d37
 8008acc:	08008d37 	.word	0x08008d37
 8008ad0:	08008d37 	.word	0x08008d37
 8008ad4:	08008b25 	.word	0x08008b25
 8008ad8:	08008d37 	.word	0x08008d37
 8008adc:	08008d37 	.word	0x08008d37
 8008ae0:	08008d37 	.word	0x08008d37
 8008ae4:	08008d37 	.word	0x08008d37
 8008ae8:	08008d37 	.word	0x08008d37
 8008aec:	08008d37 	.word	0x08008d37
 8008af0:	08008d37 	.word	0x08008d37
 8008af4:	08008b2b 	.word	0x08008b2b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008af8:	4b94      	ldr	r3, [pc, #592]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 0320 	and.w	r3, r3, #32
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d009      	beq.n	8008b18 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b04:	4b91      	ldr	r3, [pc, #580]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	08db      	lsrs	r3, r3, #3
 8008b0a:	f003 0303 	and.w	r3, r3, #3
 8008b0e:	4a90      	ldr	r2, [pc, #576]	@ (8008d50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b10:	fa22 f303 	lsr.w	r3, r2, r3
 8008b14:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008b16:	e111      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008b18:	4b8d      	ldr	r3, [pc, #564]	@ (8008d50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008b1a:	61bb      	str	r3, [r7, #24]
      break;
 8008b1c:	e10e      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008b1e:	4b8d      	ldr	r3, [pc, #564]	@ (8008d54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008b20:	61bb      	str	r3, [r7, #24]
      break;
 8008b22:	e10b      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008b24:	4b8c      	ldr	r3, [pc, #560]	@ (8008d58 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008b26:	61bb      	str	r3, [r7, #24]
      break;
 8008b28:	e108      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b2a:	4b88      	ldr	r3, [pc, #544]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b2e:	f003 0303 	and.w	r3, r3, #3
 8008b32:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008b34:	4b85      	ldr	r3, [pc, #532]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b38:	091b      	lsrs	r3, r3, #4
 8008b3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b3e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008b40:	4b82      	ldr	r3, [pc, #520]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b44:	f003 0301 	and.w	r3, r3, #1
 8008b48:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008b4a:	4b80      	ldr	r3, [pc, #512]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b4e:	08db      	lsrs	r3, r3, #3
 8008b50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	fb02 f303 	mul.w	r3, r2, r3
 8008b5a:	ee07 3a90 	vmov	s15, r3
 8008b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b62:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f000 80e1 	beq.w	8008d30 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	2b02      	cmp	r3, #2
 8008b72:	f000 8083 	beq.w	8008c7c <HAL_RCC_GetSysClockFreq+0x204>
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	2b02      	cmp	r3, #2
 8008b7a:	f200 80a1 	bhi.w	8008cc0 <HAL_RCC_GetSysClockFreq+0x248>
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d003      	beq.n	8008b8c <HAL_RCC_GetSysClockFreq+0x114>
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d056      	beq.n	8008c38 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008b8a:	e099      	b.n	8008cc0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b8c:	4b6f      	ldr	r3, [pc, #444]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 0320 	and.w	r3, r3, #32
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d02d      	beq.n	8008bf4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b98:	4b6c      	ldr	r3, [pc, #432]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	08db      	lsrs	r3, r3, #3
 8008b9e:	f003 0303 	and.w	r3, r3, #3
 8008ba2:	4a6b      	ldr	r2, [pc, #428]	@ (8008d50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ba8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	ee07 3a90 	vmov	s15, r3
 8008bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	ee07 3a90 	vmov	s15, r3
 8008bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bc2:	4b62      	ldr	r3, [pc, #392]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bca:	ee07 3a90 	vmov	s15, r3
 8008bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008bd6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008be2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008bf2:	e087      	b.n	8008d04 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	ee07 3a90 	vmov	s15, r3
 8008bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bfe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008d60 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008c02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c06:	4b51      	ldr	r3, [pc, #324]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c0e:	ee07 3a90 	vmov	s15, r3
 8008c12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c16:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c1a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008c36:	e065      	b.n	8008d04 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	ee07 3a90 	vmov	s15, r3
 8008c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c42:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008d64 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c4a:	4b40      	ldr	r3, [pc, #256]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c52:	ee07 3a90 	vmov	s15, r3
 8008c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008c5e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008c7a:	e043      	b.n	8008d04 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	ee07 3a90 	vmov	s15, r3
 8008c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c86:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008d68 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c96:	ee07 3a90 	vmov	s15, r3
 8008c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ca2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008cbe:	e021      	b.n	8008d04 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	ee07 3a90 	vmov	s15, r3
 8008cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008d64 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008cce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cda:	ee07 3a90 	vmov	s15, r3
 8008cde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ce2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ce6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cfe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d02:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008d04:	4b11      	ldr	r3, [pc, #68]	@ (8008d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d08:	0a5b      	lsrs	r3, r3, #9
 8008d0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d0e:	3301      	adds	r3, #1
 8008d10:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	ee07 3a90 	vmov	s15, r3
 8008d18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008d1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d28:	ee17 3a90 	vmov	r3, s15
 8008d2c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008d2e:	e005      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008d30:	2300      	movs	r3, #0
 8008d32:	61bb      	str	r3, [r7, #24]
      break;
 8008d34:	e002      	b.n	8008d3c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008d36:	4b07      	ldr	r3, [pc, #28]	@ (8008d54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008d38:	61bb      	str	r3, [r7, #24]
      break;
 8008d3a:	bf00      	nop
  }

  return sysclockfreq;
 8008d3c:	69bb      	ldr	r3, [r7, #24]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3724      	adds	r7, #36	@ 0x24
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	58024400 	.word	0x58024400
 8008d50:	03d09000 	.word	0x03d09000
 8008d54:	003d0900 	.word	0x003d0900
 8008d58:	017d7840 	.word	0x017d7840
 8008d5c:	46000000 	.word	0x46000000
 8008d60:	4c742400 	.word	0x4c742400
 8008d64:	4a742400 	.word	0x4a742400
 8008d68:	4bbebc20 	.word	0x4bbebc20

08008d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b082      	sub	sp, #8
 8008d70:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008d72:	f7ff fe81 	bl	8008a78 <HAL_RCC_GetSysClockFreq>
 8008d76:	4602      	mov	r2, r0
 8008d78:	4b10      	ldr	r3, [pc, #64]	@ (8008dbc <HAL_RCC_GetHCLKFreq+0x50>)
 8008d7a:	699b      	ldr	r3, [r3, #24]
 8008d7c:	0a1b      	lsrs	r3, r3, #8
 8008d7e:	f003 030f 	and.w	r3, r3, #15
 8008d82:	490f      	ldr	r1, [pc, #60]	@ (8008dc0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008d84:	5ccb      	ldrb	r3, [r1, r3]
 8008d86:	f003 031f 	and.w	r3, r3, #31
 8008d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d8e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008d90:	4b0a      	ldr	r3, [pc, #40]	@ (8008dbc <HAL_RCC_GetHCLKFreq+0x50>)
 8008d92:	699b      	ldr	r3, [r3, #24]
 8008d94:	f003 030f 	and.w	r3, r3, #15
 8008d98:	4a09      	ldr	r2, [pc, #36]	@ (8008dc0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008d9a:	5cd3      	ldrb	r3, [r2, r3]
 8008d9c:	f003 031f 	and.w	r3, r3, #31
 8008da0:	687a      	ldr	r2, [r7, #4]
 8008da2:	fa22 f303 	lsr.w	r3, r2, r3
 8008da6:	4a07      	ldr	r2, [pc, #28]	@ (8008dc4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008da8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008daa:	4a07      	ldr	r2, [pc, #28]	@ (8008dc8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008db0:	4b04      	ldr	r3, [pc, #16]	@ (8008dc4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008db2:	681b      	ldr	r3, [r3, #0]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	58024400 	.word	0x58024400
 8008dc0:	080178cc 	.word	0x080178cc
 8008dc4:	240000a4 	.word	0x240000a4
 8008dc8:	240000a0 	.word	0x240000a0

08008dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008dd0:	f7ff ffcc 	bl	8008d6c <HAL_RCC_GetHCLKFreq>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	4b06      	ldr	r3, [pc, #24]	@ (8008df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008dd8:	69db      	ldr	r3, [r3, #28]
 8008dda:	091b      	lsrs	r3, r3, #4
 8008ddc:	f003 0307 	and.w	r3, r3, #7
 8008de0:	4904      	ldr	r1, [pc, #16]	@ (8008df4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008de2:	5ccb      	ldrb	r3, [r1, r3]
 8008de4:	f003 031f 	and.w	r3, r3, #31
 8008de8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	58024400 	.word	0x58024400
 8008df4:	080178cc 	.word	0x080178cc

08008df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008dfc:	f7ff ffb6 	bl	8008d6c <HAL_RCC_GetHCLKFreq>
 8008e00:	4602      	mov	r2, r0
 8008e02:	4b06      	ldr	r3, [pc, #24]	@ (8008e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	0a1b      	lsrs	r3, r3, #8
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	4904      	ldr	r1, [pc, #16]	@ (8008e20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008e0e:	5ccb      	ldrb	r3, [r1, r3]
 8008e10:	f003 031f 	and.w	r3, r3, #31
 8008e14:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	58024400 	.word	0x58024400
 8008e20:	080178cc 	.word	0x080178cc

08008e24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e28:	b0ca      	sub	sp, #296	@ 0x128
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e30:	2300      	movs	r3, #0
 8008e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e36:	2300      	movs	r3, #0
 8008e38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e44:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008e48:	2500      	movs	r5, #0
 8008e4a:	ea54 0305 	orrs.w	r3, r4, r5
 8008e4e:	d049      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e56:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e5a:	d02f      	beq.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008e5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e60:	d828      	bhi.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008e62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e66:	d01a      	beq.n	8008e9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008e68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e6c:	d822      	bhi.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d003      	beq.n	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e76:	d007      	beq.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008e78:	e01c      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e7a:	4bb8      	ldr	r3, [pc, #736]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e7e:	4ab7      	ldr	r2, [pc, #732]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008e86:	e01a      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e8c:	3308      	adds	r3, #8
 8008e8e:	2102      	movs	r1, #2
 8008e90:	4618      	mov	r0, r3
 8008e92:	f002 fb61 	bl	800b558 <RCCEx_PLL2_Config>
 8008e96:	4603      	mov	r3, r0
 8008e98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008e9c:	e00f      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ea2:	3328      	adds	r3, #40	@ 0x28
 8008ea4:	2102      	movs	r1, #2
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f002 fc08 	bl	800b6bc <RCCEx_PLL3_Config>
 8008eac:	4603      	mov	r3, r0
 8008eae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008eb2:	e004      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008eba:	e000      	b.n	8008ebe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d10a      	bne.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008ec6:	4ba5      	ldr	r3, [pc, #660]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ec8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ed2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ed4:	4aa1      	ldr	r2, [pc, #644]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ed6:	430b      	orrs	r3, r1
 8008ed8:	6513      	str	r3, [r2, #80]	@ 0x50
 8008eda:	e003      	b.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ee0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008ef0:	f04f 0900 	mov.w	r9, #0
 8008ef4:	ea58 0309 	orrs.w	r3, r8, r9
 8008ef8:	d047      	beq.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f00:	2b04      	cmp	r3, #4
 8008f02:	d82a      	bhi.n	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008f04:	a201      	add	r2, pc, #4	@ (adr r2, 8008f0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f0a:	bf00      	nop
 8008f0c:	08008f21 	.word	0x08008f21
 8008f10:	08008f2f 	.word	0x08008f2f
 8008f14:	08008f45 	.word	0x08008f45
 8008f18:	08008f63 	.word	0x08008f63
 8008f1c:	08008f63 	.word	0x08008f63
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f20:	4b8e      	ldr	r3, [pc, #568]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f24:	4a8d      	ldr	r2, [pc, #564]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f2c:	e01a      	b.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f32:	3308      	adds	r3, #8
 8008f34:	2100      	movs	r1, #0
 8008f36:	4618      	mov	r0, r3
 8008f38:	f002 fb0e 	bl	800b558 <RCCEx_PLL2_Config>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f42:	e00f      	b.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f48:	3328      	adds	r3, #40	@ 0x28
 8008f4a:	2100      	movs	r1, #0
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f002 fbb5 	bl	800b6bc <RCCEx_PLL3_Config>
 8008f52:	4603      	mov	r3, r0
 8008f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f58:	e004      	b.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f60:	e000      	b.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10a      	bne.n	8008f82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008f6c:	4b7b      	ldr	r3, [pc, #492]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f70:	f023 0107 	bic.w	r1, r3, #7
 8008f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f7a:	4a78      	ldr	r2, [pc, #480]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f7c:	430b      	orrs	r3, r1
 8008f7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008f80:	e003      	b.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f92:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008f96:	f04f 0b00 	mov.w	fp, #0
 8008f9a:	ea5a 030b 	orrs.w	r3, sl, fp
 8008f9e:	d04c      	beq.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008faa:	d030      	beq.n	800900e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008fac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fb0:	d829      	bhi.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008fb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008fb4:	d02d      	beq.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008fb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008fb8:	d825      	bhi.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008fba:	2b80      	cmp	r3, #128	@ 0x80
 8008fbc:	d018      	beq.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008fbe:	2b80      	cmp	r3, #128	@ 0x80
 8008fc0:	d821      	bhi.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d002      	beq.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008fc6:	2b40      	cmp	r3, #64	@ 0x40
 8008fc8:	d007      	beq.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008fca:	e01c      	b.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fcc:	4b63      	ldr	r3, [pc, #396]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd0:	4a62      	ldr	r2, [pc, #392]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008fd8:	e01c      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fde:	3308      	adds	r3, #8
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f002 fab8 	bl	800b558 <RCCEx_PLL2_Config>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008fee:	e011      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ff4:	3328      	adds	r3, #40	@ 0x28
 8008ff6:	2100      	movs	r1, #0
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f002 fb5f 	bl	800b6bc <RCCEx_PLL3_Config>
 8008ffe:	4603      	mov	r3, r0
 8009000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009004:	e006      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800900c:	e002      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800900e:	bf00      	nop
 8009010:	e000      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009012:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009018:	2b00      	cmp	r3, #0
 800901a:	d10a      	bne.n	8009032 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800901c:	4b4f      	ldr	r3, [pc, #316]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800901e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009020:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800902a:	4a4c      	ldr	r2, [pc, #304]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800902c:	430b      	orrs	r3, r1
 800902e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009030:	e003      	b.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009032:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009036:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800903a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800903e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009042:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009046:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800904a:	2300      	movs	r3, #0
 800904c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009050:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009054:	460b      	mov	r3, r1
 8009056:	4313      	orrs	r3, r2
 8009058:	d053      	beq.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800905a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800905e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009062:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009066:	d035      	beq.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009068:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800906c:	d82e      	bhi.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800906e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009072:	d031      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009074:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009078:	d828      	bhi.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800907a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800907e:	d01a      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009080:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009084:	d822      	bhi.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009086:	2b00      	cmp	r3, #0
 8009088:	d003      	beq.n	8009092 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800908a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800908e:	d007      	beq.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009090:	e01c      	b.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009092:	4b32      	ldr	r3, [pc, #200]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009096:	4a31      	ldr	r2, [pc, #196]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800909c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800909e:	e01c      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090a4:	3308      	adds	r3, #8
 80090a6:	2100      	movs	r1, #0
 80090a8:	4618      	mov	r0, r3
 80090aa:	f002 fa55 	bl	800b558 <RCCEx_PLL2_Config>
 80090ae:	4603      	mov	r3, r0
 80090b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80090b4:	e011      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ba:	3328      	adds	r3, #40	@ 0x28
 80090bc:	2100      	movs	r1, #0
 80090be:	4618      	mov	r0, r3
 80090c0:	f002 fafc 	bl	800b6bc <RCCEx_PLL3_Config>
 80090c4:	4603      	mov	r3, r0
 80090c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80090ca:	e006      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090d2:	e002      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80090d4:	bf00      	nop
 80090d6:	e000      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80090d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d10b      	bne.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80090e2:	4b1e      	ldr	r3, [pc, #120]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090e6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80090ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80090f2:	4a1a      	ldr	r2, [pc, #104]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090f4:	430b      	orrs	r3, r1
 80090f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80090f8:	e003      	b.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800910e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009112:	2300      	movs	r3, #0
 8009114:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009118:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800911c:	460b      	mov	r3, r1
 800911e:	4313      	orrs	r3, r2
 8009120:	d056      	beq.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009126:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800912a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800912e:	d038      	beq.n	80091a2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009130:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009134:	d831      	bhi.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009136:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800913a:	d034      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800913c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009140:	d82b      	bhi.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009142:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009146:	d01d      	beq.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009148:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800914c:	d825      	bhi.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800914e:	2b00      	cmp	r3, #0
 8009150:	d006      	beq.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009152:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009156:	d00a      	beq.n	800916e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009158:	e01f      	b.n	800919a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800915a:	bf00      	nop
 800915c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009160:	4ba2      	ldr	r3, [pc, #648]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009164:	4aa1      	ldr	r2, [pc, #644]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800916a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800916c:	e01c      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800916e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009172:	3308      	adds	r3, #8
 8009174:	2100      	movs	r1, #0
 8009176:	4618      	mov	r0, r3
 8009178:	f002 f9ee 	bl	800b558 <RCCEx_PLL2_Config>
 800917c:	4603      	mov	r3, r0
 800917e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009182:	e011      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009188:	3328      	adds	r3, #40	@ 0x28
 800918a:	2100      	movs	r1, #0
 800918c:	4618      	mov	r0, r3
 800918e:	f002 fa95 	bl	800b6bc <RCCEx_PLL3_Config>
 8009192:	4603      	mov	r3, r0
 8009194:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009198:	e006      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091a0:	e002      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80091a2:	bf00      	nop
 80091a4:	e000      	b.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80091a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d10b      	bne.n	80091c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80091b0:	4b8e      	ldr	r3, [pc, #568]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80091b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80091c0:	4a8a      	ldr	r2, [pc, #552]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091c2:	430b      	orrs	r3, r1
 80091c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80091c6:	e003      	b.n	80091d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80091d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80091dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80091e0:	2300      	movs	r3, #0
 80091e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80091e6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80091ea:	460b      	mov	r3, r1
 80091ec:	4313      	orrs	r3, r2
 80091ee:	d03a      	beq.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80091f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091f6:	2b30      	cmp	r3, #48	@ 0x30
 80091f8:	d01f      	beq.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80091fa:	2b30      	cmp	r3, #48	@ 0x30
 80091fc:	d819      	bhi.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80091fe:	2b20      	cmp	r3, #32
 8009200:	d00c      	beq.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009202:	2b20      	cmp	r3, #32
 8009204:	d815      	bhi.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009206:	2b00      	cmp	r3, #0
 8009208:	d019      	beq.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800920a:	2b10      	cmp	r3, #16
 800920c:	d111      	bne.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800920e:	4b77      	ldr	r3, [pc, #476]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009212:	4a76      	ldr	r2, [pc, #472]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009218:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800921a:	e011      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800921c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009220:	3308      	adds	r3, #8
 8009222:	2102      	movs	r1, #2
 8009224:	4618      	mov	r0, r3
 8009226:	f002 f997 	bl	800b558 <RCCEx_PLL2_Config>
 800922a:	4603      	mov	r3, r0
 800922c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009230:	e006      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009238:	e002      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800923a:	bf00      	nop
 800923c:	e000      	b.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800923e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10a      	bne.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009248:	4b68      	ldr	r3, [pc, #416]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800924a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800924c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009256:	4a65      	ldr	r2, [pc, #404]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009258:	430b      	orrs	r3, r1
 800925a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800925c:	e003      	b.n	8009266 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800925e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009262:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800926a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009272:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009276:	2300      	movs	r3, #0
 8009278:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800927c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009280:	460b      	mov	r3, r1
 8009282:	4313      	orrs	r3, r2
 8009284:	d051      	beq.n	800932a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800928a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800928c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009290:	d035      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009292:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009296:	d82e      	bhi.n	80092f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009298:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800929c:	d031      	beq.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800929e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092a2:	d828      	bhi.n	80092f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80092a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092a8:	d01a      	beq.n	80092e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80092aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092ae:	d822      	bhi.n	80092f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d003      	beq.n	80092bc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80092b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092b8:	d007      	beq.n	80092ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80092ba:	e01c      	b.n	80092f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092bc:	4b4b      	ldr	r3, [pc, #300]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c0:	4a4a      	ldr	r2, [pc, #296]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80092c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80092c8:	e01c      	b.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80092ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ce:	3308      	adds	r3, #8
 80092d0:	2100      	movs	r1, #0
 80092d2:	4618      	mov	r0, r3
 80092d4:	f002 f940 	bl	800b558 <RCCEx_PLL2_Config>
 80092d8:	4603      	mov	r3, r0
 80092da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80092de:	e011      	b.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80092e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e4:	3328      	adds	r3, #40	@ 0x28
 80092e6:	2100      	movs	r1, #0
 80092e8:	4618      	mov	r0, r3
 80092ea:	f002 f9e7 	bl	800b6bc <RCCEx_PLL3_Config>
 80092ee:	4603      	mov	r3, r0
 80092f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80092f4:	e006      	b.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80092fc:	e002      	b.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80092fe:	bf00      	nop
 8009300:	e000      	b.n	8009304 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009302:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10a      	bne.n	8009322 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800930c:	4b37      	ldr	r3, [pc, #220]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800930e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009310:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800931a:	4a34      	ldr	r2, [pc, #208]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800931c:	430b      	orrs	r3, r1
 800931e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009320:	e003      	b.n	800932a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009326:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800932a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800932e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009332:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009336:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800933a:	2300      	movs	r3, #0
 800933c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009340:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009344:	460b      	mov	r3, r1
 8009346:	4313      	orrs	r3, r2
 8009348:	d056      	beq.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800934a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800934e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009350:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009354:	d033      	beq.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009356:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800935a:	d82c      	bhi.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800935c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009360:	d02f      	beq.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009362:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009366:	d826      	bhi.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009368:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800936c:	d02b      	beq.n	80093c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800936e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009372:	d820      	bhi.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009374:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009378:	d012      	beq.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800937a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800937e:	d81a      	bhi.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009380:	2b00      	cmp	r3, #0
 8009382:	d022      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009388:	d115      	bne.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800938a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938e:	3308      	adds	r3, #8
 8009390:	2101      	movs	r1, #1
 8009392:	4618      	mov	r0, r3
 8009394:	f002 f8e0 	bl	800b558 <RCCEx_PLL2_Config>
 8009398:	4603      	mov	r3, r0
 800939a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800939e:	e015      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80093a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093a4:	3328      	adds	r3, #40	@ 0x28
 80093a6:	2101      	movs	r1, #1
 80093a8:	4618      	mov	r0, r3
 80093aa:	f002 f987 	bl	800b6bc <RCCEx_PLL3_Config>
 80093ae:	4603      	mov	r3, r0
 80093b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80093b4:	e00a      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093bc:	e006      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80093be:	bf00      	nop
 80093c0:	e004      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80093c2:	bf00      	nop
 80093c4:	e002      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80093c6:	bf00      	nop
 80093c8:	e000      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80093ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d10d      	bne.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80093d4:	4b05      	ldr	r3, [pc, #20]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80093dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093e2:	4a02      	ldr	r2, [pc, #8]	@ (80093ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093e4:	430b      	orrs	r3, r1
 80093e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80093e8:	e006      	b.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80093ea:	bf00      	nop
 80093ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80093f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009400:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009404:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009408:	2300      	movs	r3, #0
 800940a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800940e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009412:	460b      	mov	r3, r1
 8009414:	4313      	orrs	r3, r2
 8009416:	d055      	beq.n	80094c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800941c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009420:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009424:	d033      	beq.n	800948e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009426:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800942a:	d82c      	bhi.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800942c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009430:	d02f      	beq.n	8009492 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009436:	d826      	bhi.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009438:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800943c:	d02b      	beq.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800943e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009442:	d820      	bhi.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009448:	d012      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800944a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800944e:	d81a      	bhi.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009450:	2b00      	cmp	r3, #0
 8009452:	d022      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009454:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009458:	d115      	bne.n	8009486 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800945a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800945e:	3308      	adds	r3, #8
 8009460:	2101      	movs	r1, #1
 8009462:	4618      	mov	r0, r3
 8009464:	f002 f878 	bl	800b558 <RCCEx_PLL2_Config>
 8009468:	4603      	mov	r3, r0
 800946a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800946e:	e015      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009474:	3328      	adds	r3, #40	@ 0x28
 8009476:	2101      	movs	r1, #1
 8009478:	4618      	mov	r0, r3
 800947a:	f002 f91f 	bl	800b6bc <RCCEx_PLL3_Config>
 800947e:	4603      	mov	r3, r0
 8009480:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009484:	e00a      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009486:	2301      	movs	r3, #1
 8009488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800948c:	e006      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800948e:	bf00      	nop
 8009490:	e004      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009492:	bf00      	nop
 8009494:	e002      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009496:	bf00      	nop
 8009498:	e000      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800949a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800949c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10b      	bne.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80094a4:	4ba3      	ldr	r3, [pc, #652]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80094ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80094b4:	4a9f      	ldr	r2, [pc, #636]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094b6:	430b      	orrs	r3, r1
 80094b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80094ba:	e003      	b.n	80094c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80094c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80094d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094d4:	2300      	movs	r3, #0
 80094d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80094da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80094de:	460b      	mov	r3, r1
 80094e0:	4313      	orrs	r3, r2
 80094e2:	d037      	beq.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80094e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094ee:	d00e      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80094f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094f4:	d816      	bhi.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d018      	beq.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80094fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094fe:	d111      	bne.n	8009524 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009500:	4b8c      	ldr	r3, [pc, #560]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009504:	4a8b      	ldr	r2, [pc, #556]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009506:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800950a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800950c:	e00f      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800950e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009512:	3308      	adds	r3, #8
 8009514:	2101      	movs	r1, #1
 8009516:	4618      	mov	r0, r3
 8009518:	f002 f81e 	bl	800b558 <RCCEx_PLL2_Config>
 800951c:	4603      	mov	r3, r0
 800951e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009522:	e004      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009524:	2301      	movs	r3, #1
 8009526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800952a:	e000      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800952c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800952e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009532:	2b00      	cmp	r3, #0
 8009534:	d10a      	bne.n	800954c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009536:	4b7f      	ldr	r3, [pc, #508]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800953a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800953e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009544:	4a7b      	ldr	r2, [pc, #492]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009546:	430b      	orrs	r3, r1
 8009548:	6513      	str	r3, [r2, #80]	@ 0x50
 800954a:	e003      	b.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800954c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009550:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009560:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009564:	2300      	movs	r3, #0
 8009566:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800956a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800956e:	460b      	mov	r3, r1
 8009570:	4313      	orrs	r3, r2
 8009572:	d039      	beq.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800957a:	2b03      	cmp	r3, #3
 800957c:	d81c      	bhi.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800957e:	a201      	add	r2, pc, #4	@ (adr r2, 8009584 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009584:	080095c1 	.word	0x080095c1
 8009588:	08009595 	.word	0x08009595
 800958c:	080095a3 	.word	0x080095a3
 8009590:	080095c1 	.word	0x080095c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009594:	4b67      	ldr	r3, [pc, #412]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009598:	4a66      	ldr	r2, [pc, #408]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800959a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800959e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80095a0:	e00f      	b.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80095a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095a6:	3308      	adds	r3, #8
 80095a8:	2102      	movs	r1, #2
 80095aa:	4618      	mov	r0, r3
 80095ac:	f001 ffd4 	bl	800b558 <RCCEx_PLL2_Config>
 80095b0:	4603      	mov	r3, r0
 80095b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80095b6:	e004      	b.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095be:	e000      	b.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80095c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d10a      	bne.n	80095e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80095ca:	4b5a      	ldr	r3, [pc, #360]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095ce:	f023 0103 	bic.w	r1, r3, #3
 80095d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095d8:	4a56      	ldr	r2, [pc, #344]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095da:	430b      	orrs	r3, r1
 80095dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80095de:	e003      	b.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80095e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80095f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80095f8:	2300      	movs	r3, #0
 80095fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80095fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009602:	460b      	mov	r3, r1
 8009604:	4313      	orrs	r3, r2
 8009606:	f000 809f 	beq.w	8009748 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800960a:	4b4b      	ldr	r3, [pc, #300]	@ (8009738 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a4a      	ldr	r2, [pc, #296]	@ (8009738 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009614:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009616:	f7f7 f8d7 	bl	80007c8 <HAL_GetTick>
 800961a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800961e:	e00b      	b.n	8009638 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009620:	f7f7 f8d2 	bl	80007c8 <HAL_GetTick>
 8009624:	4602      	mov	r2, r0
 8009626:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800962a:	1ad3      	subs	r3, r2, r3
 800962c:	2b64      	cmp	r3, #100	@ 0x64
 800962e:	d903      	bls.n	8009638 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009630:	2303      	movs	r3, #3
 8009632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009636:	e005      	b.n	8009644 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009638:	4b3f      	ldr	r3, [pc, #252]	@ (8009738 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009640:	2b00      	cmp	r3, #0
 8009642:	d0ed      	beq.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009648:	2b00      	cmp	r3, #0
 800964a:	d179      	bne.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800964c:	4b39      	ldr	r3, [pc, #228]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800964e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009654:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009658:	4053      	eors	r3, r2
 800965a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800965e:	2b00      	cmp	r3, #0
 8009660:	d015      	beq.n	800968e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009662:	4b34      	ldr	r3, [pc, #208]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009666:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800966a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800966e:	4b31      	ldr	r3, [pc, #196]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009672:	4a30      	ldr	r2, [pc, #192]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009678:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800967a:	4b2e      	ldr	r3, [pc, #184]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800967c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800967e:	4a2d      	ldr	r2, [pc, #180]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009680:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009684:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009686:	4a2b      	ldr	r2, [pc, #172]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009688:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800968c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800968e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009692:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009696:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800969a:	d118      	bne.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800969c:	f7f7 f894 	bl	80007c8 <HAL_GetTick>
 80096a0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80096a4:	e00d      	b.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096a6:	f7f7 f88f 	bl	80007c8 <HAL_GetTick>
 80096aa:	4602      	mov	r2, r0
 80096ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80096b0:	1ad2      	subs	r2, r2, r3
 80096b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d903      	bls.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80096c0:	e005      	b.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80096c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096c6:	f003 0302 	and.w	r3, r3, #2
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d0eb      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80096ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d129      	bne.n	800972a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80096d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80096de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096e6:	d10e      	bne.n	8009706 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80096e8:	4b12      	ldr	r3, [pc, #72]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096ea:	691b      	ldr	r3, [r3, #16]
 80096ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80096f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80096f8:	091a      	lsrs	r2, r3, #4
 80096fa:	4b10      	ldr	r3, [pc, #64]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80096fc:	4013      	ands	r3, r2
 80096fe:	4a0d      	ldr	r2, [pc, #52]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009700:	430b      	orrs	r3, r1
 8009702:	6113      	str	r3, [r2, #16]
 8009704:	e005      	b.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009706:	4b0b      	ldr	r3, [pc, #44]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	4a0a      	ldr	r2, [pc, #40]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800970c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009710:	6113      	str	r3, [r2, #16]
 8009712:	4b08      	ldr	r3, [pc, #32]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009714:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800971a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800971e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009722:	4a04      	ldr	r2, [pc, #16]	@ (8009734 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009724:	430b      	orrs	r3, r1
 8009726:	6713      	str	r3, [r2, #112]	@ 0x70
 8009728:	e00e      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800972a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800972e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009732:	e009      	b.n	8009748 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009734:	58024400 	.word	0x58024400
 8009738:	58024800 	.word	0x58024800
 800973c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009740:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009744:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800974c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009750:	f002 0301 	and.w	r3, r2, #1
 8009754:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009758:	2300      	movs	r3, #0
 800975a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800975e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009762:	460b      	mov	r3, r1
 8009764:	4313      	orrs	r3, r2
 8009766:	f000 8089 	beq.w	800987c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800976a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800976e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009770:	2b28      	cmp	r3, #40	@ 0x28
 8009772:	d86b      	bhi.n	800984c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009774:	a201      	add	r2, pc, #4	@ (adr r2, 800977c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977a:	bf00      	nop
 800977c:	08009855 	.word	0x08009855
 8009780:	0800984d 	.word	0x0800984d
 8009784:	0800984d 	.word	0x0800984d
 8009788:	0800984d 	.word	0x0800984d
 800978c:	0800984d 	.word	0x0800984d
 8009790:	0800984d 	.word	0x0800984d
 8009794:	0800984d 	.word	0x0800984d
 8009798:	0800984d 	.word	0x0800984d
 800979c:	08009821 	.word	0x08009821
 80097a0:	0800984d 	.word	0x0800984d
 80097a4:	0800984d 	.word	0x0800984d
 80097a8:	0800984d 	.word	0x0800984d
 80097ac:	0800984d 	.word	0x0800984d
 80097b0:	0800984d 	.word	0x0800984d
 80097b4:	0800984d 	.word	0x0800984d
 80097b8:	0800984d 	.word	0x0800984d
 80097bc:	08009837 	.word	0x08009837
 80097c0:	0800984d 	.word	0x0800984d
 80097c4:	0800984d 	.word	0x0800984d
 80097c8:	0800984d 	.word	0x0800984d
 80097cc:	0800984d 	.word	0x0800984d
 80097d0:	0800984d 	.word	0x0800984d
 80097d4:	0800984d 	.word	0x0800984d
 80097d8:	0800984d 	.word	0x0800984d
 80097dc:	08009855 	.word	0x08009855
 80097e0:	0800984d 	.word	0x0800984d
 80097e4:	0800984d 	.word	0x0800984d
 80097e8:	0800984d 	.word	0x0800984d
 80097ec:	0800984d 	.word	0x0800984d
 80097f0:	0800984d 	.word	0x0800984d
 80097f4:	0800984d 	.word	0x0800984d
 80097f8:	0800984d 	.word	0x0800984d
 80097fc:	08009855 	.word	0x08009855
 8009800:	0800984d 	.word	0x0800984d
 8009804:	0800984d 	.word	0x0800984d
 8009808:	0800984d 	.word	0x0800984d
 800980c:	0800984d 	.word	0x0800984d
 8009810:	0800984d 	.word	0x0800984d
 8009814:	0800984d 	.word	0x0800984d
 8009818:	0800984d 	.word	0x0800984d
 800981c:	08009855 	.word	0x08009855
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009824:	3308      	adds	r3, #8
 8009826:	2101      	movs	r1, #1
 8009828:	4618      	mov	r0, r3
 800982a:	f001 fe95 	bl	800b558 <RCCEx_PLL2_Config>
 800982e:	4603      	mov	r3, r0
 8009830:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009834:	e00f      	b.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800983a:	3328      	adds	r3, #40	@ 0x28
 800983c:	2101      	movs	r1, #1
 800983e:	4618      	mov	r0, r3
 8009840:	f001 ff3c 	bl	800b6bc <RCCEx_PLL3_Config>
 8009844:	4603      	mov	r3, r0
 8009846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800984a:	e004      	b.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800984c:	2301      	movs	r3, #1
 800984e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009852:	e000      	b.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009854:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009856:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800985a:	2b00      	cmp	r3, #0
 800985c:	d10a      	bne.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800985e:	4bbf      	ldr	r3, [pc, #764]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009862:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800986a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800986c:	4abb      	ldr	r2, [pc, #748]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800986e:	430b      	orrs	r3, r1
 8009870:	6553      	str	r3, [r2, #84]	@ 0x54
 8009872:	e003      	b.n	800987c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009878:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800987c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009884:	f002 0302 	and.w	r3, r2, #2
 8009888:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800988c:	2300      	movs	r3, #0
 800988e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009892:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009896:	460b      	mov	r3, r1
 8009898:	4313      	orrs	r3, r2
 800989a:	d041      	beq.n	8009920 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800989c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80098a2:	2b05      	cmp	r3, #5
 80098a4:	d824      	bhi.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80098a6:	a201      	add	r2, pc, #4	@ (adr r2, 80098ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80098a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ac:	080098f9 	.word	0x080098f9
 80098b0:	080098c5 	.word	0x080098c5
 80098b4:	080098db 	.word	0x080098db
 80098b8:	080098f9 	.word	0x080098f9
 80098bc:	080098f9 	.word	0x080098f9
 80098c0:	080098f9 	.word	0x080098f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80098c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098c8:	3308      	adds	r3, #8
 80098ca:	2101      	movs	r1, #1
 80098cc:	4618      	mov	r0, r3
 80098ce:	f001 fe43 	bl	800b558 <RCCEx_PLL2_Config>
 80098d2:	4603      	mov	r3, r0
 80098d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80098d8:	e00f      	b.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80098da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098de:	3328      	adds	r3, #40	@ 0x28
 80098e0:	2101      	movs	r1, #1
 80098e2:	4618      	mov	r0, r3
 80098e4:	f001 feea 	bl	800b6bc <RCCEx_PLL3_Config>
 80098e8:	4603      	mov	r3, r0
 80098ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80098ee:	e004      	b.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098f6:	e000      	b.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80098f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d10a      	bne.n	8009918 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009902:	4b96      	ldr	r3, [pc, #600]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009906:	f023 0107 	bic.w	r1, r3, #7
 800990a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009910:	4a92      	ldr	r2, [pc, #584]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009912:	430b      	orrs	r3, r1
 8009914:	6553      	str	r3, [r2, #84]	@ 0x54
 8009916:	e003      	b.n	8009920 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009918:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800991c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009928:	f002 0304 	and.w	r3, r2, #4
 800992c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009930:	2300      	movs	r3, #0
 8009932:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009936:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800993a:	460b      	mov	r3, r1
 800993c:	4313      	orrs	r3, r2
 800993e:	d044      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009944:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009948:	2b05      	cmp	r3, #5
 800994a:	d825      	bhi.n	8009998 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800994c:	a201      	add	r2, pc, #4	@ (adr r2, 8009954 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800994e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009952:	bf00      	nop
 8009954:	080099a1 	.word	0x080099a1
 8009958:	0800996d 	.word	0x0800996d
 800995c:	08009983 	.word	0x08009983
 8009960:	080099a1 	.word	0x080099a1
 8009964:	080099a1 	.word	0x080099a1
 8009968:	080099a1 	.word	0x080099a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800996c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009970:	3308      	adds	r3, #8
 8009972:	2101      	movs	r1, #1
 8009974:	4618      	mov	r0, r3
 8009976:	f001 fdef 	bl	800b558 <RCCEx_PLL2_Config>
 800997a:	4603      	mov	r3, r0
 800997c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009980:	e00f      	b.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009986:	3328      	adds	r3, #40	@ 0x28
 8009988:	2101      	movs	r1, #1
 800998a:	4618      	mov	r0, r3
 800998c:	f001 fe96 	bl	800b6bc <RCCEx_PLL3_Config>
 8009990:	4603      	mov	r3, r0
 8009992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009996:	e004      	b.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009998:	2301      	movs	r3, #1
 800999a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800999e:	e000      	b.n	80099a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80099a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d10b      	bne.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80099aa:	4b6c      	ldr	r3, [pc, #432]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ae:	f023 0107 	bic.w	r1, r3, #7
 80099b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099ba:	4a68      	ldr	r2, [pc, #416]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099bc:	430b      	orrs	r3, r1
 80099be:	6593      	str	r3, [r2, #88]	@ 0x58
 80099c0:	e003      	b.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80099ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	f002 0320 	and.w	r3, r2, #32
 80099d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80099da:	2300      	movs	r3, #0
 80099dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80099e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80099e4:	460b      	mov	r3, r1
 80099e6:	4313      	orrs	r3, r2
 80099e8:	d055      	beq.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80099ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099f6:	d033      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80099f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80099fc:	d82c      	bhi.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80099fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a02:	d02f      	beq.n	8009a64 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a08:	d826      	bhi.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009a0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009a0e:	d02b      	beq.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009a10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009a14:	d820      	bhi.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009a16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a1a:	d012      	beq.n	8009a42 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a20:	d81a      	bhi.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d022      	beq.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009a26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a2a:	d115      	bne.n	8009a58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a30:	3308      	adds	r3, #8
 8009a32:	2100      	movs	r1, #0
 8009a34:	4618      	mov	r0, r3
 8009a36:	f001 fd8f 	bl	800b558 <RCCEx_PLL2_Config>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009a40:	e015      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a46:	3328      	adds	r3, #40	@ 0x28
 8009a48:	2102      	movs	r1, #2
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f001 fe36 	bl	800b6bc <RCCEx_PLL3_Config>
 8009a50:	4603      	mov	r3, r0
 8009a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009a56:	e00a      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a5e:	e006      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a60:	bf00      	nop
 8009a62:	e004      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a64:	bf00      	nop
 8009a66:	e002      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a68:	bf00      	nop
 8009a6a:	e000      	b.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009a6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d10b      	bne.n	8009a8e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009a76:	4b39      	ldr	r3, [pc, #228]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a7a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a86:	4a35      	ldr	r2, [pc, #212]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a88:	430b      	orrs	r3, r1
 8009a8a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009a8c:	e003      	b.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009aac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	d058      	beq.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009abe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009ac2:	d033      	beq.n	8009b2c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009ac4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009ac8:	d82c      	bhi.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ace:	d02f      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ad4:	d826      	bhi.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ad6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ada:	d02b      	beq.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009adc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ae0:	d820      	bhi.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ae2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ae6:	d012      	beq.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009ae8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009aec:	d81a      	bhi.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d022      	beq.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009af6:	d115      	bne.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009afc:	3308      	adds	r3, #8
 8009afe:	2100      	movs	r1, #0
 8009b00:	4618      	mov	r0, r3
 8009b02:	f001 fd29 	bl	800b558 <RCCEx_PLL2_Config>
 8009b06:	4603      	mov	r3, r0
 8009b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009b0c:	e015      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b12:	3328      	adds	r3, #40	@ 0x28
 8009b14:	2102      	movs	r1, #2
 8009b16:	4618      	mov	r0, r3
 8009b18:	f001 fdd0 	bl	800b6bc <RCCEx_PLL3_Config>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009b22:	e00a      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b2a:	e006      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b2c:	bf00      	nop
 8009b2e:	e004      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b30:	bf00      	nop
 8009b32:	e002      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b34:	bf00      	nop
 8009b36:	e000      	b.n	8009b3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009b38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d10e      	bne.n	8009b60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009b42:	4b06      	ldr	r3, [pc, #24]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b46:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b52:	4a02      	ldr	r2, [pc, #8]	@ (8009b5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b54:	430b      	orrs	r3, r1
 8009b56:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b58:	e006      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009b5a:	bf00      	nop
 8009b5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b70:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009b74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009b78:	2300      	movs	r3, #0
 8009b7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009b7e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009b82:	460b      	mov	r3, r1
 8009b84:	4313      	orrs	r3, r2
 8009b86:	d055      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b90:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009b94:	d033      	beq.n	8009bfe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009b96:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009b9a:	d82c      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009b9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ba0:	d02f      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ba6:	d826      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ba8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009bac:	d02b      	beq.n	8009c06 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009bae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009bb2:	d820      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009bb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009bb8:	d012      	beq.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009bba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009bbe:	d81a      	bhi.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d022      	beq.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009bc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bc8:	d115      	bne.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bce:	3308      	adds	r3, #8
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f001 fcc0 	bl	800b558 <RCCEx_PLL2_Config>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009bde:	e015      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be4:	3328      	adds	r3, #40	@ 0x28
 8009be6:	2102      	movs	r1, #2
 8009be8:	4618      	mov	r0, r3
 8009bea:	f001 fd67 	bl	800b6bc <RCCEx_PLL3_Config>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009bf4:	e00a      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009bfc:	e006      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009bfe:	bf00      	nop
 8009c00:	e004      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009c02:	bf00      	nop
 8009c04:	e002      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009c06:	bf00      	nop
 8009c08:	e000      	b.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009c0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d10b      	bne.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009c14:	4ba1      	ldr	r3, [pc, #644]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c18:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c24:	4a9d      	ldr	r2, [pc, #628]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c26:	430b      	orrs	r3, r1
 8009c28:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c2a:	e003      	b.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3c:	f002 0308 	and.w	r3, r2, #8
 8009c40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c44:	2300      	movs	r3, #0
 8009c46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009c4a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009c4e:	460b      	mov	r3, r1
 8009c50:	4313      	orrs	r3, r2
 8009c52:	d01e      	beq.n	8009c92 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c60:	d10c      	bne.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c66:	3328      	adds	r3, #40	@ 0x28
 8009c68:	2102      	movs	r1, #2
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f001 fd26 	bl	800b6bc <RCCEx_PLL3_Config>
 8009c70:	4603      	mov	r3, r0
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009c7c:	4b87      	ldr	r3, [pc, #540]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c80:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009c84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c8c:	4a83      	ldr	r2, [pc, #524]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c8e:	430b      	orrs	r3, r1
 8009c90:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9a:	f002 0310 	and.w	r3, r2, #16
 8009c9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009ca8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009cac:	460b      	mov	r3, r1
 8009cae:	4313      	orrs	r3, r2
 8009cb0:	d01e      	beq.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cbe:	d10c      	bne.n	8009cda <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cc4:	3328      	adds	r3, #40	@ 0x28
 8009cc6:	2102      	movs	r1, #2
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f001 fcf7 	bl	800b6bc <RCCEx_PLL3_Config>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d002      	beq.n	8009cda <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009cda:	4b70      	ldr	r3, [pc, #448]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cde:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ce6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009cea:	4a6c      	ldr	r2, [pc, #432]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cec:	430b      	orrs	r3, r1
 8009cee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009cfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d00:	2300      	movs	r3, #0
 8009d02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d06:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	d03e      	beq.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009d18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d1c:	d022      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009d1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d22:	d81b      	bhi.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d003      	beq.n	8009d30 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d2c:	d00b      	beq.n	8009d46 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009d2e:	e015      	b.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d34:	3308      	adds	r3, #8
 8009d36:	2100      	movs	r1, #0
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f001 fc0d 	bl	800b558 <RCCEx_PLL2_Config>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009d44:	e00f      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d4a:	3328      	adds	r3, #40	@ 0x28
 8009d4c:	2102      	movs	r1, #2
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f001 fcb4 	bl	800b6bc <RCCEx_PLL3_Config>
 8009d54:	4603      	mov	r3, r0
 8009d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009d5a:	e004      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d62:	e000      	b.n	8009d66 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d10b      	bne.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d72:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009d7e:	4a47      	ldr	r2, [pc, #284]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d80:	430b      	orrs	r3, r1
 8009d82:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d84:	e003      	b.n	8009d8e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d96:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009d9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009da0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009da4:	460b      	mov	r3, r1
 8009da6:	4313      	orrs	r3, r2
 8009da8:	d03b      	beq.n	8009e22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009db2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009db6:	d01f      	beq.n	8009df8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009db8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009dbc:	d818      	bhi.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dc2:	d003      	beq.n	8009dcc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009dc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009dc8:	d007      	beq.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009dca:	e011      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009dcc:	4b33      	ldr	r3, [pc, #204]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd0:	4a32      	ldr	r2, [pc, #200]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009dd8:	e00f      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dde:	3328      	adds	r3, #40	@ 0x28
 8009de0:	2101      	movs	r1, #1
 8009de2:	4618      	mov	r0, r3
 8009de4:	f001 fc6a 	bl	800b6bc <RCCEx_PLL3_Config>
 8009de8:	4603      	mov	r3, r0
 8009dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009dee:	e004      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009df0:	2301      	movs	r3, #1
 8009df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009df6:	e000      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009df8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d10b      	bne.n	8009e1a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009e02:	4b26      	ldr	r3, [pc, #152]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e06:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e12:	4a22      	ldr	r2, [pc, #136]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e14:	430b      	orrs	r3, r1
 8009e16:	6553      	str	r3, [r2, #84]	@ 0x54
 8009e18:	e003      	b.n	8009e22 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009e2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009e30:	2300      	movs	r3, #0
 8009e32:	677b      	str	r3, [r7, #116]	@ 0x74
 8009e34:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009e38:	460b      	mov	r3, r1
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	d034      	beq.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d003      	beq.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e4c:	d007      	beq.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009e4e:	e011      	b.n	8009e74 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e50:	4b12      	ldr	r3, [pc, #72]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e54:	4a11      	ldr	r2, [pc, #68]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009e5c:	e00e      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e62:	3308      	adds	r3, #8
 8009e64:	2102      	movs	r1, #2
 8009e66:	4618      	mov	r0, r3
 8009e68:	f001 fb76 	bl	800b558 <RCCEx_PLL2_Config>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009e72:	e003      	b.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10d      	bne.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009e84:	4b05      	ldr	r3, [pc, #20]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e92:	4a02      	ldr	r2, [pc, #8]	@ (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e94:	430b      	orrs	r3, r1
 8009e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009e98:	e006      	b.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009e9a:	bf00      	nop
 8009e9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ea0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ea4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009eb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009eba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	d00c      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ec8:	3328      	adds	r3, #40	@ 0x28
 8009eca:	2102      	movs	r1, #2
 8009ecc:	4618      	mov	r0, r3
 8009ece:	f001 fbf5 	bl	800b6bc <RCCEx_PLL3_Config>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d002      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009eea:	663b      	str	r3, [r7, #96]	@ 0x60
 8009eec:	2300      	movs	r3, #0
 8009eee:	667b      	str	r3, [r7, #100]	@ 0x64
 8009ef0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	d038      	beq.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f06:	d018      	beq.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009f08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f0c:	d811      	bhi.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009f0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f12:	d014      	beq.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f18:	d80b      	bhi.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d011      	beq.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009f1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f22:	d106      	bne.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f24:	4bc3      	ldr	r3, [pc, #780]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f28:	4ac2      	ldr	r2, [pc, #776]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009f30:	e008      	b.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f32:	2301      	movs	r3, #1
 8009f34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f38:	e004      	b.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009f3a:	bf00      	nop
 8009f3c:	e002      	b.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009f3e:	bf00      	nop
 8009f40:	e000      	b.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009f42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d10b      	bne.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009f4c:	4bb9      	ldr	r3, [pc, #740]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f50:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f5c:	4ab5      	ldr	r2, [pc, #724]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f5e:	430b      	orrs	r3, r1
 8009f60:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f62:	e003      	b.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f74:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009f78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f7e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009f82:	460b      	mov	r3, r1
 8009f84:	4313      	orrs	r3, r2
 8009f86:	d009      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009f88:	4baa      	ldr	r3, [pc, #680]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f96:	4aa7      	ldr	r2, [pc, #668]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009f98:	430b      	orrs	r3, r1
 8009f9a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009fa8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009faa:	2300      	movs	r3, #0
 8009fac:	657b      	str	r3, [r7, #84]	@ 0x54
 8009fae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009fb2:	460b      	mov	r3, r1
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	d00a      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009fb8:	4b9e      	ldr	r3, [pc, #632]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fba:	691b      	ldr	r3, [r3, #16]
 8009fbc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fc4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009fc8:	4a9a      	ldr	r2, [pc, #616]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fca:	430b      	orrs	r3, r1
 8009fcc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009fda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009fdc:	2300      	movs	r3, #0
 8009fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fe0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	d009      	beq.n	8009ffe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009fea:	4b92      	ldr	r3, [pc, #584]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ff8:	4a8e      	ldr	r2, [pc, #568]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ffa:	430b      	orrs	r3, r1
 8009ffc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a006:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a00a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a00c:	2300      	movs	r3, #0
 800a00e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a010:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a014:	460b      	mov	r3, r1
 800a016:	4313      	orrs	r3, r2
 800a018:	d00e      	beq.n	800a038 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a01a:	4b86      	ldr	r3, [pc, #536]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a01c:	691b      	ldr	r3, [r3, #16]
 800a01e:	4a85      	ldr	r2, [pc, #532]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a020:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a024:	6113      	str	r3, [r2, #16]
 800a026:	4b83      	ldr	r3, [pc, #524]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a028:	6919      	ldr	r1, [r3, #16]
 800a02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a02e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a032:	4a80      	ldr	r2, [pc, #512]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a034:	430b      	orrs	r3, r1
 800a036:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a044:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a046:	2300      	movs	r3, #0
 800a048:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a04a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a04e:	460b      	mov	r3, r1
 800a050:	4313      	orrs	r3, r2
 800a052:	d009      	beq.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a054:	4b77      	ldr	r3, [pc, #476]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a058:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a062:	4a74      	ldr	r2, [pc, #464]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a064:	430b      	orrs	r3, r1
 800a066:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a074:	633b      	str	r3, [r7, #48]	@ 0x30
 800a076:	2300      	movs	r3, #0
 800a078:	637b      	str	r3, [r7, #52]	@ 0x34
 800a07a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a07e:	460b      	mov	r3, r1
 800a080:	4313      	orrs	r3, r2
 800a082:	d00a      	beq.n	800a09a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a084:	4b6b      	ldr	r3, [pc, #428]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a088:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a08c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a090:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a094:	4a67      	ldr	r2, [pc, #412]	@ (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a096:	430b      	orrs	r3, r1
 800a098:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a09a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a0a6:	f003 0301 	and.w	r3, r3, #1
 800a0aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a0ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	d011      	beq.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a0b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ba:	3308      	adds	r3, #8
 800a0bc:	2100      	movs	r1, #0
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f001 fa4a 	bl	800b558 <RCCEx_PLL2_Config>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a0ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d003      	beq.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a0da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	6239      	str	r1, [r7, #32]
 800a0e6:	f003 0302 	and.w	r3, r3, #2
 800a0ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	d011      	beq.n	800a11a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0fa:	3308      	adds	r3, #8
 800a0fc:	2101      	movs	r1, #1
 800a0fe:	4618      	mov	r0, r3
 800a100:	f001 fa2a 	bl	800b558 <RCCEx_PLL2_Config>
 800a104:	4603      	mov	r3, r0
 800a106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a10a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d003      	beq.n	800a11a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a116:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a11a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a122:	2100      	movs	r1, #0
 800a124:	61b9      	str	r1, [r7, #24]
 800a126:	f003 0304 	and.w	r3, r3, #4
 800a12a:	61fb      	str	r3, [r7, #28]
 800a12c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a130:	460b      	mov	r3, r1
 800a132:	4313      	orrs	r3, r2
 800a134:	d011      	beq.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a13a:	3308      	adds	r3, #8
 800a13c:	2102      	movs	r1, #2
 800a13e:	4618      	mov	r0, r3
 800a140:	f001 fa0a 	bl	800b558 <RCCEx_PLL2_Config>
 800a144:	4603      	mov	r3, r0
 800a146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a14a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d003      	beq.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a156:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a162:	2100      	movs	r1, #0
 800a164:	6139      	str	r1, [r7, #16]
 800a166:	f003 0308 	and.w	r3, r3, #8
 800a16a:	617b      	str	r3, [r7, #20]
 800a16c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a170:	460b      	mov	r3, r1
 800a172:	4313      	orrs	r3, r2
 800a174:	d011      	beq.n	800a19a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a17a:	3328      	adds	r3, #40	@ 0x28
 800a17c:	2100      	movs	r1, #0
 800a17e:	4618      	mov	r0, r3
 800a180:	f001 fa9c 	bl	800b6bc <RCCEx_PLL3_Config>
 800a184:	4603      	mov	r3, r0
 800a186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a18a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d003      	beq.n	800a19a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a196:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a19a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a2:	2100      	movs	r1, #0
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	f003 0310 	and.w	r3, r3, #16
 800a1aa:	60fb      	str	r3, [r7, #12]
 800a1ac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	d011      	beq.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1ba:	3328      	adds	r3, #40	@ 0x28
 800a1bc:	2101      	movs	r1, #1
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f001 fa7c 	bl	800b6bc <RCCEx_PLL3_Config>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d003      	beq.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	6039      	str	r1, [r7, #0]
 800a1e6:	f003 0320 	and.w	r3, r3, #32
 800a1ea:	607b      	str	r3, [r7, #4]
 800a1ec:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	d011      	beq.n	800a21a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a1f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1fa:	3328      	adds	r3, #40	@ 0x28
 800a1fc:	2102      	movs	r1, #2
 800a1fe:	4618      	mov	r0, r3
 800a200:	f001 fa5c 	bl	800b6bc <RCCEx_PLL3_Config>
 800a204:	4603      	mov	r3, r0
 800a206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a20a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d003      	beq.n	800a21a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a216:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a21a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d101      	bne.n	800a226 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	e000      	b.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a226:	2301      	movs	r3, #1
}
 800a228:	4618      	mov	r0, r3
 800a22a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a22e:	46bd      	mov	sp, r7
 800a230:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a234:	58024400 	.word	0x58024400

0800a238 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b090      	sub	sp, #64	@ 0x40
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a242:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a246:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a24a:	430b      	orrs	r3, r1
 800a24c:	f040 8094 	bne.w	800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a250:	4b9e      	ldr	r3, [pc, #632]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a254:	f003 0307 	and.w	r3, r3, #7
 800a258:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a25c:	2b04      	cmp	r3, #4
 800a25e:	f200 8087 	bhi.w	800a370 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a262:	a201      	add	r2, pc, #4	@ (adr r2, 800a268 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a268:	0800a27d 	.word	0x0800a27d
 800a26c:	0800a2a5 	.word	0x0800a2a5
 800a270:	0800a2cd 	.word	0x0800a2cd
 800a274:	0800a369 	.word	0x0800a369
 800a278:	0800a2f5 	.word	0x0800a2f5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a27c:	4b93      	ldr	r3, [pc, #588]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a284:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a288:	d108      	bne.n	800a29c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a28a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a28e:	4618      	mov	r0, r3
 800a290:	f001 f810 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a298:	f000 bd45 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a29c:	2300      	movs	r3, #0
 800a29e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2a0:	f000 bd41 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a2a4:	4b89      	ldr	r3, [pc, #548]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a2b0:	d108      	bne.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a2b2:	f107 0318 	add.w	r3, r7, #24
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f000 fd54 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2c0:	f000 bd31 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c8:	f000 bd2d 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a2cc:	4b7f      	ldr	r3, [pc, #508]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2d8:	d108      	bne.n	800a2ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2da:	f107 030c 	add.w	r3, r7, #12
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f000 fe94 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2e8:	f000 bd1d 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2f0:	f000 bd19 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a2f4:	4b75      	ldr	r3, [pc, #468]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a2fc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a2fe:	4b73      	ldr	r3, [pc, #460]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f003 0304 	and.w	r3, r3, #4
 800a306:	2b04      	cmp	r3, #4
 800a308:	d10c      	bne.n	800a324 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a30a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d109      	bne.n	800a324 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a310:	4b6e      	ldr	r3, [pc, #440]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	08db      	lsrs	r3, r3, #3
 800a316:	f003 0303 	and.w	r3, r3, #3
 800a31a:	4a6d      	ldr	r2, [pc, #436]	@ (800a4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a31c:	fa22 f303 	lsr.w	r3, r2, r3
 800a320:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a322:	e01f      	b.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a324:	4b69      	ldr	r3, [pc, #420]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a32c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a330:	d106      	bne.n	800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a334:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a338:	d102      	bne.n	800a340 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a33a:	4b66      	ldr	r3, [pc, #408]	@ (800a4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a33c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a33e:	e011      	b.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a340:	4b62      	ldr	r3, [pc, #392]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a348:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a34c:	d106      	bne.n	800a35c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a34e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a354:	d102      	bne.n	800a35c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a356:	4b60      	ldr	r3, [pc, #384]	@ (800a4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a358:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a35a:	e003      	b.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a35c:	2300      	movs	r3, #0
 800a35e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a360:	f000 bce1 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a364:	f000 bcdf 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a368:	4b5c      	ldr	r3, [pc, #368]	@ (800a4dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a36c:	f000 bcdb 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a370:	2300      	movs	r3, #0
 800a372:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a374:	f000 bcd7 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a37c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a380:	430b      	orrs	r3, r1
 800a382:	f040 80ad 	bne.w	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a386:	4b51      	ldr	r3, [pc, #324]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a38a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a38e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a396:	d056      	beq.n	800a446 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a39e:	f200 8090 	bhi.w	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a4:	2bc0      	cmp	r3, #192	@ 0xc0
 800a3a6:	f000 8088 	beq.w	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a3aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ac:	2bc0      	cmp	r3, #192	@ 0xc0
 800a3ae:	f200 8088 	bhi.w	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b4:	2b80      	cmp	r3, #128	@ 0x80
 800a3b6:	d032      	beq.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ba:	2b80      	cmp	r3, #128	@ 0x80
 800a3bc:	f200 8081 	bhi.w	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d003      	beq.n	800a3ce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c8:	2b40      	cmp	r3, #64	@ 0x40
 800a3ca:	d014      	beq.n	800a3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a3cc:	e079      	b.n	800a4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a3ce:	4b3f      	ldr	r3, [pc, #252]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a3da:	d108      	bne.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a3dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f000 ff67 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3ea:	f000 bc9c 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3f2:	f000 bc98 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3f6:	4b35      	ldr	r3, [pc, #212]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a3fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a402:	d108      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a404:	f107 0318 	add.w	r3, r7, #24
 800a408:	4618      	mov	r0, r3
 800a40a:	f000 fcab 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a40e:	69bb      	ldr	r3, [r7, #24]
 800a410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a412:	f000 bc88 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a416:	2300      	movs	r3, #0
 800a418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a41a:	f000 bc84 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a41e:	4b2b      	ldr	r3, [pc, #172]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a426:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a42a:	d108      	bne.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a42c:	f107 030c 	add.w	r3, r7, #12
 800a430:	4618      	mov	r0, r3
 800a432:	f000 fdeb 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a43a:	f000 bc74 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a43e:	2300      	movs	r3, #0
 800a440:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a442:	f000 bc70 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a446:	4b21      	ldr	r3, [pc, #132]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a44a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a44e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a450:	4b1e      	ldr	r3, [pc, #120]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f003 0304 	and.w	r3, r3, #4
 800a458:	2b04      	cmp	r3, #4
 800a45a:	d10c      	bne.n	800a476 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a45c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d109      	bne.n	800a476 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a462:	4b1a      	ldr	r3, [pc, #104]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	08db      	lsrs	r3, r3, #3
 800a468:	f003 0303 	and.w	r3, r3, #3
 800a46c:	4a18      	ldr	r2, [pc, #96]	@ (800a4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a46e:	fa22 f303 	lsr.w	r3, r2, r3
 800a472:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a474:	e01f      	b.n	800a4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a476:	4b15      	ldr	r3, [pc, #84]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a47e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a482:	d106      	bne.n	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a486:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a48a:	d102      	bne.n	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a48c:	4b11      	ldr	r3, [pc, #68]	@ (800a4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a48e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a490:	e011      	b.n	800a4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a492:	4b0e      	ldr	r3, [pc, #56]	@ (800a4cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a49a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a49e:	d106      	bne.n	800a4ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4a6:	d102      	bne.n	800a4ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a4a8:	4b0b      	ldr	r3, [pc, #44]	@ (800a4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a4aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4ac:	e003      	b.n	800a4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a4b2:	f000 bc38 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a4b6:	f000 bc36 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a4ba:	4b08      	ldr	r3, [pc, #32]	@ (800a4dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4be:	f000 bc32 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4c6:	f000 bc2e 	b.w	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a4ca:	bf00      	nop
 800a4cc:	58024400 	.word	0x58024400
 800a4d0:	03d09000 	.word	0x03d09000
 800a4d4:	003d0900 	.word	0x003d0900
 800a4d8:	017d7840 	.word	0x017d7840
 800a4dc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a4e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4e4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a4e8:	430b      	orrs	r3, r1
 800a4ea:	f040 809c 	bne.w	800a626 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a4ee:	4b9e      	ldr	r3, [pc, #632]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4f2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a4f6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4fe:	d054      	beq.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a502:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a506:	f200 808b 	bhi.w	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a50a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a50c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a510:	f000 8083 	beq.w	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a516:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a51a:	f200 8081 	bhi.w	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a520:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a524:	d02f      	beq.n	800a586 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a528:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a52c:	d878      	bhi.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a530:	2b00      	cmp	r3, #0
 800a532:	d004      	beq.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a536:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a53a:	d012      	beq.n	800a562 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a53c:	e070      	b.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a53e:	4b8a      	ldr	r3, [pc, #552]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a546:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a54a:	d107      	bne.n	800a55c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a54c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a550:	4618      	mov	r0, r3
 800a552:	f000 feaf 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a55a:	e3e4      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a55c:	2300      	movs	r3, #0
 800a55e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a560:	e3e1      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a562:	4b81      	ldr	r3, [pc, #516]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a56a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a56e:	d107      	bne.n	800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a570:	f107 0318 	add.w	r3, r7, #24
 800a574:	4618      	mov	r0, r3
 800a576:	f000 fbf5 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a57a:	69bb      	ldr	r3, [r7, #24]
 800a57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a57e:	e3d2      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a580:	2300      	movs	r3, #0
 800a582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a584:	e3cf      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a586:	4b78      	ldr	r3, [pc, #480]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a58e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a592:	d107      	bne.n	800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a594:	f107 030c 	add.w	r3, r7, #12
 800a598:	4618      	mov	r0, r3
 800a59a:	f000 fd37 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5a2:	e3c0      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5a8:	e3bd      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a5aa:	4b6f      	ldr	r3, [pc, #444]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a5b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a5b4:	4b6c      	ldr	r3, [pc, #432]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f003 0304 	and.w	r3, r3, #4
 800a5bc:	2b04      	cmp	r3, #4
 800a5be:	d10c      	bne.n	800a5da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a5c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d109      	bne.n	800a5da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5c6:	4b68      	ldr	r3, [pc, #416]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	08db      	lsrs	r3, r3, #3
 800a5cc:	f003 0303 	and.w	r3, r3, #3
 800a5d0:	4a66      	ldr	r2, [pc, #408]	@ (800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a5d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a5d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5d8:	e01e      	b.n	800a618 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a5da:	4b63      	ldr	r3, [pc, #396]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5e6:	d106      	bne.n	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a5e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a5ee:	d102      	bne.n	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a5f0:	4b5f      	ldr	r3, [pc, #380]	@ (800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5f4:	e010      	b.n	800a618 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a5f6:	4b5c      	ldr	r3, [pc, #368]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a602:	d106      	bne.n	800a612 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a60a:	d102      	bne.n	800a612 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a60c:	4b59      	ldr	r3, [pc, #356]	@ (800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a60e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a610:	e002      	b.n	800a618 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a612:	2300      	movs	r3, #0
 800a614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a616:	e386      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a618:	e385      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a61a:	4b57      	ldr	r3, [pc, #348]	@ (800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a61c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a61e:	e382      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a624:	e37f      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a626:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a62a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a62e:	430b      	orrs	r3, r1
 800a630:	f040 80a7 	bne.w	800a782 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a634:	4b4c      	ldr	r3, [pc, #304]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a638:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a63c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a63e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a640:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a644:	d055      	beq.n	800a6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a648:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a64c:	f200 8096 	bhi.w	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a652:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a656:	f000 8084 	beq.w	800a762 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a660:	f200 808c 	bhi.w	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a666:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a66a:	d030      	beq.n	800a6ce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a672:	f200 8083 	bhi.w	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d004      	beq.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a682:	d012      	beq.n	800a6aa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a684:	e07a      	b.n	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a686:	4b38      	ldr	r3, [pc, #224]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a68e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a692:	d107      	bne.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a694:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a698:	4618      	mov	r0, r3
 800a69a:	f000 fe0b 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6a2:	e340      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6a8:	e33d      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a6aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6b6:	d107      	bne.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6b8:	f107 0318 	add.w	r3, r7, #24
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f000 fb51 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a6c2:	69bb      	ldr	r3, [r7, #24]
 800a6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6c6:	e32e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6cc:	e32b      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a6ce:	4b26      	ldr	r3, [pc, #152]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6da:	d107      	bne.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6dc:	f107 030c 	add.w	r3, r7, #12
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f000 fc93 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a6ea:	e31c      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6f0:	e319      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a6f2:	4b1d      	ldr	r3, [pc, #116]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a6fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a6fc:	4b1a      	ldr	r3, [pc, #104]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f003 0304 	and.w	r3, r3, #4
 800a704:	2b04      	cmp	r3, #4
 800a706:	d10c      	bne.n	800a722 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d109      	bne.n	800a722 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a70e:	4b16      	ldr	r3, [pc, #88]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	08db      	lsrs	r3, r3, #3
 800a714:	f003 0303 	and.w	r3, r3, #3
 800a718:	4a14      	ldr	r2, [pc, #80]	@ (800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a71a:	fa22 f303 	lsr.w	r3, r2, r3
 800a71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a720:	e01e      	b.n	800a760 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a722:	4b11      	ldr	r3, [pc, #68]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a72a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a72e:	d106      	bne.n	800a73e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a732:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a736:	d102      	bne.n	800a73e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a738:	4b0d      	ldr	r3, [pc, #52]	@ (800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a73a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a73c:	e010      	b.n	800a760 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a73e:	4b0a      	ldr	r3, [pc, #40]	@ (800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a746:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a74a:	d106      	bne.n	800a75a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a74c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a74e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a752:	d102      	bne.n	800a75a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a754:	4b07      	ldr	r3, [pc, #28]	@ (800a774 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a758:	e002      	b.n	800a760 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a75e:	e2e2      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a760:	e2e1      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a762:	4b05      	ldr	r3, [pc, #20]	@ (800a778 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a764:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a766:	e2de      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a768:	58024400 	.word	0x58024400
 800a76c:	03d09000 	.word	0x03d09000
 800a770:	003d0900 	.word	0x003d0900
 800a774:	017d7840 	.word	0x017d7840
 800a778:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a77c:	2300      	movs	r3, #0
 800a77e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a780:	e2d1      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a782:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a786:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a78a:	430b      	orrs	r3, r1
 800a78c:	f040 809c 	bne.w	800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a790:	4b93      	ldr	r3, [pc, #588]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a794:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a798:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a79c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7a0:	d054      	beq.n	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a7a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7a8:	f200 808b 	bhi.w	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a7b2:	f000 8083 	beq.w	800a8bc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a7bc:	f200 8081 	bhi.w	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7c6:	d02f      	beq.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7ce:	d878      	bhi.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d004      	beq.n	800a7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a7d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7dc:	d012      	beq.n	800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a7de:	e070      	b.n	800a8c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a7e0:	4b7f      	ldr	r3, [pc, #508]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7ec:	d107      	bne.n	800a7fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a7ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f000 fd5e 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a7f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7fc:	e293      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7fe:	2300      	movs	r3, #0
 800a800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a802:	e290      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a804:	4b76      	ldr	r3, [pc, #472]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a80c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a810:	d107      	bne.n	800a822 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a812:	f107 0318 	add.w	r3, r7, #24
 800a816:	4618      	mov	r0, r3
 800a818:	f000 faa4 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a81c:	69bb      	ldr	r3, [r7, #24]
 800a81e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a820:	e281      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a822:	2300      	movs	r3, #0
 800a824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a826:	e27e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a828:	4b6d      	ldr	r3, [pc, #436]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a830:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a834:	d107      	bne.n	800a846 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a836:	f107 030c 	add.w	r3, r7, #12
 800a83a:	4618      	mov	r0, r3
 800a83c:	f000 fbe6 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a844:	e26f      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a846:	2300      	movs	r3, #0
 800a848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a84a:	e26c      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a84c:	4b64      	ldr	r3, [pc, #400]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a84e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a850:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a854:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a856:	4b62      	ldr	r3, [pc, #392]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f003 0304 	and.w	r3, r3, #4
 800a85e:	2b04      	cmp	r3, #4
 800a860:	d10c      	bne.n	800a87c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a864:	2b00      	cmp	r3, #0
 800a866:	d109      	bne.n	800a87c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a868:	4b5d      	ldr	r3, [pc, #372]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	08db      	lsrs	r3, r3, #3
 800a86e:	f003 0303 	and.w	r3, r3, #3
 800a872:	4a5c      	ldr	r2, [pc, #368]	@ (800a9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a874:	fa22 f303 	lsr.w	r3, r2, r3
 800a878:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a87a:	e01e      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a87c:	4b58      	ldr	r3, [pc, #352]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a884:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a888:	d106      	bne.n	800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a88a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a88c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a890:	d102      	bne.n	800a898 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a892:	4b55      	ldr	r3, [pc, #340]	@ (800a9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a894:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a896:	e010      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a898:	4b51      	ldr	r3, [pc, #324]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8a4:	d106      	bne.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a8a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ac:	d102      	bne.n	800a8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a8ae:	4b4f      	ldr	r3, [pc, #316]	@ (800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a8b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8b2:	e002      	b.n	800a8ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a8b8:	e235      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8ba:	e234      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a8bc:	4b4c      	ldr	r3, [pc, #304]	@ (800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a8be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8c0:	e231      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8c6:	e22e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a8c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8cc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a8d0:	430b      	orrs	r3, r1
 800a8d2:	f040 808f 	bne.w	800a9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a8d6:	4b42      	ldr	r3, [pc, #264]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a8d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8da:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a8de:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a8e6:	d06b      	beq.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a8ee:	d874      	bhi.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a8f6:	d056      	beq.n	800a9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a8fe:	d86c      	bhi.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a902:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a906:	d03b      	beq.n	800a980 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a90a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a90e:	d864      	bhi.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a912:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a916:	d021      	beq.n	800a95c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a91a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a91e:	d85c      	bhi.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a922:	2b00      	cmp	r3, #0
 800a924:	d004      	beq.n	800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a92c:	d004      	beq.n	800a938 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a92e:	e054      	b.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a930:	f7fe fa4c 	bl	8008dcc <HAL_RCC_GetPCLK1Freq>
 800a934:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a936:	e1f6      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a938:	4b29      	ldr	r3, [pc, #164]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a940:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a944:	d107      	bne.n	800a956 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a946:	f107 0318 	add.w	r3, r7, #24
 800a94a:	4618      	mov	r0, r3
 800a94c:	f000 fa0a 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a950:	69fb      	ldr	r3, [r7, #28]
 800a952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a954:	e1e7      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a956:	2300      	movs	r3, #0
 800a958:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a95a:	e1e4      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a95c:	4b20      	ldr	r3, [pc, #128]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a968:	d107      	bne.n	800a97a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a96a:	f107 030c 	add.w	r3, r7, #12
 800a96e:	4618      	mov	r0, r3
 800a970:	f000 fb4c 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a978:	e1d5      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a97a:	2300      	movs	r3, #0
 800a97c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a97e:	e1d2      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a980:	4b17      	ldr	r3, [pc, #92]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f003 0304 	and.w	r3, r3, #4
 800a988:	2b04      	cmp	r3, #4
 800a98a:	d109      	bne.n	800a9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a98c:	4b14      	ldr	r3, [pc, #80]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	08db      	lsrs	r3, r3, #3
 800a992:	f003 0303 	and.w	r3, r3, #3
 800a996:	4a13      	ldr	r2, [pc, #76]	@ (800a9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a998:	fa22 f303 	lsr.w	r3, r2, r3
 800a99c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a99e:	e1c2      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9a4:	e1bf      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a9a6:	4b0e      	ldr	r3, [pc, #56]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9b2:	d102      	bne.n	800a9ba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a9b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a9b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9b8:	e1b5      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9be:	e1b2      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a9c0:	4b07      	ldr	r3, [pc, #28]	@ (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9cc:	d102      	bne.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a9ce:	4b07      	ldr	r3, [pc, #28]	@ (800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a9d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9d2:	e1a8      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9d8:	e1a5      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9de:	e1a2      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9e0:	58024400 	.word	0x58024400
 800a9e4:	03d09000 	.word	0x03d09000
 800a9e8:	003d0900 	.word	0x003d0900
 800a9ec:	017d7840 	.word	0x017d7840
 800a9f0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a9f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9f8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a9fc:	430b      	orrs	r3, r1
 800a9fe:	d173      	bne.n	800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800aa00:	4b9c      	ldr	r3, [pc, #624]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aa08:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aa0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa10:	d02f      	beq.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800aa12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa18:	d863      	bhi.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800aa1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d004      	beq.n	800aa2a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800aa20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa26:	d012      	beq.n	800aa4e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800aa28:	e05b      	b.n	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa2a:	4b92      	ldr	r3, [pc, #584]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa36:	d107      	bne.n	800aa48 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa38:	f107 0318 	add.w	r3, r7, #24
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f000 f991 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa42:	69bb      	ldr	r3, [r7, #24]
 800aa44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa46:	e16e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa4c:	e16b      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa4e:	4b89      	ldr	r3, [pc, #548]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa5a:	d107      	bne.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa5c:	f107 030c 	add.w	r3, r7, #12
 800aa60:	4618      	mov	r0, r3
 800aa62:	f000 fad3 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa6a:	e15c      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa70:	e159      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa72:	4b80      	ldr	r3, [pc, #512]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa7a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa7c:	4b7d      	ldr	r3, [pc, #500]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f003 0304 	and.w	r3, r3, #4
 800aa84:	2b04      	cmp	r3, #4
 800aa86:	d10c      	bne.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800aa88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d109      	bne.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa8e:	4b79      	ldr	r3, [pc, #484]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	08db      	lsrs	r3, r3, #3
 800aa94:	f003 0303 	and.w	r3, r3, #3
 800aa98:	4a77      	ldr	r2, [pc, #476]	@ (800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aa9a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaa0:	e01e      	b.n	800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aaa2:	4b74      	ldr	r3, [pc, #464]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaae:	d106      	bne.n	800aabe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800aab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aab2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aab6:	d102      	bne.n	800aabe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aab8:	4b70      	ldr	r3, [pc, #448]	@ (800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aaba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aabc:	e010      	b.n	800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aabe:	4b6d      	ldr	r3, [pc, #436]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aac6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaca:	d106      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800aacc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aad2:	d102      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aad4:	4b6a      	ldr	r3, [pc, #424]	@ (800ac80 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800aad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aad8:	e002      	b.n	800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aada:	2300      	movs	r3, #0
 800aadc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aade:	e122      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aae0:	e121      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800aae2:	2300      	movs	r3, #0
 800aae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aae6:	e11e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800aae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aaec:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800aaf0:	430b      	orrs	r3, r1
 800aaf2:	d133      	bne.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800aaf4:	4b5f      	ldr	r3, [pc, #380]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aaf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aafc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aafe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d004      	beq.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800ab04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab0a:	d012      	beq.n	800ab32 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800ab0c:	e023      	b.n	800ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab0e:	4b59      	ldr	r3, [pc, #356]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab1a:	d107      	bne.n	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab20:	4618      	mov	r0, r3
 800ab22:	f000 fbc7 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab2a:	e0fc      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab30:	e0f9      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab32:	4b50      	ldr	r3, [pc, #320]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab3e:	d107      	bne.n	800ab50 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab40:	f107 0318 	add.w	r3, r7, #24
 800ab44:	4618      	mov	r0, r3
 800ab46:	f000 f90d 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab4e:	e0ea      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab50:	2300      	movs	r3, #0
 800ab52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab54:	e0e7      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ab56:	2300      	movs	r3, #0
 800ab58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab5a:	e0e4      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ab5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab60:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ab64:	430b      	orrs	r3, r1
 800ab66:	f040 808d 	bne.w	800ac84 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ab6a:	4b42      	ldr	r3, [pc, #264]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ab6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab6e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ab72:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ab74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab7a:	d06b      	beq.n	800ac54 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ab7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab82:	d874      	bhi.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ab84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab8a:	d056      	beq.n	800ac3a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ab8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab92:	d86c      	bhi.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ab94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ab9a:	d03b      	beq.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800ab9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aba2:	d864      	bhi.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800aba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abaa:	d021      	beq.n	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800abac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abb2:	d85c      	bhi.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800abb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d004      	beq.n	800abc4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800abba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abc0:	d004      	beq.n	800abcc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800abc2:	e054      	b.n	800ac6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800abc4:	f000 f8b8 	bl	800ad38 <HAL_RCCEx_GetD3PCLK1Freq>
 800abc8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800abca:	e0ac      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abcc:	4b29      	ldr	r3, [pc, #164]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abd8:	d107      	bne.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abda:	f107 0318 	add.w	r3, r7, #24
 800abde:	4618      	mov	r0, r3
 800abe0:	f000 f8c0 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800abe4:	69fb      	ldr	r3, [r7, #28]
 800abe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abe8:	e09d      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abee:	e09a      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abf0:	4b20      	ldr	r3, [pc, #128]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abfc:	d107      	bne.n	800ac0e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abfe:	f107 030c 	add.w	r3, r7, #12
 800ac02:	4618      	mov	r0, r3
 800ac04:	f000 fa02 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac0c:	e08b      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac12:	e088      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ac14:	4b17      	ldr	r3, [pc, #92]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f003 0304 	and.w	r3, r3, #4
 800ac1c:	2b04      	cmp	r3, #4
 800ac1e:	d109      	bne.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac20:	4b14      	ldr	r3, [pc, #80]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	08db      	lsrs	r3, r3, #3
 800ac26:	f003 0303 	and.w	r3, r3, #3
 800ac2a:	4a13      	ldr	r2, [pc, #76]	@ (800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ac2c:	fa22 f303 	lsr.w	r3, r2, r3
 800ac30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac32:	e078      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac34:	2300      	movs	r3, #0
 800ac36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac38:	e075      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ac3a:	4b0e      	ldr	r3, [pc, #56]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac46:	d102      	bne.n	800ac4e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ac48:	4b0c      	ldr	r3, [pc, #48]	@ (800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ac4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac4c:	e06b      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac52:	e068      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac54:	4b07      	ldr	r3, [pc, #28]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac60:	d102      	bne.n	800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ac62:	4b07      	ldr	r3, [pc, #28]	@ (800ac80 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ac64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac66:	e05e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac6c:	e05b      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac72:	e058      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac74:	58024400 	.word	0x58024400
 800ac78:	03d09000 	.word	0x03d09000
 800ac7c:	003d0900 	.word	0x003d0900
 800ac80:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ac84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac88:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ac8c:	430b      	orrs	r3, r1
 800ac8e:	d148      	bne.n	800ad22 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ac90:	4b27      	ldr	r3, [pc, #156]	@ (800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ac92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aca0:	d02a      	beq.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aca8:	d838      	bhi.n	800ad1c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800acaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acac:	2b00      	cmp	r3, #0
 800acae:	d004      	beq.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800acb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800acb6:	d00d      	beq.n	800acd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800acb8:	e030      	b.n	800ad1c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800acba:	4b1d      	ldr	r3, [pc, #116]	@ (800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acc6:	d102      	bne.n	800acce <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800acc8:	4b1a      	ldr	r3, [pc, #104]	@ (800ad34 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800acca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800accc:	e02b      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acce:	2300      	movs	r3, #0
 800acd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acd2:	e028      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800acd4:	4b16      	ldr	r3, [pc, #88]	@ (800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acdc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ace0:	d107      	bne.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ace2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ace6:	4618      	mov	r0, r3
 800ace8:	f000 fae4 	bl	800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acf0:	e019      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acf2:	2300      	movs	r3, #0
 800acf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acf6:	e016      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acf8:	4b0d      	ldr	r3, [pc, #52]	@ (800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad04:	d107      	bne.n	800ad16 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad06:	f107 0318 	add.w	r3, r7, #24
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f000 f82a 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad14:	e007      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad16:	2300      	movs	r3, #0
 800ad18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad1a:	e004      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad20:	e001      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ad22:	2300      	movs	r3, #0
 800ad24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ad26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3740      	adds	r7, #64	@ 0x40
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}
 800ad30:	58024400 	.word	0x58024400
 800ad34:	017d7840 	.word	0x017d7840

0800ad38 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ad3c:	f7fe f816 	bl	8008d6c <HAL_RCC_GetHCLKFreq>
 800ad40:	4602      	mov	r2, r0
 800ad42:	4b06      	ldr	r3, [pc, #24]	@ (800ad5c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ad44:	6a1b      	ldr	r3, [r3, #32]
 800ad46:	091b      	lsrs	r3, r3, #4
 800ad48:	f003 0307 	and.w	r3, r3, #7
 800ad4c:	4904      	ldr	r1, [pc, #16]	@ (800ad60 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ad4e:	5ccb      	ldrb	r3, [r1, r3]
 800ad50:	f003 031f 	and.w	r3, r3, #31
 800ad54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	58024400 	.word	0x58024400
 800ad60:	080178cc 	.word	0x080178cc

0800ad64 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b089      	sub	sp, #36	@ 0x24
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ad6c:	4ba1      	ldr	r3, [pc, #644]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad70:	f003 0303 	and.w	r3, r3, #3
 800ad74:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ad76:	4b9f      	ldr	r3, [pc, #636]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad7a:	0b1b      	lsrs	r3, r3, #12
 800ad7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad80:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ad82:	4b9c      	ldr	r3, [pc, #624]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad86:	091b      	lsrs	r3, r3, #4
 800ad88:	f003 0301 	and.w	r3, r3, #1
 800ad8c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ad8e:	4b99      	ldr	r3, [pc, #612]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad92:	08db      	lsrs	r3, r3, #3
 800ad94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ad98:	693a      	ldr	r2, [r7, #16]
 800ad9a:	fb02 f303 	mul.w	r3, r2, r3
 800ad9e:	ee07 3a90 	vmov	s15, r3
 800ada2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ada6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	2b00      	cmp	r3, #0
 800adae:	f000 8111 	beq.w	800afd4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800adb2:	69bb      	ldr	r3, [r7, #24]
 800adb4:	2b02      	cmp	r3, #2
 800adb6:	f000 8083 	beq.w	800aec0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	2b02      	cmp	r3, #2
 800adbe:	f200 80a1 	bhi.w	800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d003      	beq.n	800add0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800adc8:	69bb      	ldr	r3, [r7, #24]
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d056      	beq.n	800ae7c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800adce:	e099      	b.n	800af04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800add0:	4b88      	ldr	r3, [pc, #544]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f003 0320 	and.w	r3, r3, #32
 800add8:	2b00      	cmp	r3, #0
 800adda:	d02d      	beq.n	800ae38 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800addc:	4b85      	ldr	r3, [pc, #532]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	08db      	lsrs	r3, r3, #3
 800ade2:	f003 0303 	and.w	r3, r3, #3
 800ade6:	4a84      	ldr	r2, [pc, #528]	@ (800aff8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ade8:	fa22 f303 	lsr.w	r3, r2, r3
 800adec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	ee07 3a90 	vmov	s15, r3
 800adf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	ee07 3a90 	vmov	s15, r3
 800adfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae06:	4b7b      	ldr	r3, [pc, #492]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae0e:	ee07 3a90 	vmov	s15, r3
 800ae12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae16:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800affc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ae36:	e087      	b.n	800af48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	ee07 3a90 	vmov	s15, r3
 800ae3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b000 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ae46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae4a:	4b6a      	ldr	r3, [pc, #424]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae52:	ee07 3a90 	vmov	s15, r3
 800ae56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae5a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ae5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800affc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ae62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ae66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ae6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ae6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ae72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ae7a:	e065      	b.n	800af48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	ee07 3a90 	vmov	s15, r3
 800ae82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b004 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ae8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae8e:	4b59      	ldr	r3, [pc, #356]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae96:	ee07 3a90 	vmov	s15, r3
 800ae9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae9e:	ed97 6a03 	vldr	s12, [r7, #12]
 800aea2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800affc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aeae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aeb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aeb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aeba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aebe:	e043      	b.n	800af48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	ee07 3a90 	vmov	s15, r3
 800aec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b008 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800aece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aed2:	4b48      	ldr	r3, [pc, #288]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeda:	ee07 3a90 	vmov	s15, r3
 800aede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aee2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aee6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800affc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800aeea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aefa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aefe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af02:	e021      	b.n	800af48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	ee07 3a90 	vmov	s15, r3
 800af0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b004 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800af12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af16:	4b37      	ldr	r3, [pc, #220]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af1e:	ee07 3a90 	vmov	s15, r3
 800af22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af26:	ed97 6a03 	vldr	s12, [r7, #12]
 800af2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800affc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af46:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800af48:	4b2a      	ldr	r3, [pc, #168]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af4c:	0a5b      	lsrs	r3, r3, #9
 800af4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af52:	ee07 3a90 	vmov	s15, r3
 800af56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af62:	edd7 6a07 	vldr	s13, [r7, #28]
 800af66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af6e:	ee17 2a90 	vmov	r2, s15
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800af76:	4b1f      	ldr	r3, [pc, #124]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af7a:	0c1b      	lsrs	r3, r3, #16
 800af7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af80:	ee07 3a90 	vmov	s15, r3
 800af84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800af8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800af90:	edd7 6a07 	vldr	s13, [r7, #28]
 800af94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800af98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af9c:	ee17 2a90 	vmov	r2, s15
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800afa4:	4b13      	ldr	r3, [pc, #76]	@ (800aff4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afa8:	0e1b      	lsrs	r3, r3, #24
 800afaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800afae:	ee07 3a90 	vmov	s15, r3
 800afb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800afba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800afbe:	edd7 6a07 	vldr	s13, [r7, #28]
 800afc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800afc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800afca:	ee17 2a90 	vmov	r2, s15
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800afd2:	e008      	b.n	800afe6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2200      	movs	r2, #0
 800afd8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2200      	movs	r2, #0
 800afe4:	609a      	str	r2, [r3, #8]
}
 800afe6:	bf00      	nop
 800afe8:	3724      	adds	r7, #36	@ 0x24
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop
 800aff4:	58024400 	.word	0x58024400
 800aff8:	03d09000 	.word	0x03d09000
 800affc:	46000000 	.word	0x46000000
 800b000:	4c742400 	.word	0x4c742400
 800b004:	4a742400 	.word	0x4a742400
 800b008:	4bbebc20 	.word	0x4bbebc20

0800b00c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b089      	sub	sp, #36	@ 0x24
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b014:	4ba1      	ldr	r3, [pc, #644]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b018:	f003 0303 	and.w	r3, r3, #3
 800b01c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b01e:	4b9f      	ldr	r3, [pc, #636]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b022:	0d1b      	lsrs	r3, r3, #20
 800b024:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b028:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b02a:	4b9c      	ldr	r3, [pc, #624]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b02c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b02e:	0a1b      	lsrs	r3, r3, #8
 800b030:	f003 0301 	and.w	r3, r3, #1
 800b034:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b036:	4b99      	ldr	r3, [pc, #612]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b03a:	08db      	lsrs	r3, r3, #3
 800b03c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b040:	693a      	ldr	r2, [r7, #16]
 800b042:	fb02 f303 	mul.w	r3, r2, r3
 800b046:	ee07 3a90 	vmov	s15, r3
 800b04a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b04e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 8111 	beq.w	800b27c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b05a:	69bb      	ldr	r3, [r7, #24]
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	f000 8083 	beq.w	800b168 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b062:	69bb      	ldr	r3, [r7, #24]
 800b064:	2b02      	cmp	r3, #2
 800b066:	f200 80a1 	bhi.w	800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d003      	beq.n	800b078 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b070:	69bb      	ldr	r3, [r7, #24]
 800b072:	2b01      	cmp	r3, #1
 800b074:	d056      	beq.n	800b124 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b076:	e099      	b.n	800b1ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b078:	4b88      	ldr	r3, [pc, #544]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	f003 0320 	and.w	r3, r3, #32
 800b080:	2b00      	cmp	r3, #0
 800b082:	d02d      	beq.n	800b0e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b084:	4b85      	ldr	r3, [pc, #532]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	08db      	lsrs	r3, r3, #3
 800b08a:	f003 0303 	and.w	r3, r3, #3
 800b08e:	4a84      	ldr	r2, [pc, #528]	@ (800b2a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b090:	fa22 f303 	lsr.w	r3, r2, r3
 800b094:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	ee07 3a90 	vmov	s15, r3
 800b09c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	ee07 3a90 	vmov	s15, r3
 800b0a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0ae:	4b7b      	ldr	r3, [pc, #492]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0b6:	ee07 3a90 	vmov	s15, r3
 800b0ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0be:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b0c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b0de:	e087      	b.n	800b1f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	ee07 3a90 	vmov	s15, r3
 800b0e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b2a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b0ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0f2:	4b6a      	ldr	r3, [pc, #424]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0fa:	ee07 3a90 	vmov	s15, r3
 800b0fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b102:	ed97 6a03 	vldr	s12, [r7, #12]
 800b106:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b10a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b10e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b112:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b11a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b11e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b122:	e065      	b.n	800b1f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	ee07 3a90 	vmov	s15, r3
 800b12a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b12e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b2ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b136:	4b59      	ldr	r3, [pc, #356]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b13a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b13e:	ee07 3a90 	vmov	s15, r3
 800b142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b146:	ed97 6a03 	vldr	s12, [r7, #12]
 800b14a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b14e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b15a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b15e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b162:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b166:	e043      	b.n	800b1f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	ee07 3a90 	vmov	s15, r3
 800b16e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b172:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b2b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b17a:	4b48      	ldr	r3, [pc, #288]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b17c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b17e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b182:	ee07 3a90 	vmov	s15, r3
 800b186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b18a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b18e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b19a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b19e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b1aa:	e021      	b.n	800b1f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b1ac:	697b      	ldr	r3, [r7, #20]
 800b1ae:	ee07 3a90 	vmov	s15, r3
 800b1b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b2ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b1ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1be:	4b37      	ldr	r3, [pc, #220]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1c6:	ee07 3a90 	vmov	s15, r3
 800b1ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b1ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b1f0:	4b2a      	ldr	r3, [pc, #168]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1f4:	0a5b      	lsrs	r3, r3, #9
 800b1f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1fa:	ee07 3a90 	vmov	s15, r3
 800b1fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b202:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b206:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b20a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b20e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b216:	ee17 2a90 	vmov	r2, s15
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b21e:	4b1f      	ldr	r3, [pc, #124]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b222:	0c1b      	lsrs	r3, r3, #16
 800b224:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b228:	ee07 3a90 	vmov	s15, r3
 800b22c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b230:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b234:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b238:	edd7 6a07 	vldr	s13, [r7, #28]
 800b23c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b240:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b244:	ee17 2a90 	vmov	r2, s15
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b24c:	4b13      	ldr	r3, [pc, #76]	@ (800b29c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b24e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b250:	0e1b      	lsrs	r3, r3, #24
 800b252:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b256:	ee07 3a90 	vmov	s15, r3
 800b25a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b25e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b262:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b266:	edd7 6a07 	vldr	s13, [r7, #28]
 800b26a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b26e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b272:	ee17 2a90 	vmov	r2, s15
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b27a:	e008      	b.n	800b28e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2200      	movs	r2, #0
 800b286:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	609a      	str	r2, [r3, #8]
}
 800b28e:	bf00      	nop
 800b290:	3724      	adds	r7, #36	@ 0x24
 800b292:	46bd      	mov	sp, r7
 800b294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b298:	4770      	bx	lr
 800b29a:	bf00      	nop
 800b29c:	58024400 	.word	0x58024400
 800b2a0:	03d09000 	.word	0x03d09000
 800b2a4:	46000000 	.word	0x46000000
 800b2a8:	4c742400 	.word	0x4c742400
 800b2ac:	4a742400 	.word	0x4a742400
 800b2b0:	4bbebc20 	.word	0x4bbebc20

0800b2b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b089      	sub	sp, #36	@ 0x24
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b2bc:	4ba0      	ldr	r3, [pc, #640]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c0:	f003 0303 	and.w	r3, r3, #3
 800b2c4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b2c6:	4b9e      	ldr	r3, [pc, #632]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ca:	091b      	lsrs	r3, r3, #4
 800b2cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b2d0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b2d2:	4b9b      	ldr	r3, [pc, #620]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2d6:	f003 0301 	and.w	r3, r3, #1
 800b2da:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b2dc:	4b98      	ldr	r3, [pc, #608]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2e0:	08db      	lsrs	r3, r3, #3
 800b2e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b2e6:	693a      	ldr	r2, [r7, #16]
 800b2e8:	fb02 f303 	mul.w	r3, r2, r3
 800b2ec:	ee07 3a90 	vmov	s15, r3
 800b2f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2f4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f000 8111 	beq.w	800b522 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b300:	69bb      	ldr	r3, [r7, #24]
 800b302:	2b02      	cmp	r3, #2
 800b304:	f000 8083 	beq.w	800b40e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b308:	69bb      	ldr	r3, [r7, #24]
 800b30a:	2b02      	cmp	r3, #2
 800b30c:	f200 80a1 	bhi.w	800b452 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b310:	69bb      	ldr	r3, [r7, #24]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d003      	beq.n	800b31e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d056      	beq.n	800b3ca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b31c:	e099      	b.n	800b452 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b31e:	4b88      	ldr	r3, [pc, #544]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f003 0320 	and.w	r3, r3, #32
 800b326:	2b00      	cmp	r3, #0
 800b328:	d02d      	beq.n	800b386 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b32a:	4b85      	ldr	r3, [pc, #532]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	08db      	lsrs	r3, r3, #3
 800b330:	f003 0303 	and.w	r3, r3, #3
 800b334:	4a83      	ldr	r2, [pc, #524]	@ (800b544 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b336:	fa22 f303 	lsr.w	r3, r2, r3
 800b33a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	ee07 3a90 	vmov	s15, r3
 800b342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b346:	697b      	ldr	r3, [r7, #20]
 800b348:	ee07 3a90 	vmov	s15, r3
 800b34c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b350:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b354:	4b7a      	ldr	r3, [pc, #488]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b35c:	ee07 3a90 	vmov	s15, r3
 800b360:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b364:	ed97 6a03 	vldr	s12, [r7, #12]
 800b368:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b548 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b36c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b370:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b374:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b378:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b37c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b380:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b384:	e087      	b.n	800b496 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	ee07 3a90 	vmov	s15, r3
 800b38c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b390:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b54c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b394:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b398:	4b69      	ldr	r3, [pc, #420]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b39a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b39c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3a0:	ee07 3a90 	vmov	s15, r3
 800b3a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3a8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3ac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b548 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b3b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3c8:	e065      	b.n	800b496 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	ee07 3a90 	vmov	s15, r3
 800b3d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3d4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b550 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b3d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3dc:	4b58      	ldr	r3, [pc, #352]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b3de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3e4:	ee07 3a90 	vmov	s15, r3
 800b3e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3ec:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3f0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b548 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b3f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b400:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b404:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b408:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b40c:	e043      	b.n	800b496 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b40e:	697b      	ldr	r3, [r7, #20]
 800b410:	ee07 3a90 	vmov	s15, r3
 800b414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b418:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b554 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b41c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b420:	4b47      	ldr	r3, [pc, #284]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b428:	ee07 3a90 	vmov	s15, r3
 800b42c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b430:	ed97 6a03 	vldr	s12, [r7, #12]
 800b434:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b548 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b438:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b43c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b440:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b444:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b44c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b450:	e021      	b.n	800b496 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	ee07 3a90 	vmov	s15, r3
 800b458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b45c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b54c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b464:	4b36      	ldr	r3, [pc, #216]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b46c:	ee07 3a90 	vmov	s15, r3
 800b470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b474:	ed97 6a03 	vldr	s12, [r7, #12]
 800b478:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b548 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b47c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b480:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b484:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b488:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b48c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b490:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b494:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b496:	4b2a      	ldr	r3, [pc, #168]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b49a:	0a5b      	lsrs	r3, r3, #9
 800b49c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4a0:	ee07 3a90 	vmov	s15, r3
 800b4a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4b0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4bc:	ee17 2a90 	vmov	r2, s15
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b4c4:	4b1e      	ldr	r3, [pc, #120]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4c8:	0c1b      	lsrs	r3, r3, #16
 800b4ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4ce:	ee07 3a90 	vmov	s15, r3
 800b4d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4de:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4ea:	ee17 2a90 	vmov	r2, s15
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b4f2:	4b13      	ldr	r3, [pc, #76]	@ (800b540 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4f6:	0e1b      	lsrs	r3, r3, #24
 800b4f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4fc:	ee07 3a90 	vmov	s15, r3
 800b500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b504:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b508:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b50c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b510:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b514:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b518:	ee17 2a90 	vmov	r2, s15
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b520:	e008      	b.n	800b534 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2200      	movs	r2, #0
 800b526:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2200      	movs	r2, #0
 800b532:	609a      	str	r2, [r3, #8]
}
 800b534:	bf00      	nop
 800b536:	3724      	adds	r7, #36	@ 0x24
 800b538:	46bd      	mov	sp, r7
 800b53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53e:	4770      	bx	lr
 800b540:	58024400 	.word	0x58024400
 800b544:	03d09000 	.word	0x03d09000
 800b548:	46000000 	.word	0x46000000
 800b54c:	4c742400 	.word	0x4c742400
 800b550:	4a742400 	.word	0x4a742400
 800b554:	4bbebc20 	.word	0x4bbebc20

0800b558 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b084      	sub	sp, #16
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b562:	2300      	movs	r3, #0
 800b564:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b566:	4b53      	ldr	r3, [pc, #332]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b56a:	f003 0303 	and.w	r3, r3, #3
 800b56e:	2b03      	cmp	r3, #3
 800b570:	d101      	bne.n	800b576 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b572:	2301      	movs	r3, #1
 800b574:	e099      	b.n	800b6aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b576:	4b4f      	ldr	r3, [pc, #316]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	4a4e      	ldr	r2, [pc, #312]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b57c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b580:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b582:	f7f5 f921 	bl	80007c8 <HAL_GetTick>
 800b586:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b588:	e008      	b.n	800b59c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b58a:	f7f5 f91d 	bl	80007c8 <HAL_GetTick>
 800b58e:	4602      	mov	r2, r0
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	1ad3      	subs	r3, r2, r3
 800b594:	2b02      	cmp	r3, #2
 800b596:	d901      	bls.n	800b59c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b598:	2303      	movs	r3, #3
 800b59a:	e086      	b.n	800b6aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b59c:	4b45      	ldr	r3, [pc, #276]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d1f0      	bne.n	800b58a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b5a8:	4b42      	ldr	r3, [pc, #264]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	031b      	lsls	r3, r3, #12
 800b5b6:	493f      	ldr	r1, [pc, #252]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	628b      	str	r3, [r1, #40]	@ 0x28
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	689b      	ldr	r3, [r3, #8]
 800b5ca:	3b01      	subs	r3, #1
 800b5cc:	025b      	lsls	r3, r3, #9
 800b5ce:	b29b      	uxth	r3, r3
 800b5d0:	431a      	orrs	r2, r3
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	68db      	ldr	r3, [r3, #12]
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	041b      	lsls	r3, r3, #16
 800b5da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b5de:	431a      	orrs	r2, r3
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	691b      	ldr	r3, [r3, #16]
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	061b      	lsls	r3, r3, #24
 800b5e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b5ec:	4931      	ldr	r1, [pc, #196]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b5ee:	4313      	orrs	r3, r2
 800b5f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b5f2:	4b30      	ldr	r3, [pc, #192]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	695b      	ldr	r3, [r3, #20]
 800b5fe:	492d      	ldr	r1, [pc, #180]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b600:	4313      	orrs	r3, r2
 800b602:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b604:	4b2b      	ldr	r3, [pc, #172]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b608:	f023 0220 	bic.w	r2, r3, #32
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	699b      	ldr	r3, [r3, #24]
 800b610:	4928      	ldr	r1, [pc, #160]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b612:	4313      	orrs	r3, r2
 800b614:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b616:	4b27      	ldr	r3, [pc, #156]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b61a:	4a26      	ldr	r2, [pc, #152]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b61c:	f023 0310 	bic.w	r3, r3, #16
 800b620:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b622:	4b24      	ldr	r3, [pc, #144]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b624:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b626:	4b24      	ldr	r3, [pc, #144]	@ (800b6b8 <RCCEx_PLL2_Config+0x160>)
 800b628:	4013      	ands	r3, r2
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	69d2      	ldr	r2, [r2, #28]
 800b62e:	00d2      	lsls	r2, r2, #3
 800b630:	4920      	ldr	r1, [pc, #128]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b632:	4313      	orrs	r3, r2
 800b634:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b636:	4b1f      	ldr	r3, [pc, #124]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b63a:	4a1e      	ldr	r2, [pc, #120]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b63c:	f043 0310 	orr.w	r3, r3, #16
 800b640:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d106      	bne.n	800b656 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b648:	4b1a      	ldr	r3, [pc, #104]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b64a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b64c:	4a19      	ldr	r2, [pc, #100]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b64e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b652:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b654:	e00f      	b.n	800b676 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	2b01      	cmp	r3, #1
 800b65a:	d106      	bne.n	800b66a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b65c:	4b15      	ldr	r3, [pc, #84]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b65e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b660:	4a14      	ldr	r2, [pc, #80]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b666:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b668:	e005      	b.n	800b676 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b66a:	4b12      	ldr	r3, [pc, #72]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b66c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b66e:	4a11      	ldr	r2, [pc, #68]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b670:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b674:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b676:	4b0f      	ldr	r3, [pc, #60]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a0e      	ldr	r2, [pc, #56]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b67c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b680:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b682:	f7f5 f8a1 	bl	80007c8 <HAL_GetTick>
 800b686:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b688:	e008      	b.n	800b69c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b68a:	f7f5 f89d 	bl	80007c8 <HAL_GetTick>
 800b68e:	4602      	mov	r2, r0
 800b690:	68bb      	ldr	r3, [r7, #8]
 800b692:	1ad3      	subs	r3, r2, r3
 800b694:	2b02      	cmp	r3, #2
 800b696:	d901      	bls.n	800b69c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b698:	2303      	movs	r3, #3
 800b69a:	e006      	b.n	800b6aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b69c:	4b05      	ldr	r3, [pc, #20]	@ (800b6b4 <RCCEx_PLL2_Config+0x15c>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d0f0      	beq.n	800b68a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3710      	adds	r7, #16
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	58024400 	.word	0x58024400
 800b6b8:	ffff0007 	.word	0xffff0007

0800b6bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b084      	sub	sp, #16
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b6ca:	4b53      	ldr	r3, [pc, #332]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b6cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6ce:	f003 0303 	and.w	r3, r3, #3
 800b6d2:	2b03      	cmp	r3, #3
 800b6d4:	d101      	bne.n	800b6da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	e099      	b.n	800b80e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b6da:	4b4f      	ldr	r3, [pc, #316]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4a4e      	ldr	r2, [pc, #312]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b6e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b6e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6e6:	f7f5 f86f 	bl	80007c8 <HAL_GetTick>
 800b6ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6ec:	e008      	b.n	800b700 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b6ee:	f7f5 f86b 	bl	80007c8 <HAL_GetTick>
 800b6f2:	4602      	mov	r2, r0
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	1ad3      	subs	r3, r2, r3
 800b6f8:	2b02      	cmp	r3, #2
 800b6fa:	d901      	bls.n	800b700 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b6fc:	2303      	movs	r3, #3
 800b6fe:	e086      	b.n	800b80e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b700:	4b45      	ldr	r3, [pc, #276]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d1f0      	bne.n	800b6ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b70c:	4b42      	ldr	r3, [pc, #264]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b710:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	051b      	lsls	r3, r3, #20
 800b71a:	493f      	ldr	r1, [pc, #252]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b71c:	4313      	orrs	r3, r2
 800b71e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	3b01      	subs	r3, #1
 800b726:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	689b      	ldr	r3, [r3, #8]
 800b72e:	3b01      	subs	r3, #1
 800b730:	025b      	lsls	r3, r3, #9
 800b732:	b29b      	uxth	r3, r3
 800b734:	431a      	orrs	r2, r3
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	68db      	ldr	r3, [r3, #12]
 800b73a:	3b01      	subs	r3, #1
 800b73c:	041b      	lsls	r3, r3, #16
 800b73e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b742:	431a      	orrs	r2, r3
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	691b      	ldr	r3, [r3, #16]
 800b748:	3b01      	subs	r3, #1
 800b74a:	061b      	lsls	r3, r3, #24
 800b74c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b750:	4931      	ldr	r1, [pc, #196]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b752:	4313      	orrs	r3, r2
 800b754:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b756:	4b30      	ldr	r3, [pc, #192]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b75a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	695b      	ldr	r3, [r3, #20]
 800b762:	492d      	ldr	r1, [pc, #180]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b764:	4313      	orrs	r3, r2
 800b766:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b768:	4b2b      	ldr	r3, [pc, #172]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b76a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b76c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	699b      	ldr	r3, [r3, #24]
 800b774:	4928      	ldr	r1, [pc, #160]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b776:	4313      	orrs	r3, r2
 800b778:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b77a:	4b27      	ldr	r3, [pc, #156]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b77c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b77e:	4a26      	ldr	r2, [pc, #152]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b780:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b784:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b786:	4b24      	ldr	r3, [pc, #144]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b78a:	4b24      	ldr	r3, [pc, #144]	@ (800b81c <RCCEx_PLL3_Config+0x160>)
 800b78c:	4013      	ands	r3, r2
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	69d2      	ldr	r2, [r2, #28]
 800b792:	00d2      	lsls	r2, r2, #3
 800b794:	4920      	ldr	r1, [pc, #128]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b796:	4313      	orrs	r3, r2
 800b798:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b79a:	4b1f      	ldr	r3, [pc, #124]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b79e:	4a1e      	ldr	r2, [pc, #120]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b7a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d106      	bne.n	800b7ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b7ac:	4b1a      	ldr	r3, [pc, #104]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7b0:	4a19      	ldr	r2, [pc, #100]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b7b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b7b8:	e00f      	b.n	800b7da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	d106      	bne.n	800b7ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b7c0:	4b15      	ldr	r3, [pc, #84]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c4:	4a14      	ldr	r2, [pc, #80]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b7ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b7cc:	e005      	b.n	800b7da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b7ce:	4b12      	ldr	r3, [pc, #72]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d2:	4a11      	ldr	r2, [pc, #68]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b7d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b7da:	4b0f      	ldr	r3, [pc, #60]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	4a0e      	ldr	r2, [pc, #56]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b7e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7e6:	f7f4 ffef 	bl	80007c8 <HAL_GetTick>
 800b7ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b7ec:	e008      	b.n	800b800 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b7ee:	f7f4 ffeb 	bl	80007c8 <HAL_GetTick>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	1ad3      	subs	r3, r2, r3
 800b7f8:	2b02      	cmp	r3, #2
 800b7fa:	d901      	bls.n	800b800 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b7fc:	2303      	movs	r3, #3
 800b7fe:	e006      	b.n	800b80e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b800:	4b05      	ldr	r3, [pc, #20]	@ (800b818 <RCCEx_PLL3_Config+0x15c>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d0f0      	beq.n	800b7ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b80c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3710      	adds	r7, #16
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	58024400 	.word	0x58024400
 800b81c:	ffff0007 	.word	0xffff0007

0800b820 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b08a      	sub	sp, #40	@ 0x28
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d101      	bne.n	800b832 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800b82e:	2301      	movs	r3, #1
 800b830:	e28e      	b.n	800bd50 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800b832:	f7f4 fff9 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b83c:	2b01      	cmp	r3, #1
 800b83e:	d113      	bne.n	800b868 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	4a96      	ldr	r2, [pc, #600]	@ (800baa0 <HAL_SAI_Init+0x280>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d004      	beq.n	800b854 <HAL_SAI_Init+0x34>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a95      	ldr	r2, [pc, #596]	@ (800baa4 <HAL_SAI_Init+0x284>)
 800b850:	4293      	cmp	r3, r2
 800b852:	d107      	bne.n	800b864 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b858:	2b01      	cmp	r3, #1
 800b85a:	d103      	bne.n	800b864 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b860:	2b00      	cmp	r3, #0
 800b862:	d001      	beq.n	800b868 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	e273      	b.n	800bd50 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a8c      	ldr	r2, [pc, #560]	@ (800baa0 <HAL_SAI_Init+0x280>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d004      	beq.n	800b87c <HAL_SAI_Init+0x5c>
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a8c      	ldr	r2, [pc, #560]	@ (800baa8 <HAL_SAI_Init+0x288>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d102      	bne.n	800b882 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800b87c:	4b8b      	ldr	r3, [pc, #556]	@ (800baac <HAL_SAI_Init+0x28c>)
 800b87e:	61bb      	str	r3, [r7, #24]
 800b880:	e028      	b.n	800b8d4 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a8a      	ldr	r2, [pc, #552]	@ (800bab0 <HAL_SAI_Init+0x290>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d004      	beq.n	800b896 <HAL_SAI_Init+0x76>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a88      	ldr	r2, [pc, #544]	@ (800bab4 <HAL_SAI_Init+0x294>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d102      	bne.n	800b89c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800b896:	4b88      	ldr	r3, [pc, #544]	@ (800bab8 <HAL_SAI_Init+0x298>)
 800b898:	61bb      	str	r3, [r7, #24]
 800b89a:	e01b      	b.n	800b8d4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	4a86      	ldr	r2, [pc, #536]	@ (800babc <HAL_SAI_Init+0x29c>)
 800b8a2:	4293      	cmp	r3, r2
 800b8a4:	d004      	beq.n	800b8b0 <HAL_SAI_Init+0x90>
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	4a85      	ldr	r2, [pc, #532]	@ (800bac0 <HAL_SAI_Init+0x2a0>)
 800b8ac:	4293      	cmp	r3, r2
 800b8ae:	d102      	bne.n	800b8b6 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800b8b0:	4b84      	ldr	r3, [pc, #528]	@ (800bac4 <HAL_SAI_Init+0x2a4>)
 800b8b2:	61bb      	str	r3, [r7, #24]
 800b8b4:	e00e      	b.n	800b8d4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a7a      	ldr	r2, [pc, #488]	@ (800baa4 <HAL_SAI_Init+0x284>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d004      	beq.n	800b8ca <HAL_SAI_Init+0xaa>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a80      	ldr	r2, [pc, #512]	@ (800bac8 <HAL_SAI_Init+0x2a8>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d102      	bne.n	800b8d0 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800b8ca:	4b80      	ldr	r3, [pc, #512]	@ (800bacc <HAL_SAI_Init+0x2ac>)
 800b8cc:	61bb      	str	r3, [r7, #24]
 800b8ce:	e001      	b.n	800b8d4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	e23d      	b.n	800bd50 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d106      	bne.n	800b8ee <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f009 f859 	bl	80149a0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f000 fe20 	bl	800c534 <SAI_Disable>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d001      	beq.n	800b8fe <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	e228      	b.n	800bd50 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2202      	movs	r2, #2
 800b902:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	2b02      	cmp	r3, #2
 800b90c:	d00c      	beq.n	800b928 <HAL_SAI_Init+0x108>
 800b90e:	2b02      	cmp	r3, #2
 800b910:	d80d      	bhi.n	800b92e <HAL_SAI_Init+0x10e>
 800b912:	2b00      	cmp	r3, #0
 800b914:	d002      	beq.n	800b91c <HAL_SAI_Init+0xfc>
 800b916:	2b01      	cmp	r3, #1
 800b918:	d003      	beq.n	800b922 <HAL_SAI_Init+0x102>
 800b91a:	e008      	b.n	800b92e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800b91c:	2300      	movs	r3, #0
 800b91e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b920:	e008      	b.n	800b934 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800b922:	2310      	movs	r3, #16
 800b924:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b926:	e005      	b.n	800b934 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800b928:	2320      	movs	r3, #32
 800b92a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b92c:	e002      	b.n	800b934 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800b92e:	2300      	movs	r3, #0
 800b930:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b932:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	2b05      	cmp	r3, #5
 800b93a:	d832      	bhi.n	800b9a2 <HAL_SAI_Init+0x182>
 800b93c:	a201      	add	r2, pc, #4	@ (adr r2, 800b944 <HAL_SAI_Init+0x124>)
 800b93e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b942:	bf00      	nop
 800b944:	0800b95d 	.word	0x0800b95d
 800b948:	0800b963 	.word	0x0800b963
 800b94c:	0800b96b 	.word	0x0800b96b
 800b950:	0800b973 	.word	0x0800b973
 800b954:	0800b983 	.word	0x0800b983
 800b958:	0800b993 	.word	0x0800b993
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800b95c:	2300      	movs	r3, #0
 800b95e:	61fb      	str	r3, [r7, #28]
      break;
 800b960:	e022      	b.n	800b9a8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800b962:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b966:	61fb      	str	r3, [r7, #28]
      break;
 800b968:	e01e      	b.n	800b9a8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b96a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b96e:	61fb      	str	r3, [r7, #28]
      break;
 800b970:	e01a      	b.n	800b9a8 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b972:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b976:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800b978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97a:	f043 0301 	orr.w	r3, r3, #1
 800b97e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b980:	e012      	b.n	800b9a8 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b982:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b986:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800b988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98a:	f043 0302 	orr.w	r3, r3, #2
 800b98e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b990:	e00a      	b.n	800b9a8 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b992:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b996:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800b998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99a:	f043 0303 	orr.w	r3, r3, #3
 800b99e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b9a0:	e002      	b.n	800b9a8 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	61fb      	str	r3, [r7, #28]
      break;
 800b9a6:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9ac:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	6a1b      	ldr	r3, [r3, #32]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	f000 80c5 	beq.w	800bb42 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4a37      	ldr	r2, [pc, #220]	@ (800baa0 <HAL_SAI_Init+0x280>)
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d004      	beq.n	800b9d0 <HAL_SAI_Init+0x1b0>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a37      	ldr	r2, [pc, #220]	@ (800baa8 <HAL_SAI_Init+0x288>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d106      	bne.n	800b9de <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800b9d0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b9d4:	f04f 0100 	mov.w	r1, #0
 800b9d8:	f7fe fc2e 	bl	800a238 <HAL_RCCEx_GetPeriphCLKFreq>
 800b9dc:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	4a33      	ldr	r2, [pc, #204]	@ (800bab0 <HAL_SAI_Init+0x290>)
 800b9e4:	4293      	cmp	r3, r2
 800b9e6:	d004      	beq.n	800b9f2 <HAL_SAI_Init+0x1d2>
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	4a31      	ldr	r2, [pc, #196]	@ (800bab4 <HAL_SAI_Init+0x294>)
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	d106      	bne.n	800ba00 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800b9f2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b9f6:	f04f 0100 	mov.w	r1, #0
 800b9fa:	f7fe fc1d 	bl	800a238 <HAL_RCCEx_GetPeriphCLKFreq>
 800b9fe:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	4a2d      	ldr	r2, [pc, #180]	@ (800babc <HAL_SAI_Init+0x29c>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d004      	beq.n	800ba14 <HAL_SAI_Init+0x1f4>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	4a2c      	ldr	r2, [pc, #176]	@ (800bac0 <HAL_SAI_Init+0x2a0>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d106      	bne.n	800ba22 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800ba14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ba18:	f04f 0100 	mov.w	r1, #0
 800ba1c:	f7fe fc0c 	bl	800a238 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba20:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a1f      	ldr	r2, [pc, #124]	@ (800baa4 <HAL_SAI_Init+0x284>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d106      	bne.n	800ba3a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800ba2c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800ba30:	f04f 0100 	mov.w	r1, #0
 800ba34:	f7fe fc00 	bl	800a238 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba38:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	4a22      	ldr	r2, [pc, #136]	@ (800bac8 <HAL_SAI_Init+0x2a8>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d106      	bne.n	800ba52 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800ba44:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800ba48:	f04f 0100 	mov.w	r1, #0
 800ba4c:	f7fe fbf4 	bl	800a238 <HAL_RCCEx_GetPeriphCLKFreq>
 800ba50:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	699b      	ldr	r3, [r3, #24]
 800ba56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ba5a:	d139      	bne.n	800bad0 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba60:	2b04      	cmp	r3, #4
 800ba62:	d102      	bne.n	800ba6a <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800ba64:	2340      	movs	r3, #64	@ 0x40
 800ba66:	60fb      	str	r3, [r7, #12]
 800ba68:	e00a      	b.n	800ba80 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba6e:	2b08      	cmp	r3, #8
 800ba70:	d103      	bne.n	800ba7a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800ba72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ba76:	60fb      	str	r3, [r7, #12]
 800ba78:	e002      	b.n	800ba80 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba7e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800ba80:	697a      	ldr	r2, [r7, #20]
 800ba82:	4613      	mov	r3, r2
 800ba84:	009b      	lsls	r3, r3, #2
 800ba86:	4413      	add	r3, r2
 800ba88:	005b      	lsls	r3, r3, #1
 800ba8a:	4619      	mov	r1, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6a1b      	ldr	r3, [r3, #32]
 800ba90:	68fa      	ldr	r2, [r7, #12]
 800ba92:	fb02 f303 	mul.w	r3, r2, r3
 800ba96:	fbb1 f3f3 	udiv	r3, r1, r3
 800ba9a:	613b      	str	r3, [r7, #16]
 800ba9c:	e030      	b.n	800bb00 <HAL_SAI_Init+0x2e0>
 800ba9e:	bf00      	nop
 800baa0:	40015804 	.word	0x40015804
 800baa4:	58005404 	.word	0x58005404
 800baa8:	40015824 	.word	0x40015824
 800baac:	40015800 	.word	0x40015800
 800bab0:	40015c04 	.word	0x40015c04
 800bab4:	40015c24 	.word	0x40015c24
 800bab8:	40015c00 	.word	0x40015c00
 800babc:	40016004 	.word	0x40016004
 800bac0:	40016024 	.word	0x40016024
 800bac4:	40016000 	.word	0x40016000
 800bac8:	58005424 	.word	0x58005424
 800bacc:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bad4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bad8:	d101      	bne.n	800bade <HAL_SAI_Init+0x2be>
 800bada:	2302      	movs	r3, #2
 800badc:	e000      	b.n	800bae0 <HAL_SAI_Init+0x2c0>
 800bade:	2301      	movs	r3, #1
 800bae0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800bae2:	697a      	ldr	r2, [r7, #20]
 800bae4:	4613      	mov	r3, r2
 800bae6:	009b      	lsls	r3, r3, #2
 800bae8:	4413      	add	r3, r2
 800baea:	005b      	lsls	r3, r3, #1
 800baec:	4619      	mov	r1, r3
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6a1b      	ldr	r3, [r3, #32]
 800baf2:	68ba      	ldr	r2, [r7, #8]
 800baf4:	fb02 f303 	mul.w	r3, r2, r3
 800baf8:	021b      	lsls	r3, r3, #8
 800bafa:	fbb1 f3f3 	udiv	r3, r1, r3
 800bafe:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	4a95      	ldr	r2, [pc, #596]	@ (800bd58 <HAL_SAI_Init+0x538>)
 800bb04:	fba2 2303 	umull	r2, r3, r2, r3
 800bb08:	08da      	lsrs	r2, r3, #3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800bb0e:	6939      	ldr	r1, [r7, #16]
 800bb10:	4b91      	ldr	r3, [pc, #580]	@ (800bd58 <HAL_SAI_Init+0x538>)
 800bb12:	fba3 2301 	umull	r2, r3, r3, r1
 800bb16:	08da      	lsrs	r2, r3, #3
 800bb18:	4613      	mov	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	4413      	add	r3, r2
 800bb1e:	005b      	lsls	r3, r3, #1
 800bb20:	1aca      	subs	r2, r1, r3
 800bb22:	2a08      	cmp	r2, #8
 800bb24:	d904      	bls.n	800bb30 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb34:	2b04      	cmp	r3, #4
 800bb36:	d104      	bne.n	800bb42 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb3c:	085a      	lsrs	r2, r3, #1
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	685b      	ldr	r3, [r3, #4]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d003      	beq.n	800bb52 <HAL_SAI_Init+0x332>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	2b02      	cmp	r3, #2
 800bb50:	d109      	bne.n	800bb66 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d101      	bne.n	800bb5e <HAL_SAI_Init+0x33e>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	e001      	b.n	800bb62 <HAL_SAI_Init+0x342>
 800bb5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb62:	623b      	str	r3, [r7, #32]
 800bb64:	e008      	b.n	800bb78 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb6a:	2b01      	cmp	r3, #1
 800bb6c:	d102      	bne.n	800bb74 <HAL_SAI_Init+0x354>
 800bb6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb72:	e000      	b.n	800bb76 <HAL_SAI_Init+0x356>
 800bb74:	2300      	movs	r3, #0
 800bb76:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800bb78:	f7f4 fe56 	bl	8000828 <HAL_GetREVID>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb82:	d331      	bcc.n	800bbe8 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	6819      	ldr	r1, [r3, #0]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	4b73      	ldr	r3, [pc, #460]	@ (800bd5c <HAL_SAI_Init+0x53c>)
 800bb90:	400b      	ands	r3, r1
 800bb92:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	6819      	ldr	r1, [r3, #0]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	685a      	ldr	r2, [r3, #4]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bba2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bba8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbae:	431a      	orrs	r2, r3
 800bbb0:	6a3b      	ldr	r3, [r7, #32]
 800bbb2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800bbbc:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	695b      	ldr	r3, [r3, #20]
 800bbc2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bbc8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbce:	051b      	lsls	r3, r3, #20
 800bbd0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bbd6:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	691b      	ldr	r3, [r3, #16]
 800bbdc:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	430a      	orrs	r2, r1
 800bbe4:	601a      	str	r2, [r3, #0]
 800bbe6:	e02d      	b.n	800bc44 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6819      	ldr	r1, [r3, #0]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681a      	ldr	r2, [r3, #0]
 800bbf2:	4b5b      	ldr	r3, [pc, #364]	@ (800bd60 <HAL_SAI_Init+0x540>)
 800bbf4:	400b      	ands	r3, r1
 800bbf6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	6819      	ldr	r1, [r3, #0]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	685a      	ldr	r2, [r3, #4]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc06:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bc0c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc12:	431a      	orrs	r2, r3
 800bc14:	6a3b      	ldr	r3, [r7, #32]
 800bc16:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800bc18:	69fb      	ldr	r3, [r7, #28]
 800bc1a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800bc20:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	695b      	ldr	r3, [r3, #20]
 800bc26:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800bc2c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc32:	051b      	lsls	r3, r3, #20
 800bc34:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800bc3a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	430a      	orrs	r2, r1
 800bc42:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	6859      	ldr	r1, [r3, #4]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681a      	ldr	r2, [r3, #0]
 800bc4e:	4b45      	ldr	r3, [pc, #276]	@ (800bd64 <HAL_SAI_Init+0x544>)
 800bc50:	400b      	ands	r3, r1
 800bc52:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	6859      	ldr	r1, [r3, #4]
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	69da      	ldr	r2, [r3, #28]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc62:	431a      	orrs	r2, r3
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc68:	431a      	orrs	r2, r3
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	430a      	orrs	r2, r1
 800bc70:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	6899      	ldr	r1, [r3, #8]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681a      	ldr	r2, [r3, #0]
 800bc7c:	4b3a      	ldr	r3, [pc, #232]	@ (800bd68 <HAL_SAI_Init+0x548>)
 800bc7e:	400b      	ands	r3, r1
 800bc80:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	6899      	ldr	r1, [r3, #8]
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc8c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bc92:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800bc98:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800bc9e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bca4:	3b01      	subs	r3, #1
 800bca6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800bca8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	430a      	orrs	r2, r1
 800bcb0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	68d9      	ldr	r1, [r3, #12]
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681a      	ldr	r2, [r3, #0]
 800bcbc:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800bcc0:	400b      	ands	r3, r1
 800bcc2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	68d9      	ldr	r1, [r3, #12]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcd2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcd8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bcda:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bce0:	3b01      	subs	r3, #1
 800bce2:	021b      	lsls	r3, r3, #8
 800bce4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	430a      	orrs	r2, r1
 800bcec:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	4a1e      	ldr	r2, [pc, #120]	@ (800bd6c <HAL_SAI_Init+0x54c>)
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d004      	beq.n	800bd02 <HAL_SAI_Init+0x4e2>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	4a1c      	ldr	r2, [pc, #112]	@ (800bd70 <HAL_SAI_Init+0x550>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d119      	bne.n	800bd36 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd06:	f023 0201 	bic.w	r2, r3, #1
 800bd0a:	69bb      	ldr	r3, [r7, #24]
 800bd0c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bd14:	2b01      	cmp	r3, #1
 800bd16:	d10e      	bne.n	800bd36 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd20:	3b01      	subs	r3, #1
 800bd22:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800bd24:	431a      	orrs	r2, r3
 800bd26:	69bb      	ldr	r3, [r7, #24]
 800bd28:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800bd2a:	69bb      	ldr	r3, [r7, #24]
 800bd2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd2e:	f043 0201 	orr.w	r2, r3, #1
 800bd32:	69bb      	ldr	r3, [r7, #24]
 800bd34:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2201      	movs	r2, #1
 800bd42:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800bd4e:	2300      	movs	r3, #0
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3728      	adds	r7, #40	@ 0x28
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	cccccccd 	.word	0xcccccccd
 800bd5c:	f005c010 	.word	0xf005c010
 800bd60:	f805c010 	.word	0xf805c010
 800bd64:	ffff1ff0 	.word	0xffff1ff0
 800bd68:	fff88000 	.word	0xfff88000
 800bd6c:	40015804 	.word	0x40015804
 800bd70:	58005404 	.word	0x58005404

0800bd74 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800bd86:	2b01      	cmp	r3, #1
 800bd88:	d101      	bne.n	800bd8e <HAL_SAI_Abort+0x1a>
 800bd8a:	2302      	movs	r3, #2
 800bd8c:	e07d      	b.n	800be8a <HAL_SAI_Abort+0x116>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2201      	movs	r2, #1
 800bd92:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 fbcc 	bl	800c534 <SAI_Disable>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d001      	beq.n	800bda6 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bdb4:	d14f      	bne.n	800be56 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800bdc4:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800bdcc:	b2db      	uxtb	r3, r3
 800bdce:	2b12      	cmp	r3, #18
 800bdd0:	d11d      	bne.n	800be0e <HAL_SAI_Abort+0x9a>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d018      	beq.n	800be0e <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bde2:	4618      	mov	r0, r3
 800bde4:	f7f5 fc02 	bl	80015ec <HAL_DMA_Abort>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d00f      	beq.n	800be0e <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdf6:	2b80      	cmp	r3, #128	@ 0x80
 800bdf8:	d009      	beq.n	800be0e <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be04:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800be14:	b2db      	uxtb	r3, r3
 800be16:	2b22      	cmp	r3, #34	@ 0x22
 800be18:	d11d      	bne.n	800be56 <HAL_SAI_Abort+0xe2>
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be20:	2b00      	cmp	r3, #0
 800be22:	d018      	beq.n	800be56 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7f5 fbde 	bl	80015ec <HAL_DMA_Abort>
 800be30:	4603      	mov	r3, r0
 800be32:	2b00      	cmp	r3, #0
 800be34:	d00f      	beq.n	800be56 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be3e:	2b80      	cmp	r3, #128	@ 0x80
 800be40:	d009      	beq.n	800be56 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800be42:	2301      	movs	r3, #1
 800be44:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	2200      	movs	r2, #0
 800be5c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f04f 32ff 	mov.w	r2, #4294967295
 800be66:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	685a      	ldr	r2, [r3, #4]
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f042 0208 	orr.w	r2, r2, #8
 800be76:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2200      	movs	r2, #0
 800be84:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800be88:	7bfb      	ldrb	r3, [r7, #15]
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
	...

0800be94 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b086      	sub	sp, #24
 800be98:	af00      	add	r7, sp, #0
 800be9a:	60f8      	str	r0, [r7, #12]
 800be9c:	60b9      	str	r1, [r7, #8]
 800be9e:	4613      	mov	r3, r2
 800bea0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800bea2:	f7f4 fc91 	bl	80007c8 <HAL_GetTick>
 800bea6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d002      	beq.n	800beb4 <HAL_SAI_Transmit_DMA+0x20>
 800beae:	88fb      	ldrh	r3, [r7, #6]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d101      	bne.n	800beb8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	e098      	b.n	800bfea <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800bebe:	b2db      	uxtb	r3, r3
 800bec0:	2b01      	cmp	r3, #1
 800bec2:	f040 8091 	bne.w	800bfe8 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800becc:	2b01      	cmp	r3, #1
 800bece:	d101      	bne.n	800bed4 <HAL_SAI_Transmit_DMA+0x40>
 800bed0:	2302      	movs	r3, #2
 800bed2:	e08a      	b.n	800bfea <HAL_SAI_Transmit_DMA+0x156>
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	68ba      	ldr	r2, [r7, #8]
 800bee0:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	88fa      	ldrh	r2, [r7, #6]
 800bee6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	88fa      	ldrh	r2, [r7, #6]
 800beee:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	2200      	movs	r2, #0
 800bef6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	2212      	movs	r2, #18
 800befe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf08:	4a3a      	ldr	r2, [pc, #232]	@ (800bff4 <HAL_SAI_Transmit_DMA+0x160>)
 800bf0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf12:	4a39      	ldr	r2, [pc, #228]	@ (800bff8 <HAL_SAI_Transmit_DMA+0x164>)
 800bf14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf1c:	4a37      	ldr	r2, [pc, #220]	@ (800bffc <HAL_SAI_Transmit_DMA+0x168>)
 800bf1e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bf26:	2200      	movs	r2, #0
 800bf28:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bf34:	4619      	mov	r1, r3
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	331c      	adds	r3, #28
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800bf44:	f7f5 f8e8 	bl	8001118 <HAL_DMA_Start_IT>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d005      	beq.n	800bf5a <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	2200      	movs	r2, #0
 800bf52:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800bf56:	2301      	movs	r3, #1
 800bf58:	e047      	b.n	800bfea <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800bf5a:	2100      	movs	r1, #0
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f000 fab2 	bl	800c4c6 <SAI_InterruptFlag>
 800bf62:	4601      	mov	r1, r0
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	691a      	ldr	r2, [r3, #16]
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	430a      	orrs	r2, r1
 800bf70:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	681a      	ldr	r2, [r3, #0]
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800bf80:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bf82:	e015      	b.n	800bfb0 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800bf84:	f7f4 fc20 	bl	80007c8 <HAL_GetTick>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	1ad3      	subs	r3, r2, r3
 800bf8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bf92:	d90d      	bls.n	800bfb0 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800bfac:	2303      	movs	r3, #3
 800bfae:	e01c      	b.n	800bfea <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	695b      	ldr	r3, [r3, #20]
 800bfb6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d0e2      	beq.n	800bf84 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d107      	bne.n	800bfdc <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	681a      	ldr	r2, [r3, #0]
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800bfda:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	e000      	b.n	800bfea <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800bfe8:	2302      	movs	r3, #2
  }
}
 800bfea:	4618      	mov	r0, r3
 800bfec:	3718      	adds	r7, #24
 800bfee:	46bd      	mov	sp, r7
 800bff0:	bd80      	pop	{r7, pc}
 800bff2:	bf00      	nop
 800bff4:	0800c609 	.word	0x0800c609
 800bff8:	0800c5a9 	.word	0x0800c5a9
 800bffc:	0800c6a1 	.word	0x0800c6a1

0800c000 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	60f8      	str	r0, [r7, #12]
 800c008:	60b9      	str	r1, [r7, #8]
 800c00a:	4613      	mov	r3, r2
 800c00c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d002      	beq.n	800c01a <HAL_SAI_Receive_DMA+0x1a>
 800c014:	88fb      	ldrh	r3, [r7, #6]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d101      	bne.n	800c01e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800c01a:	2301      	movs	r3, #1
 800c01c:	e079      	b.n	800c112 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c024:	b2db      	uxtb	r3, r3
 800c026:	2b01      	cmp	r3, #1
 800c028:	d172      	bne.n	800c110 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800c030:	2b01      	cmp	r3, #1
 800c032:	d101      	bne.n	800c038 <HAL_SAI_Receive_DMA+0x38>
 800c034:	2302      	movs	r3, #2
 800c036:	e06c      	b.n	800c112 <HAL_SAI_Receive_DMA+0x112>
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	2201      	movs	r2, #1
 800c03c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	68ba      	ldr	r2, [r7, #8]
 800c044:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	88fa      	ldrh	r2, [r7, #6]
 800c04a:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	88fa      	ldrh	r2, [r7, #6]
 800c052:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2200      	movs	r2, #0
 800c05a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2222      	movs	r2, #34	@ 0x22
 800c062:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c06c:	4a2b      	ldr	r2, [pc, #172]	@ (800c11c <HAL_SAI_Receive_DMA+0x11c>)
 800c06e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c076:	4a2a      	ldr	r2, [pc, #168]	@ (800c120 <HAL_SAI_Receive_DMA+0x120>)
 800c078:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c080:	4a28      	ldr	r2, [pc, #160]	@ (800c124 <HAL_SAI_Receive_DMA+0x124>)
 800c082:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c08a:	2200      	movs	r2, #0
 800c08c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	331c      	adds	r3, #28
 800c09a:	4619      	mov	r1, r3
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800c0a8:	f7f5 f836 	bl	8001118 <HAL_DMA_Start_IT>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d005      	beq.n	800c0be <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	e029      	b.n	800c112 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c0be:	2100      	movs	r1, #0
 800c0c0:	68f8      	ldr	r0, [r7, #12]
 800c0c2:	f000 fa00 	bl	800c4c6 <SAI_InterruptFlag>
 800c0c6:	4601      	mov	r1, r0
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	691a      	ldr	r2, [r3, #16]
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	430a      	orrs	r2, r1
 800c0d4:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	681a      	ldr	r2, [r3, #0]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c0e4:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d107      	bne.n	800c104 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	681a      	ldr	r2, [r3, #0]
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800c102:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	2200      	movs	r2, #0
 800c108:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800c10c:	2300      	movs	r3, #0
 800c10e:	e000      	b.n	800c112 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800c110:	2302      	movs	r3, #2
  }
}
 800c112:	4618      	mov	r0, r3
 800c114:	3710      	adds	r7, #16
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}
 800c11a:	bf00      	nop
 800c11c:	0800c685 	.word	0x0800c685
 800c120:	0800c625 	.word	0x0800c625
 800c124:	0800c6a1 	.word	0x0800c6a1

0800c128 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b086      	sub	sp, #24
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c136:	b2db      	uxtb	r3, r3
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f000 81a7 	beq.w	800c48c <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	695b      	ldr	r3, [r3, #20]
 800c144:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	691b      	ldr	r3, [r3, #16]
 800c14c:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	f003 0308 	and.w	r3, r3, #8
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d00a      	beq.n	800c176 <HAL_SAI_IRQHandler+0x4e>
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	f003 0308 	and.w	r3, r3, #8
 800c166:	2b00      	cmp	r3, #0
 800c168:	d005      	beq.n	800c176 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	4798      	blx	r3
 800c174:	e18a      	b.n	800c48c <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	f003 0301 	and.w	r3, r3, #1
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d01e      	beq.n	800c1be <HAL_SAI_IRQHandler+0x96>
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	f003 0301 	and.w	r3, r3, #1
 800c186:	2b00      	cmp	r3, #0
 800c188:	d019      	beq.n	800c1be <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2201      	movs	r2, #1
 800c190:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c198:	b2db      	uxtb	r3, r3
 800c19a:	2b22      	cmp	r3, #34	@ 0x22
 800c19c:	d101      	bne.n	800c1a2 <HAL_SAI_IRQHandler+0x7a>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e000      	b.n	800c1a4 <HAL_SAI_IRQHandler+0x7c>
 800c1a2:	2302      	movs	r3, #2
 800c1a4:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	431a      	orrs	r2, r3
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	f000 f96e 	bl	800c498 <HAL_SAI_ErrorCallback>
 800c1bc:	e166      	b.n	800c48c <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	f003 0302 	and.w	r3, r3, #2
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d013      	beq.n	800c1f0 <HAL_SAI_IRQHandler+0xc8>
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	f003 0302 	and.w	r3, r3, #2
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00e      	beq.n	800c1f0 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2202      	movs	r2, #2
 800c1d8:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	f000 8153 	beq.w	800c48c <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ec:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800c1ee:	e14d      	b.n	800c48c <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	f003 0320 	and.w	r3, r3, #32
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d05b      	beq.n	800c2b2 <HAL_SAI_IRQHandler+0x18a>
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	f003 0320 	and.w	r3, r3, #32
 800c200:	2b00      	cmp	r3, #0
 800c202:	d056      	beq.n	800c2b2 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	2220      	movs	r2, #32
 800c20a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c212:	f043 0204 	orr.w	r2, r3, #4
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c222:	2b00      	cmp	r3, #0
 800c224:	d03e      	beq.n	800c2a4 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d018      	beq.n	800c262 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c236:	4a97      	ldr	r2, [pc, #604]	@ (800c494 <HAL_SAI_IRQHandler+0x36c>)
 800c238:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c240:	4618      	mov	r0, r3
 800c242:	f7f5 fcf1 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c246:	4603      	mov	r3, r0
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00a      	beq.n	800c262 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c252:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f000 f91b 	bl	800c498 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c268:	2b00      	cmp	r3, #0
 800c26a:	f000 810a 	beq.w	800c482 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c274:	4a87      	ldr	r2, [pc, #540]	@ (800c494 <HAL_SAI_IRQHandler+0x36c>)
 800c276:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c27e:	4618      	mov	r0, r3
 800c280:	f7f5 fcd2 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c284:	4603      	mov	r3, r0
 800c286:	2b00      	cmp	r3, #0
 800c288:	f000 80fb 	beq.w	800c482 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c292:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f000 f8fb 	bl	800c498 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c2a2:	e0ee      	b.n	800c482 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f7ff fd65 	bl	800bd74 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f000 f8f4 	bl	800c498 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c2b0:	e0e7      	b.n	800c482 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d05b      	beq.n	800c374 <HAL_SAI_IRQHandler+0x24c>
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d056      	beq.n	800c374 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	2240      	movs	r2, #64	@ 0x40
 800c2cc:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c2d4:	f043 0208 	orr.w	r2, r3, #8
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d03e      	beq.n	800c366 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d018      	beq.n	800c324 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2f8:	4a66      	ldr	r2, [pc, #408]	@ (800c494 <HAL_SAI_IRQHandler+0x36c>)
 800c2fa:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c302:	4618      	mov	r0, r3
 800c304:	f7f5 fc90 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c308:	4603      	mov	r3, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d00a      	beq.n	800c324 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c314:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f000 f8ba 	bl	800c498 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	f000 80ab 	beq.w	800c486 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c336:	4a57      	ldr	r2, [pc, #348]	@ (800c494 <HAL_SAI_IRQHandler+0x36c>)
 800c338:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c340:	4618      	mov	r0, r3
 800c342:	f7f5 fc71 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c346:	4603      	mov	r3, r0
 800c348:	2b00      	cmp	r3, #0
 800c34a:	f000 809c 	beq.w	800c486 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c354:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f000 f89a 	bl	800c498 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c364:	e08f      	b.n	800c486 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f7ff fd04 	bl	800bd74 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f000 f893 	bl	800c498 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c372:	e088      	b.n	800c486 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	f003 0304 	and.w	r3, r3, #4
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d067      	beq.n	800c44e <HAL_SAI_IRQHandler+0x326>
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	f003 0304 	and.w	r3, r3, #4
 800c384:	2b00      	cmp	r3, #0
 800c386:	d062      	beq.n	800c44e <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2204      	movs	r2, #4
 800c38e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c396:	f043 0220 	orr.w	r2, r3, #32
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d03c      	beq.n	800c424 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d018      	beq.n	800c3e6 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3ba:	4a36      	ldr	r2, [pc, #216]	@ (800c494 <HAL_SAI_IRQHandler+0x36c>)
 800c3bc:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f7f5 fc2f 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d00a      	beq.n	800c3e6 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c3d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	f000 f859 	bl	800c498 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d04c      	beq.n	800c48a <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3f6:	4a27      	ldr	r2, [pc, #156]	@ (800c494 <HAL_SAI_IRQHandler+0x36c>)
 800c3f8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c400:	4618      	mov	r0, r3
 800c402:	f7f5 fc11 	bl	8001c28 <HAL_DMA_Abort_IT>
 800c406:	4603      	mov	r3, r0
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d03e      	beq.n	800c48a <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c412:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f000 f83b 	bl	800c498 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c422:	e032      	b.n	800c48a <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2200      	movs	r2, #0
 800c42a:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f04f 32ff 	mov.w	r2, #4294967295
 800c434:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2201      	movs	r2, #1
 800c43a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2200      	movs	r2, #0
 800c442:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f000 f826 	bl	800c498 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c44c:	e01d      	b.n	800c48a <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800c44e:	697b      	ldr	r3, [r7, #20]
 800c450:	f003 0310 	and.w	r3, r3, #16
 800c454:	2b00      	cmp	r3, #0
 800c456:	d019      	beq.n	800c48c <HAL_SAI_IRQHandler+0x364>
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	f003 0310 	and.w	r3, r3, #16
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d014      	beq.n	800c48c <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	2210      	movs	r2, #16
 800c468:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c470:	f043 0210 	orr.w	r2, r3, #16
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f000 f80c 	bl	800c498 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800c480:	e004      	b.n	800c48c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c482:	bf00      	nop
 800c484:	e002      	b.n	800c48c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c486:	bf00      	nop
 800c488:	e000      	b.n	800c48c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c48a:	bf00      	nop
}
 800c48c:	bf00      	nop
 800c48e:	3718      	adds	r7, #24
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}
 800c494:	0800c6ff 	.word	0x0800c6ff

0800c498 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800c498:	b480      	push	{r7}
 800c49a:	b083      	sub	sp, #12
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800c4a0:	bf00      	nop
 800c4a2:	370c      	adds	r7, #12
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr

0800c4ac <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b083      	sub	sp, #12
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	370c      	adds	r7, #12
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c4:	4770      	bx	lr

0800c4c6 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800c4c6:	b480      	push	{r7}
 800c4c8:	b085      	sub	sp, #20
 800c4ca:	af00      	add	r7, sp, #0
 800c4cc:	6078      	str	r0, [r7, #4]
 800c4ce:	460b      	mov	r3, r1
 800c4d0:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800c4d6:	78fb      	ldrb	r3, [r7, #3]
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d103      	bne.n	800c4e4 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f043 0308 	orr.w	r3, r3, #8
 800c4e2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4e8:	2b08      	cmp	r3, #8
 800c4ea:	d10b      	bne.n	800c504 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c4f0:	2b03      	cmp	r3, #3
 800c4f2:	d003      	beq.n	800c4fc <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	685b      	ldr	r3, [r3, #4]
 800c4f8:	2b01      	cmp	r3, #1
 800c4fa:	d103      	bne.n	800c504 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	f043 0310 	orr.w	r3, r3, #16
 800c502:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	2b03      	cmp	r3, #3
 800c50a:	d003      	beq.n	800c514 <SAI_InterruptFlag+0x4e>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	2b02      	cmp	r3, #2
 800c512:	d104      	bne.n	800c51e <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c51a:	60fb      	str	r3, [r7, #12]
 800c51c:	e003      	b.n	800c526 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f043 0304 	orr.w	r3, r3, #4
 800c524:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800c526:	68fb      	ldr	r3, [r7, #12]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3714      	adds	r7, #20
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800c534:	b480      	push	{r7}
 800c536:	b085      	sub	sp, #20
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800c53c:	4b18      	ldr	r3, [pc, #96]	@ (800c5a0 <SAI_Disable+0x6c>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	4a18      	ldr	r2, [pc, #96]	@ (800c5a4 <SAI_Disable+0x70>)
 800c542:	fba2 2303 	umull	r2, r3, r2, r3
 800c546:	0b1b      	lsrs	r3, r3, #12
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800c54c:	2300      	movs	r3, #0
 800c54e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	681a      	ldr	r2, [r3, #0]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800c55e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d10a      	bne.n	800c57c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c56c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800c576:	2303      	movs	r3, #3
 800c578:	72fb      	strb	r3, [r7, #11]
      break;
 800c57a:	e009      	b.n	800c590 <SAI_Disable+0x5c>
    }
    count--;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	3b01      	subs	r3, #1
 800c580:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d1e7      	bne.n	800c560 <SAI_Disable+0x2c>

  return status;
 800c590:	7afb      	ldrb	r3, [r7, #11]
}
 800c592:	4618      	mov	r0, r3
 800c594:	3714      	adds	r7, #20
 800c596:	46bd      	mov	sp, r7
 800c598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59c:	4770      	bx	lr
 800c59e:	bf00      	nop
 800c5a0:	240000a0 	.word	0x240000a0
 800c5a4:	95cbec1b 	.word	0x95cbec1b

0800c5a8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5b4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	69db      	ldr	r3, [r3, #28]
 800c5ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5be:	d01c      	beq.n	800c5fa <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	681a      	ldr	r2, [r3, #0]
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c5d6:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c5d8:	2100      	movs	r1, #0
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f7ff ff73 	bl	800c4c6 <SAI_InterruptFlag>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	43d9      	mvns	r1, r3
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	691a      	ldr	r2, [r3, #16]
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	400a      	ands	r2, r1
 800c5f0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800c5fa:	68f8      	ldr	r0, [r7, #12]
 800c5fc:	f007 fc2e 	bl	8013e5c <HAL_SAI_TxCpltCallback>
#endif
}
 800c600:	bf00      	nop
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b084      	sub	sp, #16
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c614:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800c616:	68f8      	ldr	r0, [r7, #12]
 800c618:	f007 fc0e 	bl	8013e38 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800c61c:	bf00      	nop
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}

0800c624 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b084      	sub	sp, #16
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c630:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	69db      	ldr	r3, [r3, #28]
 800c636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c63a:	d01c      	beq.n	800c676 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	681a      	ldr	r2, [r3, #0]
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c64a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	2200      	movs	r2, #0
 800c650:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c654:	2100      	movs	r1, #0
 800c656:	68f8      	ldr	r0, [r7, #12]
 800c658:	f7ff ff35 	bl	800c4c6 <SAI_InterruptFlag>
 800c65c:	4603      	mov	r3, r0
 800c65e:	43d9      	mvns	r1, r3
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	691a      	ldr	r2, [r3, #16]
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	400a      	ands	r2, r1
 800c66c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	2201      	movs	r2, #1
 800c672:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800c676:	68f8      	ldr	r0, [r7, #12]
 800c678:	f007 fc14 	bl	8013ea4 <HAL_SAI_RxCpltCallback>
#endif
}
 800c67c:	bf00      	nop
 800c67e:	3710      	adds	r7, #16
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}

0800c684 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b084      	sub	sp, #16
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c690:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800c692:	68f8      	ldr	r0, [r7, #12]
 800c694:	f007 fbf4 	bl	8013e80 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800c698:	bf00      	nop
 800c69a:	3710      	adds	r7, #16
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}

0800c6a0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b084      	sub	sp, #16
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ac:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800c6ae:	6878      	ldr	r0, [r7, #4]
 800c6b0:	f7f6 fc2a 	bl	8002f08 <HAL_DMA_GetError>
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	2b02      	cmp	r3, #2
 800c6b8:	d01d      	beq.n	800c6f6 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c6c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	681a      	ldr	r2, [r3, #0]
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c6d8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f7ff ff2a 	bl	800c534 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f7ff fed1 	bl	800c498 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800c6f6:	bf00      	nop
 800c6f8:	3710      	adds	r7, #16
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	bd80      	pop	{r7, pc}

0800c6fe <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c6fe:	b580      	push	{r7, lr}
 800c700:	b084      	sub	sp, #16
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c70a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	681a      	ldr	r2, [r3, #0]
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c71a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	2200      	movs	r2, #0
 800c722:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	f04f 32ff 	mov.w	r2, #4294967295
 800c72c:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c734:	2b20      	cmp	r3, #32
 800c736:	d00a      	beq.n	800c74e <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800c738:	68f8      	ldr	r0, [r7, #12]
 800c73a:	f7ff fefb 	bl	800c534 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	685a      	ldr	r2, [r3, #4]
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f042 0208 	orr.w	r2, r2, #8
 800c74c:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	2201      	movs	r2, #1
 800c752:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	2200      	movs	r2, #0
 800c75a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800c75e:	68f8      	ldr	r0, [r7, #12]
 800c760:	f7ff fe9a 	bl	800c498 <HAL_SAI_ErrorCallback>
#endif
}
 800c764:	bf00      	nop
 800c766:	3710      	adds	r7, #16
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d101      	bne.n	800c77e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e042      	b.n	800c804 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c784:	2b00      	cmp	r3, #0
 800c786:	d106      	bne.n	800c796 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2200      	movs	r2, #0
 800c78c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f008 fc1f 	bl	8014fd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2224      	movs	r2, #36	@ 0x24
 800c79a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	681a      	ldr	r2, [r3, #0]
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f022 0201 	bic.w	r2, r2, #1
 800c7ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f000 fe1e 	bl	800d3f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f000 f8b3 	bl	800c928 <UART_SetConfig>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	2b01      	cmp	r3, #1
 800c7c6:	d101      	bne.n	800c7cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	e01b      	b.n	800c804 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	685a      	ldr	r2, [r3, #4]
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c7da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	689a      	ldr	r2, [r3, #8]
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c7ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	681a      	ldr	r2, [r3, #0]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	f042 0201 	orr.w	r2, r2, #1
 800c7fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f000 fe9d 	bl	800d53c <UART_CheckIdleState>
 800c802:	4603      	mov	r3, r0
}
 800c804:	4618      	mov	r0, r3
 800c806:	3708      	adds	r7, #8
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b08a      	sub	sp, #40	@ 0x28
 800c810:	af02      	add	r7, sp, #8
 800c812:	60f8      	str	r0, [r7, #12]
 800c814:	60b9      	str	r1, [r7, #8]
 800c816:	603b      	str	r3, [r7, #0]
 800c818:	4613      	mov	r3, r2
 800c81a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c822:	2b20      	cmp	r3, #32
 800c824:	d17b      	bne.n	800c91e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <HAL_UART_Transmit+0x26>
 800c82c:	88fb      	ldrh	r3, [r7, #6]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d101      	bne.n	800c836 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c832:	2301      	movs	r3, #1
 800c834:	e074      	b.n	800c920 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	2200      	movs	r2, #0
 800c83a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	2221      	movs	r2, #33	@ 0x21
 800c842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c846:	f7f3 ffbf 	bl	80007c8 <HAL_GetTick>
 800c84a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	88fa      	ldrh	r2, [r7, #6]
 800c850:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	88fa      	ldrh	r2, [r7, #6]
 800c858:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	689b      	ldr	r3, [r3, #8]
 800c860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c864:	d108      	bne.n	800c878 <HAL_UART_Transmit+0x6c>
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	691b      	ldr	r3, [r3, #16]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d104      	bne.n	800c878 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c86e:	2300      	movs	r3, #0
 800c870:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	61bb      	str	r3, [r7, #24]
 800c876:	e003      	b.n	800c880 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c878:	68bb      	ldr	r3, [r7, #8]
 800c87a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c87c:	2300      	movs	r3, #0
 800c87e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c880:	e030      	b.n	800c8e4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	9300      	str	r3, [sp, #0]
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	2200      	movs	r2, #0
 800c88a:	2180      	movs	r1, #128	@ 0x80
 800c88c:	68f8      	ldr	r0, [r7, #12]
 800c88e:	f000 feff 	bl	800d690 <UART_WaitOnFlagUntilTimeout>
 800c892:	4603      	mov	r3, r0
 800c894:	2b00      	cmp	r3, #0
 800c896:	d005      	beq.n	800c8a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	2220      	movs	r2, #32
 800c89c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c8a0:	2303      	movs	r3, #3
 800c8a2:	e03d      	b.n	800c920 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c8a4:	69fb      	ldr	r3, [r7, #28]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d10b      	bne.n	800c8c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c8aa:	69bb      	ldr	r3, [r7, #24]
 800c8ac:	881b      	ldrh	r3, [r3, #0]
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c8b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c8ba:	69bb      	ldr	r3, [r7, #24]
 800c8bc:	3302      	adds	r3, #2
 800c8be:	61bb      	str	r3, [r7, #24]
 800c8c0:	e007      	b.n	800c8d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c8c2:	69fb      	ldr	r3, [r7, #28]
 800c8c4:	781a      	ldrb	r2, [r3, #0]
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c8cc:	69fb      	ldr	r3, [r7, #28]
 800c8ce:	3301      	adds	r3, #1
 800c8d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	3b01      	subs	r3, #1
 800c8dc:	b29a      	uxth	r2, r3
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d1c8      	bne.n	800c882 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	9300      	str	r3, [sp, #0]
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	2140      	movs	r1, #64	@ 0x40
 800c8fa:	68f8      	ldr	r0, [r7, #12]
 800c8fc:	f000 fec8 	bl	800d690 <UART_WaitOnFlagUntilTimeout>
 800c900:	4603      	mov	r3, r0
 800c902:	2b00      	cmp	r3, #0
 800c904:	d005      	beq.n	800c912 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	2220      	movs	r2, #32
 800c90a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c90e:	2303      	movs	r3, #3
 800c910:	e006      	b.n	800c920 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	2220      	movs	r2, #32
 800c916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c91a:	2300      	movs	r3, #0
 800c91c:	e000      	b.n	800c920 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c91e:	2302      	movs	r3, #2
  }
}
 800c920:	4618      	mov	r0, r3
 800c922:	3720      	adds	r7, #32
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c92c:	b092      	sub	sp, #72	@ 0x48
 800c92e:	af00      	add	r7, sp, #0
 800c930:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c932:	2300      	movs	r3, #0
 800c934:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	689a      	ldr	r2, [r3, #8]
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	691b      	ldr	r3, [r3, #16]
 800c940:	431a      	orrs	r2, r3
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	695b      	ldr	r3, [r3, #20]
 800c946:	431a      	orrs	r2, r3
 800c948:	697b      	ldr	r3, [r7, #20]
 800c94a:	69db      	ldr	r3, [r3, #28]
 800c94c:	4313      	orrs	r3, r2
 800c94e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	681a      	ldr	r2, [r3, #0]
 800c956:	4bbe      	ldr	r3, [pc, #760]	@ (800cc50 <UART_SetConfig+0x328>)
 800c958:	4013      	ands	r3, r2
 800c95a:	697a      	ldr	r2, [r7, #20]
 800c95c:	6812      	ldr	r2, [r2, #0]
 800c95e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c960:	430b      	orrs	r3, r1
 800c962:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	685b      	ldr	r3, [r3, #4]
 800c96a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	68da      	ldr	r2, [r3, #12]
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	430a      	orrs	r2, r1
 800c978:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	699b      	ldr	r3, [r3, #24]
 800c97e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c980:	697b      	ldr	r3, [r7, #20]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4ab3      	ldr	r2, [pc, #716]	@ (800cc54 <UART_SetConfig+0x32c>)
 800c986:	4293      	cmp	r3, r2
 800c988:	d004      	beq.n	800c994 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	6a1b      	ldr	r3, [r3, #32]
 800c98e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c990:	4313      	orrs	r3, r2
 800c992:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	689a      	ldr	r2, [r3, #8]
 800c99a:	4baf      	ldr	r3, [pc, #700]	@ (800cc58 <UART_SetConfig+0x330>)
 800c99c:	4013      	ands	r3, r2
 800c99e:	697a      	ldr	r2, [r7, #20]
 800c9a0:	6812      	ldr	r2, [r2, #0]
 800c9a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c9a4:	430b      	orrs	r3, r1
 800c9a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9ae:	f023 010f 	bic.w	r1, r3, #15
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c9b6:	697b      	ldr	r3, [r7, #20]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	430a      	orrs	r2, r1
 800c9bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	4aa6      	ldr	r2, [pc, #664]	@ (800cc5c <UART_SetConfig+0x334>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d177      	bne.n	800cab8 <UART_SetConfig+0x190>
 800c9c8:	4ba5      	ldr	r3, [pc, #660]	@ (800cc60 <UART_SetConfig+0x338>)
 800c9ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c9d0:	2b28      	cmp	r3, #40	@ 0x28
 800c9d2:	d86d      	bhi.n	800cab0 <UART_SetConfig+0x188>
 800c9d4:	a201      	add	r2, pc, #4	@ (adr r2, 800c9dc <UART_SetConfig+0xb4>)
 800c9d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9da:	bf00      	nop
 800c9dc:	0800ca81 	.word	0x0800ca81
 800c9e0:	0800cab1 	.word	0x0800cab1
 800c9e4:	0800cab1 	.word	0x0800cab1
 800c9e8:	0800cab1 	.word	0x0800cab1
 800c9ec:	0800cab1 	.word	0x0800cab1
 800c9f0:	0800cab1 	.word	0x0800cab1
 800c9f4:	0800cab1 	.word	0x0800cab1
 800c9f8:	0800cab1 	.word	0x0800cab1
 800c9fc:	0800ca89 	.word	0x0800ca89
 800ca00:	0800cab1 	.word	0x0800cab1
 800ca04:	0800cab1 	.word	0x0800cab1
 800ca08:	0800cab1 	.word	0x0800cab1
 800ca0c:	0800cab1 	.word	0x0800cab1
 800ca10:	0800cab1 	.word	0x0800cab1
 800ca14:	0800cab1 	.word	0x0800cab1
 800ca18:	0800cab1 	.word	0x0800cab1
 800ca1c:	0800ca91 	.word	0x0800ca91
 800ca20:	0800cab1 	.word	0x0800cab1
 800ca24:	0800cab1 	.word	0x0800cab1
 800ca28:	0800cab1 	.word	0x0800cab1
 800ca2c:	0800cab1 	.word	0x0800cab1
 800ca30:	0800cab1 	.word	0x0800cab1
 800ca34:	0800cab1 	.word	0x0800cab1
 800ca38:	0800cab1 	.word	0x0800cab1
 800ca3c:	0800ca99 	.word	0x0800ca99
 800ca40:	0800cab1 	.word	0x0800cab1
 800ca44:	0800cab1 	.word	0x0800cab1
 800ca48:	0800cab1 	.word	0x0800cab1
 800ca4c:	0800cab1 	.word	0x0800cab1
 800ca50:	0800cab1 	.word	0x0800cab1
 800ca54:	0800cab1 	.word	0x0800cab1
 800ca58:	0800cab1 	.word	0x0800cab1
 800ca5c:	0800caa1 	.word	0x0800caa1
 800ca60:	0800cab1 	.word	0x0800cab1
 800ca64:	0800cab1 	.word	0x0800cab1
 800ca68:	0800cab1 	.word	0x0800cab1
 800ca6c:	0800cab1 	.word	0x0800cab1
 800ca70:	0800cab1 	.word	0x0800cab1
 800ca74:	0800cab1 	.word	0x0800cab1
 800ca78:	0800cab1 	.word	0x0800cab1
 800ca7c:	0800caa9 	.word	0x0800caa9
 800ca80:	2301      	movs	r3, #1
 800ca82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca86:	e222      	b.n	800cece <UART_SetConfig+0x5a6>
 800ca88:	2304      	movs	r3, #4
 800ca8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca8e:	e21e      	b.n	800cece <UART_SetConfig+0x5a6>
 800ca90:	2308      	movs	r3, #8
 800ca92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca96:	e21a      	b.n	800cece <UART_SetConfig+0x5a6>
 800ca98:	2310      	movs	r3, #16
 800ca9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca9e:	e216      	b.n	800cece <UART_SetConfig+0x5a6>
 800caa0:	2320      	movs	r3, #32
 800caa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caa6:	e212      	b.n	800cece <UART_SetConfig+0x5a6>
 800caa8:	2340      	movs	r3, #64	@ 0x40
 800caaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caae:	e20e      	b.n	800cece <UART_SetConfig+0x5a6>
 800cab0:	2380      	movs	r3, #128	@ 0x80
 800cab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cab6:	e20a      	b.n	800cece <UART_SetConfig+0x5a6>
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	4a69      	ldr	r2, [pc, #420]	@ (800cc64 <UART_SetConfig+0x33c>)
 800cabe:	4293      	cmp	r3, r2
 800cac0:	d130      	bne.n	800cb24 <UART_SetConfig+0x1fc>
 800cac2:	4b67      	ldr	r3, [pc, #412]	@ (800cc60 <UART_SetConfig+0x338>)
 800cac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cac6:	f003 0307 	and.w	r3, r3, #7
 800caca:	2b05      	cmp	r3, #5
 800cacc:	d826      	bhi.n	800cb1c <UART_SetConfig+0x1f4>
 800cace:	a201      	add	r2, pc, #4	@ (adr r2, 800cad4 <UART_SetConfig+0x1ac>)
 800cad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad4:	0800caed 	.word	0x0800caed
 800cad8:	0800caf5 	.word	0x0800caf5
 800cadc:	0800cafd 	.word	0x0800cafd
 800cae0:	0800cb05 	.word	0x0800cb05
 800cae4:	0800cb0d 	.word	0x0800cb0d
 800cae8:	0800cb15 	.word	0x0800cb15
 800caec:	2300      	movs	r3, #0
 800caee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caf2:	e1ec      	b.n	800cece <UART_SetConfig+0x5a6>
 800caf4:	2304      	movs	r3, #4
 800caf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cafa:	e1e8      	b.n	800cece <UART_SetConfig+0x5a6>
 800cafc:	2308      	movs	r3, #8
 800cafe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb02:	e1e4      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb04:	2310      	movs	r3, #16
 800cb06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb0a:	e1e0      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb0c:	2320      	movs	r3, #32
 800cb0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb12:	e1dc      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb14:	2340      	movs	r3, #64	@ 0x40
 800cb16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb1a:	e1d8      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb1c:	2380      	movs	r3, #128	@ 0x80
 800cb1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb22:	e1d4      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	4a4f      	ldr	r2, [pc, #316]	@ (800cc68 <UART_SetConfig+0x340>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d130      	bne.n	800cb90 <UART_SetConfig+0x268>
 800cb2e:	4b4c      	ldr	r3, [pc, #304]	@ (800cc60 <UART_SetConfig+0x338>)
 800cb30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb32:	f003 0307 	and.w	r3, r3, #7
 800cb36:	2b05      	cmp	r3, #5
 800cb38:	d826      	bhi.n	800cb88 <UART_SetConfig+0x260>
 800cb3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb40 <UART_SetConfig+0x218>)
 800cb3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb40:	0800cb59 	.word	0x0800cb59
 800cb44:	0800cb61 	.word	0x0800cb61
 800cb48:	0800cb69 	.word	0x0800cb69
 800cb4c:	0800cb71 	.word	0x0800cb71
 800cb50:	0800cb79 	.word	0x0800cb79
 800cb54:	0800cb81 	.word	0x0800cb81
 800cb58:	2300      	movs	r3, #0
 800cb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb5e:	e1b6      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb60:	2304      	movs	r3, #4
 800cb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb66:	e1b2      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb68:	2308      	movs	r3, #8
 800cb6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb6e:	e1ae      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb70:	2310      	movs	r3, #16
 800cb72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb76:	e1aa      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb78:	2320      	movs	r3, #32
 800cb7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb7e:	e1a6      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb80:	2340      	movs	r3, #64	@ 0x40
 800cb82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb86:	e1a2      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb88:	2380      	movs	r3, #128	@ 0x80
 800cb8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cb8e:	e19e      	b.n	800cece <UART_SetConfig+0x5a6>
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	4a35      	ldr	r2, [pc, #212]	@ (800cc6c <UART_SetConfig+0x344>)
 800cb96:	4293      	cmp	r3, r2
 800cb98:	d130      	bne.n	800cbfc <UART_SetConfig+0x2d4>
 800cb9a:	4b31      	ldr	r3, [pc, #196]	@ (800cc60 <UART_SetConfig+0x338>)
 800cb9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb9e:	f003 0307 	and.w	r3, r3, #7
 800cba2:	2b05      	cmp	r3, #5
 800cba4:	d826      	bhi.n	800cbf4 <UART_SetConfig+0x2cc>
 800cba6:	a201      	add	r2, pc, #4	@ (adr r2, 800cbac <UART_SetConfig+0x284>)
 800cba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbac:	0800cbc5 	.word	0x0800cbc5
 800cbb0:	0800cbcd 	.word	0x0800cbcd
 800cbb4:	0800cbd5 	.word	0x0800cbd5
 800cbb8:	0800cbdd 	.word	0x0800cbdd
 800cbbc:	0800cbe5 	.word	0x0800cbe5
 800cbc0:	0800cbed 	.word	0x0800cbed
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbca:	e180      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbcc:	2304      	movs	r3, #4
 800cbce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbd2:	e17c      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbd4:	2308      	movs	r3, #8
 800cbd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbda:	e178      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbdc:	2310      	movs	r3, #16
 800cbde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbe2:	e174      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbe4:	2320      	movs	r3, #32
 800cbe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbea:	e170      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbec:	2340      	movs	r3, #64	@ 0x40
 800cbee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbf2:	e16c      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbf4:	2380      	movs	r3, #128	@ 0x80
 800cbf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cbfa:	e168      	b.n	800cece <UART_SetConfig+0x5a6>
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4a1b      	ldr	r2, [pc, #108]	@ (800cc70 <UART_SetConfig+0x348>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d142      	bne.n	800cc8c <UART_SetConfig+0x364>
 800cc06:	4b16      	ldr	r3, [pc, #88]	@ (800cc60 <UART_SetConfig+0x338>)
 800cc08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc0a:	f003 0307 	and.w	r3, r3, #7
 800cc0e:	2b05      	cmp	r3, #5
 800cc10:	d838      	bhi.n	800cc84 <UART_SetConfig+0x35c>
 800cc12:	a201      	add	r2, pc, #4	@ (adr r2, 800cc18 <UART_SetConfig+0x2f0>)
 800cc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc18:	0800cc31 	.word	0x0800cc31
 800cc1c:	0800cc39 	.word	0x0800cc39
 800cc20:	0800cc41 	.word	0x0800cc41
 800cc24:	0800cc49 	.word	0x0800cc49
 800cc28:	0800cc75 	.word	0x0800cc75
 800cc2c:	0800cc7d 	.word	0x0800cc7d
 800cc30:	2300      	movs	r3, #0
 800cc32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc36:	e14a      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc38:	2304      	movs	r3, #4
 800cc3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc3e:	e146      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc40:	2308      	movs	r3, #8
 800cc42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc46:	e142      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc48:	2310      	movs	r3, #16
 800cc4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc4e:	e13e      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc50:	cfff69f3 	.word	0xcfff69f3
 800cc54:	58000c00 	.word	0x58000c00
 800cc58:	11fff4ff 	.word	0x11fff4ff
 800cc5c:	40011000 	.word	0x40011000
 800cc60:	58024400 	.word	0x58024400
 800cc64:	40004400 	.word	0x40004400
 800cc68:	40004800 	.word	0x40004800
 800cc6c:	40004c00 	.word	0x40004c00
 800cc70:	40005000 	.word	0x40005000
 800cc74:	2320      	movs	r3, #32
 800cc76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc7a:	e128      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc7c:	2340      	movs	r3, #64	@ 0x40
 800cc7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc82:	e124      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc84:	2380      	movs	r3, #128	@ 0x80
 800cc86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cc8a:	e120      	b.n	800cece <UART_SetConfig+0x5a6>
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4acb      	ldr	r2, [pc, #812]	@ (800cfc0 <UART_SetConfig+0x698>)
 800cc92:	4293      	cmp	r3, r2
 800cc94:	d176      	bne.n	800cd84 <UART_SetConfig+0x45c>
 800cc96:	4bcb      	ldr	r3, [pc, #812]	@ (800cfc4 <UART_SetConfig+0x69c>)
 800cc98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cc9e:	2b28      	cmp	r3, #40	@ 0x28
 800cca0:	d86c      	bhi.n	800cd7c <UART_SetConfig+0x454>
 800cca2:	a201      	add	r2, pc, #4	@ (adr r2, 800cca8 <UART_SetConfig+0x380>)
 800cca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cca8:	0800cd4d 	.word	0x0800cd4d
 800ccac:	0800cd7d 	.word	0x0800cd7d
 800ccb0:	0800cd7d 	.word	0x0800cd7d
 800ccb4:	0800cd7d 	.word	0x0800cd7d
 800ccb8:	0800cd7d 	.word	0x0800cd7d
 800ccbc:	0800cd7d 	.word	0x0800cd7d
 800ccc0:	0800cd7d 	.word	0x0800cd7d
 800ccc4:	0800cd7d 	.word	0x0800cd7d
 800ccc8:	0800cd55 	.word	0x0800cd55
 800cccc:	0800cd7d 	.word	0x0800cd7d
 800ccd0:	0800cd7d 	.word	0x0800cd7d
 800ccd4:	0800cd7d 	.word	0x0800cd7d
 800ccd8:	0800cd7d 	.word	0x0800cd7d
 800ccdc:	0800cd7d 	.word	0x0800cd7d
 800cce0:	0800cd7d 	.word	0x0800cd7d
 800cce4:	0800cd7d 	.word	0x0800cd7d
 800cce8:	0800cd5d 	.word	0x0800cd5d
 800ccec:	0800cd7d 	.word	0x0800cd7d
 800ccf0:	0800cd7d 	.word	0x0800cd7d
 800ccf4:	0800cd7d 	.word	0x0800cd7d
 800ccf8:	0800cd7d 	.word	0x0800cd7d
 800ccfc:	0800cd7d 	.word	0x0800cd7d
 800cd00:	0800cd7d 	.word	0x0800cd7d
 800cd04:	0800cd7d 	.word	0x0800cd7d
 800cd08:	0800cd65 	.word	0x0800cd65
 800cd0c:	0800cd7d 	.word	0x0800cd7d
 800cd10:	0800cd7d 	.word	0x0800cd7d
 800cd14:	0800cd7d 	.word	0x0800cd7d
 800cd18:	0800cd7d 	.word	0x0800cd7d
 800cd1c:	0800cd7d 	.word	0x0800cd7d
 800cd20:	0800cd7d 	.word	0x0800cd7d
 800cd24:	0800cd7d 	.word	0x0800cd7d
 800cd28:	0800cd6d 	.word	0x0800cd6d
 800cd2c:	0800cd7d 	.word	0x0800cd7d
 800cd30:	0800cd7d 	.word	0x0800cd7d
 800cd34:	0800cd7d 	.word	0x0800cd7d
 800cd38:	0800cd7d 	.word	0x0800cd7d
 800cd3c:	0800cd7d 	.word	0x0800cd7d
 800cd40:	0800cd7d 	.word	0x0800cd7d
 800cd44:	0800cd7d 	.word	0x0800cd7d
 800cd48:	0800cd75 	.word	0x0800cd75
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd52:	e0bc      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd54:	2304      	movs	r3, #4
 800cd56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd5a:	e0b8      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd5c:	2308      	movs	r3, #8
 800cd5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd62:	e0b4      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd64:	2310      	movs	r3, #16
 800cd66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd6a:	e0b0      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd6c:	2320      	movs	r3, #32
 800cd6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd72:	e0ac      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd74:	2340      	movs	r3, #64	@ 0x40
 800cd76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd7a:	e0a8      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd7c:	2380      	movs	r3, #128	@ 0x80
 800cd7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cd82:	e0a4      	b.n	800cece <UART_SetConfig+0x5a6>
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4a8f      	ldr	r2, [pc, #572]	@ (800cfc8 <UART_SetConfig+0x6a0>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d130      	bne.n	800cdf0 <UART_SetConfig+0x4c8>
 800cd8e:	4b8d      	ldr	r3, [pc, #564]	@ (800cfc4 <UART_SetConfig+0x69c>)
 800cd90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd92:	f003 0307 	and.w	r3, r3, #7
 800cd96:	2b05      	cmp	r3, #5
 800cd98:	d826      	bhi.n	800cde8 <UART_SetConfig+0x4c0>
 800cd9a:	a201      	add	r2, pc, #4	@ (adr r2, 800cda0 <UART_SetConfig+0x478>)
 800cd9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cda0:	0800cdb9 	.word	0x0800cdb9
 800cda4:	0800cdc1 	.word	0x0800cdc1
 800cda8:	0800cdc9 	.word	0x0800cdc9
 800cdac:	0800cdd1 	.word	0x0800cdd1
 800cdb0:	0800cdd9 	.word	0x0800cdd9
 800cdb4:	0800cde1 	.word	0x0800cde1
 800cdb8:	2300      	movs	r3, #0
 800cdba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdbe:	e086      	b.n	800cece <UART_SetConfig+0x5a6>
 800cdc0:	2304      	movs	r3, #4
 800cdc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdc6:	e082      	b.n	800cece <UART_SetConfig+0x5a6>
 800cdc8:	2308      	movs	r3, #8
 800cdca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdce:	e07e      	b.n	800cece <UART_SetConfig+0x5a6>
 800cdd0:	2310      	movs	r3, #16
 800cdd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdd6:	e07a      	b.n	800cece <UART_SetConfig+0x5a6>
 800cdd8:	2320      	movs	r3, #32
 800cdda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdde:	e076      	b.n	800cece <UART_SetConfig+0x5a6>
 800cde0:	2340      	movs	r3, #64	@ 0x40
 800cde2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cde6:	e072      	b.n	800cece <UART_SetConfig+0x5a6>
 800cde8:	2380      	movs	r3, #128	@ 0x80
 800cdea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdee:	e06e      	b.n	800cece <UART_SetConfig+0x5a6>
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	4a75      	ldr	r2, [pc, #468]	@ (800cfcc <UART_SetConfig+0x6a4>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d130      	bne.n	800ce5c <UART_SetConfig+0x534>
 800cdfa:	4b72      	ldr	r3, [pc, #456]	@ (800cfc4 <UART_SetConfig+0x69c>)
 800cdfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdfe:	f003 0307 	and.w	r3, r3, #7
 800ce02:	2b05      	cmp	r3, #5
 800ce04:	d826      	bhi.n	800ce54 <UART_SetConfig+0x52c>
 800ce06:	a201      	add	r2, pc, #4	@ (adr r2, 800ce0c <UART_SetConfig+0x4e4>)
 800ce08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce0c:	0800ce25 	.word	0x0800ce25
 800ce10:	0800ce2d 	.word	0x0800ce2d
 800ce14:	0800ce35 	.word	0x0800ce35
 800ce18:	0800ce3d 	.word	0x0800ce3d
 800ce1c:	0800ce45 	.word	0x0800ce45
 800ce20:	0800ce4d 	.word	0x0800ce4d
 800ce24:	2300      	movs	r3, #0
 800ce26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce2a:	e050      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce2c:	2304      	movs	r3, #4
 800ce2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce32:	e04c      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce34:	2308      	movs	r3, #8
 800ce36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce3a:	e048      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce3c:	2310      	movs	r3, #16
 800ce3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce42:	e044      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce44:	2320      	movs	r3, #32
 800ce46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce4a:	e040      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce4c:	2340      	movs	r3, #64	@ 0x40
 800ce4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce52:	e03c      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce54:	2380      	movs	r3, #128	@ 0x80
 800ce56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce5a:	e038      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce5c:	697b      	ldr	r3, [r7, #20]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	4a5b      	ldr	r2, [pc, #364]	@ (800cfd0 <UART_SetConfig+0x6a8>)
 800ce62:	4293      	cmp	r3, r2
 800ce64:	d130      	bne.n	800cec8 <UART_SetConfig+0x5a0>
 800ce66:	4b57      	ldr	r3, [pc, #348]	@ (800cfc4 <UART_SetConfig+0x69c>)
 800ce68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce6a:	f003 0307 	and.w	r3, r3, #7
 800ce6e:	2b05      	cmp	r3, #5
 800ce70:	d826      	bhi.n	800cec0 <UART_SetConfig+0x598>
 800ce72:	a201      	add	r2, pc, #4	@ (adr r2, 800ce78 <UART_SetConfig+0x550>)
 800ce74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce78:	0800ce91 	.word	0x0800ce91
 800ce7c:	0800ce99 	.word	0x0800ce99
 800ce80:	0800cea1 	.word	0x0800cea1
 800ce84:	0800cea9 	.word	0x0800cea9
 800ce88:	0800ceb1 	.word	0x0800ceb1
 800ce8c:	0800ceb9 	.word	0x0800ceb9
 800ce90:	2302      	movs	r3, #2
 800ce92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce96:	e01a      	b.n	800cece <UART_SetConfig+0x5a6>
 800ce98:	2304      	movs	r3, #4
 800ce9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce9e:	e016      	b.n	800cece <UART_SetConfig+0x5a6>
 800cea0:	2308      	movs	r3, #8
 800cea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cea6:	e012      	b.n	800cece <UART_SetConfig+0x5a6>
 800cea8:	2310      	movs	r3, #16
 800ceaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceae:	e00e      	b.n	800cece <UART_SetConfig+0x5a6>
 800ceb0:	2320      	movs	r3, #32
 800ceb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceb6:	e00a      	b.n	800cece <UART_SetConfig+0x5a6>
 800ceb8:	2340      	movs	r3, #64	@ 0x40
 800ceba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cebe:	e006      	b.n	800cece <UART_SetConfig+0x5a6>
 800cec0:	2380      	movs	r3, #128	@ 0x80
 800cec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cec6:	e002      	b.n	800cece <UART_SetConfig+0x5a6>
 800cec8:	2380      	movs	r3, #128	@ 0x80
 800ceca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cece:	697b      	ldr	r3, [r7, #20]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	4a3f      	ldr	r2, [pc, #252]	@ (800cfd0 <UART_SetConfig+0x6a8>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	f040 80f8 	bne.w	800d0ca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ceda:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cede:	2b20      	cmp	r3, #32
 800cee0:	dc46      	bgt.n	800cf70 <UART_SetConfig+0x648>
 800cee2:	2b02      	cmp	r3, #2
 800cee4:	f2c0 8082 	blt.w	800cfec <UART_SetConfig+0x6c4>
 800cee8:	3b02      	subs	r3, #2
 800ceea:	2b1e      	cmp	r3, #30
 800ceec:	d87e      	bhi.n	800cfec <UART_SetConfig+0x6c4>
 800ceee:	a201      	add	r2, pc, #4	@ (adr r2, 800cef4 <UART_SetConfig+0x5cc>)
 800cef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cef4:	0800cf77 	.word	0x0800cf77
 800cef8:	0800cfed 	.word	0x0800cfed
 800cefc:	0800cf7f 	.word	0x0800cf7f
 800cf00:	0800cfed 	.word	0x0800cfed
 800cf04:	0800cfed 	.word	0x0800cfed
 800cf08:	0800cfed 	.word	0x0800cfed
 800cf0c:	0800cf8f 	.word	0x0800cf8f
 800cf10:	0800cfed 	.word	0x0800cfed
 800cf14:	0800cfed 	.word	0x0800cfed
 800cf18:	0800cfed 	.word	0x0800cfed
 800cf1c:	0800cfed 	.word	0x0800cfed
 800cf20:	0800cfed 	.word	0x0800cfed
 800cf24:	0800cfed 	.word	0x0800cfed
 800cf28:	0800cfed 	.word	0x0800cfed
 800cf2c:	0800cf9f 	.word	0x0800cf9f
 800cf30:	0800cfed 	.word	0x0800cfed
 800cf34:	0800cfed 	.word	0x0800cfed
 800cf38:	0800cfed 	.word	0x0800cfed
 800cf3c:	0800cfed 	.word	0x0800cfed
 800cf40:	0800cfed 	.word	0x0800cfed
 800cf44:	0800cfed 	.word	0x0800cfed
 800cf48:	0800cfed 	.word	0x0800cfed
 800cf4c:	0800cfed 	.word	0x0800cfed
 800cf50:	0800cfed 	.word	0x0800cfed
 800cf54:	0800cfed 	.word	0x0800cfed
 800cf58:	0800cfed 	.word	0x0800cfed
 800cf5c:	0800cfed 	.word	0x0800cfed
 800cf60:	0800cfed 	.word	0x0800cfed
 800cf64:	0800cfed 	.word	0x0800cfed
 800cf68:	0800cfed 	.word	0x0800cfed
 800cf6c:	0800cfdf 	.word	0x0800cfdf
 800cf70:	2b40      	cmp	r3, #64	@ 0x40
 800cf72:	d037      	beq.n	800cfe4 <UART_SetConfig+0x6bc>
 800cf74:	e03a      	b.n	800cfec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800cf76:	f7fd fedf 	bl	800ad38 <HAL_RCCEx_GetD3PCLK1Freq>
 800cf7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cf7c:	e03c      	b.n	800cff8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf82:	4618      	mov	r0, r3
 800cf84:	f7fd feee 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cf88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf8c:	e034      	b.n	800cff8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf8e:	f107 0318 	add.w	r3, r7, #24
 800cf92:	4618      	mov	r0, r3
 800cf94:	f7fe f83a 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cf98:	69fb      	ldr	r3, [r7, #28]
 800cf9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf9c:	e02c      	b.n	800cff8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cf9e:	4b09      	ldr	r3, [pc, #36]	@ (800cfc4 <UART_SetConfig+0x69c>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f003 0320 	and.w	r3, r3, #32
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d016      	beq.n	800cfd8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cfaa:	4b06      	ldr	r3, [pc, #24]	@ (800cfc4 <UART_SetConfig+0x69c>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	08db      	lsrs	r3, r3, #3
 800cfb0:	f003 0303 	and.w	r3, r3, #3
 800cfb4:	4a07      	ldr	r2, [pc, #28]	@ (800cfd4 <UART_SetConfig+0x6ac>)
 800cfb6:	fa22 f303 	lsr.w	r3, r2, r3
 800cfba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cfbc:	e01c      	b.n	800cff8 <UART_SetConfig+0x6d0>
 800cfbe:	bf00      	nop
 800cfc0:	40011400 	.word	0x40011400
 800cfc4:	58024400 	.word	0x58024400
 800cfc8:	40007800 	.word	0x40007800
 800cfcc:	40007c00 	.word	0x40007c00
 800cfd0:	58000c00 	.word	0x58000c00
 800cfd4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800cfd8:	4b9d      	ldr	r3, [pc, #628]	@ (800d250 <UART_SetConfig+0x928>)
 800cfda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfdc:	e00c      	b.n	800cff8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cfde:	4b9d      	ldr	r3, [pc, #628]	@ (800d254 <UART_SetConfig+0x92c>)
 800cfe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfe2:	e009      	b.n	800cff8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cfe4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cfe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfea:	e005      	b.n	800cff8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800cfec:	2300      	movs	r3, #0
 800cfee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800cff0:	2301      	movs	r3, #1
 800cff2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800cff6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cff8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	f000 81de 	beq.w	800d3bc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d004:	4a94      	ldr	r2, [pc, #592]	@ (800d258 <UART_SetConfig+0x930>)
 800d006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d00a:	461a      	mov	r2, r3
 800d00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d00e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d012:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d014:	697b      	ldr	r3, [r7, #20]
 800d016:	685a      	ldr	r2, [r3, #4]
 800d018:	4613      	mov	r3, r2
 800d01a:	005b      	lsls	r3, r3, #1
 800d01c:	4413      	add	r3, r2
 800d01e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d020:	429a      	cmp	r2, r3
 800d022:	d305      	bcc.n	800d030 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d024:	697b      	ldr	r3, [r7, #20]
 800d026:	685b      	ldr	r3, [r3, #4]
 800d028:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d02a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d02c:	429a      	cmp	r2, r3
 800d02e:	d903      	bls.n	800d038 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800d030:	2301      	movs	r3, #1
 800d032:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d036:	e1c1      	b.n	800d3bc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d03a:	2200      	movs	r2, #0
 800d03c:	60bb      	str	r3, [r7, #8]
 800d03e:	60fa      	str	r2, [r7, #12]
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d044:	4a84      	ldr	r2, [pc, #528]	@ (800d258 <UART_SetConfig+0x930>)
 800d046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	2200      	movs	r2, #0
 800d04e:	603b      	str	r3, [r7, #0]
 800d050:	607a      	str	r2, [r7, #4]
 800d052:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d056:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d05a:	f7f3 f999 	bl	8000390 <__aeabi_uldivmod>
 800d05e:	4602      	mov	r2, r0
 800d060:	460b      	mov	r3, r1
 800d062:	4610      	mov	r0, r2
 800d064:	4619      	mov	r1, r3
 800d066:	f04f 0200 	mov.w	r2, #0
 800d06a:	f04f 0300 	mov.w	r3, #0
 800d06e:	020b      	lsls	r3, r1, #8
 800d070:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d074:	0202      	lsls	r2, r0, #8
 800d076:	6979      	ldr	r1, [r7, #20]
 800d078:	6849      	ldr	r1, [r1, #4]
 800d07a:	0849      	lsrs	r1, r1, #1
 800d07c:	2000      	movs	r0, #0
 800d07e:	460c      	mov	r4, r1
 800d080:	4605      	mov	r5, r0
 800d082:	eb12 0804 	adds.w	r8, r2, r4
 800d086:	eb43 0905 	adc.w	r9, r3, r5
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	685b      	ldr	r3, [r3, #4]
 800d08e:	2200      	movs	r2, #0
 800d090:	469a      	mov	sl, r3
 800d092:	4693      	mov	fp, r2
 800d094:	4652      	mov	r2, sl
 800d096:	465b      	mov	r3, fp
 800d098:	4640      	mov	r0, r8
 800d09a:	4649      	mov	r1, r9
 800d09c:	f7f3 f978 	bl	8000390 <__aeabi_uldivmod>
 800d0a0:	4602      	mov	r2, r0
 800d0a2:	460b      	mov	r3, r1
 800d0a4:	4613      	mov	r3, r2
 800d0a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d0ae:	d308      	bcc.n	800d0c2 <UART_SetConfig+0x79a>
 800d0b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d0b6:	d204      	bcs.n	800d0c2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0be:	60da      	str	r2, [r3, #12]
 800d0c0:	e17c      	b.n	800d3bc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d0c8:	e178      	b.n	800d3bc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d0ca:	697b      	ldr	r3, [r7, #20]
 800d0cc:	69db      	ldr	r3, [r3, #28]
 800d0ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d0d2:	f040 80c5 	bne.w	800d260 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800d0d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d0da:	2b20      	cmp	r3, #32
 800d0dc:	dc48      	bgt.n	800d170 <UART_SetConfig+0x848>
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	db7b      	blt.n	800d1da <UART_SetConfig+0x8b2>
 800d0e2:	2b20      	cmp	r3, #32
 800d0e4:	d879      	bhi.n	800d1da <UART_SetConfig+0x8b2>
 800d0e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d0ec <UART_SetConfig+0x7c4>)
 800d0e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ec:	0800d177 	.word	0x0800d177
 800d0f0:	0800d17f 	.word	0x0800d17f
 800d0f4:	0800d1db 	.word	0x0800d1db
 800d0f8:	0800d1db 	.word	0x0800d1db
 800d0fc:	0800d187 	.word	0x0800d187
 800d100:	0800d1db 	.word	0x0800d1db
 800d104:	0800d1db 	.word	0x0800d1db
 800d108:	0800d1db 	.word	0x0800d1db
 800d10c:	0800d197 	.word	0x0800d197
 800d110:	0800d1db 	.word	0x0800d1db
 800d114:	0800d1db 	.word	0x0800d1db
 800d118:	0800d1db 	.word	0x0800d1db
 800d11c:	0800d1db 	.word	0x0800d1db
 800d120:	0800d1db 	.word	0x0800d1db
 800d124:	0800d1db 	.word	0x0800d1db
 800d128:	0800d1db 	.word	0x0800d1db
 800d12c:	0800d1a7 	.word	0x0800d1a7
 800d130:	0800d1db 	.word	0x0800d1db
 800d134:	0800d1db 	.word	0x0800d1db
 800d138:	0800d1db 	.word	0x0800d1db
 800d13c:	0800d1db 	.word	0x0800d1db
 800d140:	0800d1db 	.word	0x0800d1db
 800d144:	0800d1db 	.word	0x0800d1db
 800d148:	0800d1db 	.word	0x0800d1db
 800d14c:	0800d1db 	.word	0x0800d1db
 800d150:	0800d1db 	.word	0x0800d1db
 800d154:	0800d1db 	.word	0x0800d1db
 800d158:	0800d1db 	.word	0x0800d1db
 800d15c:	0800d1db 	.word	0x0800d1db
 800d160:	0800d1db 	.word	0x0800d1db
 800d164:	0800d1db 	.word	0x0800d1db
 800d168:	0800d1db 	.word	0x0800d1db
 800d16c:	0800d1cd 	.word	0x0800d1cd
 800d170:	2b40      	cmp	r3, #64	@ 0x40
 800d172:	d02e      	beq.n	800d1d2 <UART_SetConfig+0x8aa>
 800d174:	e031      	b.n	800d1da <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d176:	f7fb fe29 	bl	8008dcc <HAL_RCC_GetPCLK1Freq>
 800d17a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d17c:	e033      	b.n	800d1e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d17e:	f7fb fe3b 	bl	8008df8 <HAL_RCC_GetPCLK2Freq>
 800d182:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d184:	e02f      	b.n	800d1e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d186:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d18a:	4618      	mov	r0, r3
 800d18c:	f7fd fdea 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d194:	e027      	b.n	800d1e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d196:	f107 0318 	add.w	r3, r7, #24
 800d19a:	4618      	mov	r0, r3
 800d19c:	f7fd ff36 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d1a0:	69fb      	ldr	r3, [r7, #28]
 800d1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1a4:	e01f      	b.n	800d1e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1a6:	4b2d      	ldr	r3, [pc, #180]	@ (800d25c <UART_SetConfig+0x934>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f003 0320 	and.w	r3, r3, #32
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d009      	beq.n	800d1c6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d1b2:	4b2a      	ldr	r3, [pc, #168]	@ (800d25c <UART_SetConfig+0x934>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	08db      	lsrs	r3, r3, #3
 800d1b8:	f003 0303 	and.w	r3, r3, #3
 800d1bc:	4a24      	ldr	r2, [pc, #144]	@ (800d250 <UART_SetConfig+0x928>)
 800d1be:	fa22 f303 	lsr.w	r3, r2, r3
 800d1c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d1c4:	e00f      	b.n	800d1e6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d1c6:	4b22      	ldr	r3, [pc, #136]	@ (800d250 <UART_SetConfig+0x928>)
 800d1c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1ca:	e00c      	b.n	800d1e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d1cc:	4b21      	ldr	r3, [pc, #132]	@ (800d254 <UART_SetConfig+0x92c>)
 800d1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1d0:	e009      	b.n	800d1e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d1d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1d8:	e005      	b.n	800d1e6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d1de:	2301      	movs	r3, #1
 800d1e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d1e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d1e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	f000 80e7 	beq.w	800d3bc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1f2:	4a19      	ldr	r2, [pc, #100]	@ (800d258 <UART_SetConfig+0x930>)
 800d1f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800d200:	005a      	lsls	r2, r3, #1
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	085b      	lsrs	r3, r3, #1
 800d208:	441a      	add	r2, r3
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d212:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d216:	2b0f      	cmp	r3, #15
 800d218:	d916      	bls.n	800d248 <UART_SetConfig+0x920>
 800d21a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d21c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d220:	d212      	bcs.n	800d248 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d224:	b29b      	uxth	r3, r3
 800d226:	f023 030f 	bic.w	r3, r3, #15
 800d22a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22e:	085b      	lsrs	r3, r3, #1
 800d230:	b29b      	uxth	r3, r3
 800d232:	f003 0307 	and.w	r3, r3, #7
 800d236:	b29a      	uxth	r2, r3
 800d238:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d23a:	4313      	orrs	r3, r2
 800d23c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d244:	60da      	str	r2, [r3, #12]
 800d246:	e0b9      	b.n	800d3bc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d248:	2301      	movs	r3, #1
 800d24a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d24e:	e0b5      	b.n	800d3bc <UART_SetConfig+0xa94>
 800d250:	03d09000 	.word	0x03d09000
 800d254:	003d0900 	.word	0x003d0900
 800d258:	08017694 	.word	0x08017694
 800d25c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d260:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d264:	2b20      	cmp	r3, #32
 800d266:	dc49      	bgt.n	800d2fc <UART_SetConfig+0x9d4>
 800d268:	2b00      	cmp	r3, #0
 800d26a:	db7c      	blt.n	800d366 <UART_SetConfig+0xa3e>
 800d26c:	2b20      	cmp	r3, #32
 800d26e:	d87a      	bhi.n	800d366 <UART_SetConfig+0xa3e>
 800d270:	a201      	add	r2, pc, #4	@ (adr r2, 800d278 <UART_SetConfig+0x950>)
 800d272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d276:	bf00      	nop
 800d278:	0800d303 	.word	0x0800d303
 800d27c:	0800d30b 	.word	0x0800d30b
 800d280:	0800d367 	.word	0x0800d367
 800d284:	0800d367 	.word	0x0800d367
 800d288:	0800d313 	.word	0x0800d313
 800d28c:	0800d367 	.word	0x0800d367
 800d290:	0800d367 	.word	0x0800d367
 800d294:	0800d367 	.word	0x0800d367
 800d298:	0800d323 	.word	0x0800d323
 800d29c:	0800d367 	.word	0x0800d367
 800d2a0:	0800d367 	.word	0x0800d367
 800d2a4:	0800d367 	.word	0x0800d367
 800d2a8:	0800d367 	.word	0x0800d367
 800d2ac:	0800d367 	.word	0x0800d367
 800d2b0:	0800d367 	.word	0x0800d367
 800d2b4:	0800d367 	.word	0x0800d367
 800d2b8:	0800d333 	.word	0x0800d333
 800d2bc:	0800d367 	.word	0x0800d367
 800d2c0:	0800d367 	.word	0x0800d367
 800d2c4:	0800d367 	.word	0x0800d367
 800d2c8:	0800d367 	.word	0x0800d367
 800d2cc:	0800d367 	.word	0x0800d367
 800d2d0:	0800d367 	.word	0x0800d367
 800d2d4:	0800d367 	.word	0x0800d367
 800d2d8:	0800d367 	.word	0x0800d367
 800d2dc:	0800d367 	.word	0x0800d367
 800d2e0:	0800d367 	.word	0x0800d367
 800d2e4:	0800d367 	.word	0x0800d367
 800d2e8:	0800d367 	.word	0x0800d367
 800d2ec:	0800d367 	.word	0x0800d367
 800d2f0:	0800d367 	.word	0x0800d367
 800d2f4:	0800d367 	.word	0x0800d367
 800d2f8:	0800d359 	.word	0x0800d359
 800d2fc:	2b40      	cmp	r3, #64	@ 0x40
 800d2fe:	d02e      	beq.n	800d35e <UART_SetConfig+0xa36>
 800d300:	e031      	b.n	800d366 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d302:	f7fb fd63 	bl	8008dcc <HAL_RCC_GetPCLK1Freq>
 800d306:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d308:	e033      	b.n	800d372 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d30a:	f7fb fd75 	bl	8008df8 <HAL_RCC_GetPCLK2Freq>
 800d30e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d310:	e02f      	b.n	800d372 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d316:	4618      	mov	r0, r3
 800d318:	f7fd fd24 	bl	800ad64 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d320:	e027      	b.n	800d372 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d322:	f107 0318 	add.w	r3, r7, #24
 800d326:	4618      	mov	r0, r3
 800d328:	f7fd fe70 	bl	800b00c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d32c:	69fb      	ldr	r3, [r7, #28]
 800d32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d330:	e01f      	b.n	800d372 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d332:	4b2d      	ldr	r3, [pc, #180]	@ (800d3e8 <UART_SetConfig+0xac0>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	f003 0320 	and.w	r3, r3, #32
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d009      	beq.n	800d352 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d33e:	4b2a      	ldr	r3, [pc, #168]	@ (800d3e8 <UART_SetConfig+0xac0>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	08db      	lsrs	r3, r3, #3
 800d344:	f003 0303 	and.w	r3, r3, #3
 800d348:	4a28      	ldr	r2, [pc, #160]	@ (800d3ec <UART_SetConfig+0xac4>)
 800d34a:	fa22 f303 	lsr.w	r3, r2, r3
 800d34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d350:	e00f      	b.n	800d372 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800d352:	4b26      	ldr	r3, [pc, #152]	@ (800d3ec <UART_SetConfig+0xac4>)
 800d354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d356:	e00c      	b.n	800d372 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d358:	4b25      	ldr	r3, [pc, #148]	@ (800d3f0 <UART_SetConfig+0xac8>)
 800d35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d35c:	e009      	b.n	800d372 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d35e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d364:	e005      	b.n	800d372 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800d366:	2300      	movs	r3, #0
 800d368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d36a:	2301      	movs	r3, #1
 800d36c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d370:	bf00      	nop
    }

    if (pclk != 0U)
 800d372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d374:	2b00      	cmp	r3, #0
 800d376:	d021      	beq.n	800d3bc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d37c:	4a1d      	ldr	r2, [pc, #116]	@ (800d3f4 <UART_SetConfig+0xacc>)
 800d37e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d382:	461a      	mov	r2, r3
 800d384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d386:	fbb3 f2f2 	udiv	r2, r3, r2
 800d38a:	697b      	ldr	r3, [r7, #20]
 800d38c:	685b      	ldr	r3, [r3, #4]
 800d38e:	085b      	lsrs	r3, r3, #1
 800d390:	441a      	add	r2, r3
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	685b      	ldr	r3, [r3, #4]
 800d396:	fbb2 f3f3 	udiv	r3, r2, r3
 800d39a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d39e:	2b0f      	cmp	r3, #15
 800d3a0:	d909      	bls.n	800d3b6 <UART_SetConfig+0xa8e>
 800d3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3a8:	d205      	bcs.n	800d3b6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ac:	b29a      	uxth	r2, r3
 800d3ae:	697b      	ldr	r3, [r7, #20]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	60da      	str	r2, [r3, #12]
 800d3b4:	e002      	b.n	800d3bc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d3bc:	697b      	ldr	r3, [r7, #20]
 800d3be:	2201      	movs	r2, #1
 800d3c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d3c4:	697b      	ldr	r3, [r7, #20]
 800d3c6:	2201      	movs	r2, #1
 800d3c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d3d8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3748      	adds	r7, #72	@ 0x48
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d3e6:	bf00      	nop
 800d3e8:	58024400 	.word	0x58024400
 800d3ec:	03d09000 	.word	0x03d09000
 800d3f0:	003d0900 	.word	0x003d0900
 800d3f4:	08017694 	.word	0x08017694

0800d3f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b083      	sub	sp, #12
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d404:	f003 0308 	and.w	r3, r3, #8
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d00a      	beq.n	800d422 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	430a      	orrs	r2, r1
 800d420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d426:	f003 0301 	and.w	r3, r3, #1
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d00a      	beq.n	800d444 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	430a      	orrs	r2, r1
 800d442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d448:	f003 0302 	and.w	r3, r3, #2
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d00a      	beq.n	800d466 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	430a      	orrs	r2, r1
 800d464:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d46a:	f003 0304 	and.w	r3, r3, #4
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d00a      	beq.n	800d488 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	430a      	orrs	r2, r1
 800d486:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d48c:	f003 0310 	and.w	r3, r3, #16
 800d490:	2b00      	cmp	r3, #0
 800d492:	d00a      	beq.n	800d4aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	689b      	ldr	r3, [r3, #8]
 800d49a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	430a      	orrs	r2, r1
 800d4a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4ae:	f003 0320 	and.w	r3, r3, #32
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d00a      	beq.n	800d4cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	689b      	ldr	r3, [r3, #8]
 800d4bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	430a      	orrs	r2, r1
 800d4ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d01a      	beq.n	800d50e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	685b      	ldr	r3, [r3, #4]
 800d4de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	430a      	orrs	r2, r1
 800d4ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4f6:	d10a      	bne.n	800d50e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	685b      	ldr	r3, [r3, #4]
 800d4fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	430a      	orrs	r2, r1
 800d50c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d516:	2b00      	cmp	r3, #0
 800d518:	d00a      	beq.n	800d530 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	430a      	orrs	r2, r1
 800d52e:	605a      	str	r2, [r3, #4]
  }
}
 800d530:	bf00      	nop
 800d532:	370c      	adds	r7, #12
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr

0800d53c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b098      	sub	sp, #96	@ 0x60
 800d540:	af02      	add	r7, sp, #8
 800d542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2200      	movs	r2, #0
 800d548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d54c:	f7f3 f93c 	bl	80007c8 <HAL_GetTick>
 800d550:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f003 0308 	and.w	r3, r3, #8
 800d55c:	2b08      	cmp	r3, #8
 800d55e:	d12f      	bne.n	800d5c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d560:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d564:	9300      	str	r3, [sp, #0]
 800d566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d568:	2200      	movs	r2, #0
 800d56a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d56e:	6878      	ldr	r0, [r7, #4]
 800d570:	f000 f88e 	bl	800d690 <UART_WaitOnFlagUntilTimeout>
 800d574:	4603      	mov	r3, r0
 800d576:	2b00      	cmp	r3, #0
 800d578:	d022      	beq.n	800d5c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d582:	e853 3f00 	ldrex	r3, [r3]
 800d586:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d58a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d58e:	653b      	str	r3, [r7, #80]	@ 0x50
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	461a      	mov	r2, r3
 800d596:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d598:	647b      	str	r3, [r7, #68]	@ 0x44
 800d59a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d59c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d59e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d5a0:	e841 2300 	strex	r3, r2, [r1]
 800d5a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d5a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d1e6      	bne.n	800d57a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2220      	movs	r2, #32
 800d5b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d5bc:	2303      	movs	r3, #3
 800d5be:	e063      	b.n	800d688 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	f003 0304 	and.w	r3, r3, #4
 800d5ca:	2b04      	cmp	r3, #4
 800d5cc:	d149      	bne.n	800d662 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d5ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d5d2:	9300      	str	r3, [sp, #0]
 800d5d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f000 f857 	bl	800d690 <UART_WaitOnFlagUntilTimeout>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d03c      	beq.n	800d662 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f0:	e853 3f00 	ldrex	r3, [r3]
 800d5f4:	623b      	str	r3, [r7, #32]
   return(result);
 800d5f6:	6a3b      	ldr	r3, [r7, #32]
 800d5f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	461a      	mov	r2, r3
 800d604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d606:	633b      	str	r3, [r7, #48]	@ 0x30
 800d608:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d60a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d60c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d60e:	e841 2300 	strex	r3, r2, [r1]
 800d612:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d616:	2b00      	cmp	r3, #0
 800d618:	d1e6      	bne.n	800d5e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	3308      	adds	r3, #8
 800d620:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	e853 3f00 	ldrex	r3, [r3]
 800d628:	60fb      	str	r3, [r7, #12]
   return(result);
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	f023 0301 	bic.w	r3, r3, #1
 800d630:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	3308      	adds	r3, #8
 800d638:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d63a:	61fa      	str	r2, [r7, #28]
 800d63c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d63e:	69b9      	ldr	r1, [r7, #24]
 800d640:	69fa      	ldr	r2, [r7, #28]
 800d642:	e841 2300 	strex	r3, r2, [r1]
 800d646:	617b      	str	r3, [r7, #20]
   return(result);
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d1e5      	bne.n	800d61a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2220      	movs	r2, #32
 800d652:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2200      	movs	r2, #0
 800d65a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d65e:	2303      	movs	r3, #3
 800d660:	e012      	b.n	800d688 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2220      	movs	r2, #32
 800d666:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2220      	movs	r2, #32
 800d66e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	2200      	movs	r2, #0
 800d676:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2200      	movs	r2, #0
 800d67c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2200      	movs	r2, #0
 800d682:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d686:	2300      	movs	r3, #0
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3758      	adds	r7, #88	@ 0x58
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}

0800d690 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b084      	sub	sp, #16
 800d694:	af00      	add	r7, sp, #0
 800d696:	60f8      	str	r0, [r7, #12]
 800d698:	60b9      	str	r1, [r7, #8]
 800d69a:	603b      	str	r3, [r7, #0]
 800d69c:	4613      	mov	r3, r2
 800d69e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d6a0:	e04f      	b.n	800d742 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d6a2:	69bb      	ldr	r3, [r7, #24]
 800d6a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6a8:	d04b      	beq.n	800d742 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d6aa:	f7f3 f88d 	bl	80007c8 <HAL_GetTick>
 800d6ae:	4602      	mov	r2, r0
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	1ad3      	subs	r3, r2, r3
 800d6b4:	69ba      	ldr	r2, [r7, #24]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	d302      	bcc.n	800d6c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800d6ba:	69bb      	ldr	r3, [r7, #24]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d101      	bne.n	800d6c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d6c0:	2303      	movs	r3, #3
 800d6c2:	e04e      	b.n	800d762 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	f003 0304 	and.w	r3, r3, #4
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d037      	beq.n	800d742 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	2b80      	cmp	r3, #128	@ 0x80
 800d6d6:	d034      	beq.n	800d742 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	2b40      	cmp	r3, #64	@ 0x40
 800d6dc:	d031      	beq.n	800d742 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	69db      	ldr	r3, [r3, #28]
 800d6e4:	f003 0308 	and.w	r3, r3, #8
 800d6e8:	2b08      	cmp	r3, #8
 800d6ea:	d110      	bne.n	800d70e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	2208      	movs	r2, #8
 800d6f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6f4:	68f8      	ldr	r0, [r7, #12]
 800d6f6:	f000 f839 	bl	800d76c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2208      	movs	r2, #8
 800d6fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	2200      	movs	r2, #0
 800d706:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d70a:	2301      	movs	r3, #1
 800d70c:	e029      	b.n	800d762 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	69db      	ldr	r3, [r3, #28]
 800d714:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d718:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d71c:	d111      	bne.n	800d742 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d726:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d728:	68f8      	ldr	r0, [r7, #12]
 800d72a:	f000 f81f 	bl	800d76c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	2220      	movs	r2, #32
 800d732:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	2200      	movs	r2, #0
 800d73a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d73e:	2303      	movs	r3, #3
 800d740:	e00f      	b.n	800d762 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	69da      	ldr	r2, [r3, #28]
 800d748:	68bb      	ldr	r3, [r7, #8]
 800d74a:	4013      	ands	r3, r2
 800d74c:	68ba      	ldr	r2, [r7, #8]
 800d74e:	429a      	cmp	r2, r3
 800d750:	bf0c      	ite	eq
 800d752:	2301      	moveq	r3, #1
 800d754:	2300      	movne	r3, #0
 800d756:	b2db      	uxtb	r3, r3
 800d758:	461a      	mov	r2, r3
 800d75a:	79fb      	ldrb	r3, [r7, #7]
 800d75c:	429a      	cmp	r2, r3
 800d75e:	d0a0      	beq.n	800d6a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d760:	2300      	movs	r3, #0
}
 800d762:	4618      	mov	r0, r3
 800d764:	3710      	adds	r7, #16
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}
	...

0800d76c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b095      	sub	sp, #84	@ 0x54
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d77c:	e853 3f00 	ldrex	r3, [r3]
 800d780:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d784:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d788:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	461a      	mov	r2, r3
 800d790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d792:	643b      	str	r3, [r7, #64]	@ 0x40
 800d794:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d796:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d798:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d79a:	e841 2300 	strex	r3, r2, [r1]
 800d79e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d1e6      	bne.n	800d774 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	3308      	adds	r3, #8
 800d7ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7ae:	6a3b      	ldr	r3, [r7, #32]
 800d7b0:	e853 3f00 	ldrex	r3, [r3]
 800d7b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d7b6:	69fa      	ldr	r2, [r7, #28]
 800d7b8:	4b1e      	ldr	r3, [pc, #120]	@ (800d834 <UART_EndRxTransfer+0xc8>)
 800d7ba:	4013      	ands	r3, r2
 800d7bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	3308      	adds	r3, #8
 800d7c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d7c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d7c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d7cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d7ce:	e841 2300 	strex	r3, r2, [r1]
 800d7d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d1e5      	bne.n	800d7a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d118      	bne.n	800d814 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	e853 3f00 	ldrex	r3, [r3]
 800d7ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	f023 0310 	bic.w	r3, r3, #16
 800d7f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d800:	61bb      	str	r3, [r7, #24]
 800d802:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d804:	6979      	ldr	r1, [r7, #20]
 800d806:	69ba      	ldr	r2, [r7, #24]
 800d808:	e841 2300 	strex	r3, r2, [r1]
 800d80c:	613b      	str	r3, [r7, #16]
   return(result);
 800d80e:	693b      	ldr	r3, [r7, #16]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d1e6      	bne.n	800d7e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	2220      	movs	r2, #32
 800d818:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2200      	movs	r2, #0
 800d820:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2200      	movs	r2, #0
 800d826:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d828:	bf00      	nop
 800d82a:	3754      	adds	r7, #84	@ 0x54
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr
 800d834:	effffffe 	.word	0xeffffffe

0800d838 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d838:	b480      	push	{r7}
 800d83a:	b085      	sub	sp, #20
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d846:	2b01      	cmp	r3, #1
 800d848:	d101      	bne.n	800d84e <HAL_UARTEx_DisableFifoMode+0x16>
 800d84a:	2302      	movs	r3, #2
 800d84c:	e027      	b.n	800d89e <HAL_UARTEx_DisableFifoMode+0x66>
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2201      	movs	r2, #1
 800d852:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2224      	movs	r2, #36	@ 0x24
 800d85a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	681a      	ldr	r2, [r3, #0]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f022 0201 	bic.w	r2, r2, #1
 800d874:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d87c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2200      	movs	r2, #0
 800d882:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	68fa      	ldr	r2, [r7, #12]
 800d88a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2220      	movs	r2, #32
 800d890:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2200      	movs	r2, #0
 800d898:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d89c:	2300      	movs	r3, #0
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	3714      	adds	r7, #20
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr

0800d8aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d8aa:	b580      	push	{r7, lr}
 800d8ac:	b084      	sub	sp, #16
 800d8ae:	af00      	add	r7, sp, #0
 800d8b0:	6078      	str	r0, [r7, #4]
 800d8b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d101      	bne.n	800d8c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d8be:	2302      	movs	r3, #2
 800d8c0:	e02d      	b.n	800d91e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2201      	movs	r2, #1
 800d8c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2224      	movs	r2, #36	@ 0x24
 800d8ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f022 0201 	bic.w	r2, r2, #1
 800d8e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	689b      	ldr	r3, [r3, #8]
 800d8f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	683a      	ldr	r2, [r7, #0]
 800d8fa:	430a      	orrs	r2, r1
 800d8fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 f850 	bl	800d9a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	68fa      	ldr	r2, [r7, #12]
 800d90a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2220      	movs	r2, #32
 800d910:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2200      	movs	r2, #0
 800d918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d91c:	2300      	movs	r3, #0
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3710      	adds	r7, #16
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}

0800d926 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d926:	b580      	push	{r7, lr}
 800d928:	b084      	sub	sp, #16
 800d92a:	af00      	add	r7, sp, #0
 800d92c:	6078      	str	r0, [r7, #4]
 800d92e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d936:	2b01      	cmp	r3, #1
 800d938:	d101      	bne.n	800d93e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d93a:	2302      	movs	r3, #2
 800d93c:	e02d      	b.n	800d99a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2201      	movs	r2, #1
 800d942:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2224      	movs	r2, #36	@ 0x24
 800d94a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	681a      	ldr	r2, [r3, #0]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f022 0201 	bic.w	r2, r2, #1
 800d964:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	689b      	ldr	r3, [r3, #8]
 800d96c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	683a      	ldr	r2, [r7, #0]
 800d976:	430a      	orrs	r2, r1
 800d978:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 f812 	bl	800d9a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	68fa      	ldr	r2, [r7, #12]
 800d986:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2220      	movs	r2, #32
 800d98c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d998:	2300      	movs	r3, #0
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	3710      	adds	r7, #16
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	bd80      	pop	{r7, pc}
	...

0800d9a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d9a4:	b480      	push	{r7}
 800d9a6:	b085      	sub	sp, #20
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d108      	bne.n	800d9c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2201      	movs	r2, #1
 800d9c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d9c4:	e031      	b.n	800da2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d9c6:	2310      	movs	r3, #16
 800d9c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d9ca:	2310      	movs	r3, #16
 800d9cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	689b      	ldr	r3, [r3, #8]
 800d9d4:	0e5b      	lsrs	r3, r3, #25
 800d9d6:	b2db      	uxtb	r3, r3
 800d9d8:	f003 0307 	and.w	r3, r3, #7
 800d9dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	689b      	ldr	r3, [r3, #8]
 800d9e4:	0f5b      	lsrs	r3, r3, #29
 800d9e6:	b2db      	uxtb	r3, r3
 800d9e8:	f003 0307 	and.w	r3, r3, #7
 800d9ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d9ee:	7bbb      	ldrb	r3, [r7, #14]
 800d9f0:	7b3a      	ldrb	r2, [r7, #12]
 800d9f2:	4911      	ldr	r1, [pc, #68]	@ (800da38 <UARTEx_SetNbDataToProcess+0x94>)
 800d9f4:	5c8a      	ldrb	r2, [r1, r2]
 800d9f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d9fa:	7b3a      	ldrb	r2, [r7, #12]
 800d9fc:	490f      	ldr	r1, [pc, #60]	@ (800da3c <UARTEx_SetNbDataToProcess+0x98>)
 800d9fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800da00:	fb93 f3f2 	sdiv	r3, r3, r2
 800da04:	b29a      	uxth	r2, r3
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da0c:	7bfb      	ldrb	r3, [r7, #15]
 800da0e:	7b7a      	ldrb	r2, [r7, #13]
 800da10:	4909      	ldr	r1, [pc, #36]	@ (800da38 <UARTEx_SetNbDataToProcess+0x94>)
 800da12:	5c8a      	ldrb	r2, [r1, r2]
 800da14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800da18:	7b7a      	ldrb	r2, [r7, #13]
 800da1a:	4908      	ldr	r1, [pc, #32]	@ (800da3c <UARTEx_SetNbDataToProcess+0x98>)
 800da1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800da1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800da22:	b29a      	uxth	r2, r3
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800da2a:	bf00      	nop
 800da2c:	3714      	adds	r7, #20
 800da2e:	46bd      	mov	sp, r7
 800da30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da34:	4770      	bx	lr
 800da36:	bf00      	nop
 800da38:	080176ac 	.word	0x080176ac
 800da3c:	080176b4 	.word	0x080176b4

0800da40 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800da40:	b084      	sub	sp, #16
 800da42:	b580      	push	{r7, lr}
 800da44:	b084      	sub	sp, #16
 800da46:	af00      	add	r7, sp, #0
 800da48:	6078      	str	r0, [r7, #4]
 800da4a:	f107 001c 	add.w	r0, r7, #28
 800da4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800da52:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800da56:	2b01      	cmp	r3, #1
 800da58:	d121      	bne.n	800da9e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da5e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	68da      	ldr	r2, [r3, #12]
 800da6a:	4b2c      	ldr	r3, [pc, #176]	@ (800db1c <USB_CoreInit+0xdc>)
 800da6c:	4013      	ands	r3, r2
 800da6e:	687a      	ldr	r2, [r7, #4]
 800da70:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	68db      	ldr	r3, [r3, #12]
 800da76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800da7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800da82:	2b01      	cmp	r3, #1
 800da84:	d105      	bne.n	800da92 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	68db      	ldr	r3, [r3, #12]
 800da8a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f001 fb1a 	bl	800f0cc <USB_CoreReset>
 800da98:	4603      	mov	r3, r0
 800da9a:	73fb      	strb	r3, [r7, #15]
 800da9c:	e01b      	b.n	800dad6 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	68db      	ldr	r3, [r3, #12]
 800daa2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f001 fb0e 	bl	800f0cc <USB_CoreReset>
 800dab0:	4603      	mov	r3, r0
 800dab2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800dab4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d106      	bne.n	800daca <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dac0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	639a      	str	r2, [r3, #56]	@ 0x38
 800dac8:	e005      	b.n	800dad6 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dace:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800dad6:	7fbb      	ldrb	r3, [r7, #30]
 800dad8:	2b01      	cmp	r3, #1
 800dada:	d116      	bne.n	800db0a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dae0:	b29a      	uxth	r2, r3
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800daea:	4b0d      	ldr	r3, [pc, #52]	@ (800db20 <USB_CoreInit+0xe0>)
 800daec:	4313      	orrs	r3, r2
 800daee:	687a      	ldr	r2, [r7, #4]
 800daf0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	689b      	ldr	r3, [r3, #8]
 800daf6:	f043 0206 	orr.w	r2, r3, #6
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	689b      	ldr	r3, [r3, #8]
 800db02:	f043 0220 	orr.w	r2, r3, #32
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800db0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800db0c:	4618      	mov	r0, r3
 800db0e:	3710      	adds	r7, #16
 800db10:	46bd      	mov	sp, r7
 800db12:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800db16:	b004      	add	sp, #16
 800db18:	4770      	bx	lr
 800db1a:	bf00      	nop
 800db1c:	ffbdffbf 	.word	0xffbdffbf
 800db20:	03ee0000 	.word	0x03ee0000

0800db24 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800db24:	b480      	push	{r7}
 800db26:	b087      	sub	sp, #28
 800db28:	af00      	add	r7, sp, #0
 800db2a:	60f8      	str	r0, [r7, #12]
 800db2c:	60b9      	str	r1, [r7, #8]
 800db2e:	4613      	mov	r3, r2
 800db30:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800db32:	79fb      	ldrb	r3, [r7, #7]
 800db34:	2b02      	cmp	r3, #2
 800db36:	d165      	bne.n	800dc04 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	4a41      	ldr	r2, [pc, #260]	@ (800dc40 <USB_SetTurnaroundTime+0x11c>)
 800db3c:	4293      	cmp	r3, r2
 800db3e:	d906      	bls.n	800db4e <USB_SetTurnaroundTime+0x2a>
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	4a40      	ldr	r2, [pc, #256]	@ (800dc44 <USB_SetTurnaroundTime+0x120>)
 800db44:	4293      	cmp	r3, r2
 800db46:	d202      	bcs.n	800db4e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800db48:	230f      	movs	r3, #15
 800db4a:	617b      	str	r3, [r7, #20]
 800db4c:	e062      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	4a3c      	ldr	r2, [pc, #240]	@ (800dc44 <USB_SetTurnaroundTime+0x120>)
 800db52:	4293      	cmp	r3, r2
 800db54:	d306      	bcc.n	800db64 <USB_SetTurnaroundTime+0x40>
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	4a3b      	ldr	r2, [pc, #236]	@ (800dc48 <USB_SetTurnaroundTime+0x124>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	d202      	bcs.n	800db64 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800db5e:	230e      	movs	r3, #14
 800db60:	617b      	str	r3, [r7, #20]
 800db62:	e057      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	4a38      	ldr	r2, [pc, #224]	@ (800dc48 <USB_SetTurnaroundTime+0x124>)
 800db68:	4293      	cmp	r3, r2
 800db6a:	d306      	bcc.n	800db7a <USB_SetTurnaroundTime+0x56>
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	4a37      	ldr	r2, [pc, #220]	@ (800dc4c <USB_SetTurnaroundTime+0x128>)
 800db70:	4293      	cmp	r3, r2
 800db72:	d202      	bcs.n	800db7a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800db74:	230d      	movs	r3, #13
 800db76:	617b      	str	r3, [r7, #20]
 800db78:	e04c      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800db7a:	68bb      	ldr	r3, [r7, #8]
 800db7c:	4a33      	ldr	r2, [pc, #204]	@ (800dc4c <USB_SetTurnaroundTime+0x128>)
 800db7e:	4293      	cmp	r3, r2
 800db80:	d306      	bcc.n	800db90 <USB_SetTurnaroundTime+0x6c>
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	4a32      	ldr	r2, [pc, #200]	@ (800dc50 <USB_SetTurnaroundTime+0x12c>)
 800db86:	4293      	cmp	r3, r2
 800db88:	d802      	bhi.n	800db90 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800db8a:	230c      	movs	r3, #12
 800db8c:	617b      	str	r3, [r7, #20]
 800db8e:	e041      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	4a2f      	ldr	r2, [pc, #188]	@ (800dc50 <USB_SetTurnaroundTime+0x12c>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d906      	bls.n	800dba6 <USB_SetTurnaroundTime+0x82>
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	4a2e      	ldr	r2, [pc, #184]	@ (800dc54 <USB_SetTurnaroundTime+0x130>)
 800db9c:	4293      	cmp	r3, r2
 800db9e:	d802      	bhi.n	800dba6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800dba0:	230b      	movs	r3, #11
 800dba2:	617b      	str	r3, [r7, #20]
 800dba4:	e036      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	4a2a      	ldr	r2, [pc, #168]	@ (800dc54 <USB_SetTurnaroundTime+0x130>)
 800dbaa:	4293      	cmp	r3, r2
 800dbac:	d906      	bls.n	800dbbc <USB_SetTurnaroundTime+0x98>
 800dbae:	68bb      	ldr	r3, [r7, #8]
 800dbb0:	4a29      	ldr	r2, [pc, #164]	@ (800dc58 <USB_SetTurnaroundTime+0x134>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d802      	bhi.n	800dbbc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800dbb6:	230a      	movs	r3, #10
 800dbb8:	617b      	str	r3, [r7, #20]
 800dbba:	e02b      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800dbbc:	68bb      	ldr	r3, [r7, #8]
 800dbbe:	4a26      	ldr	r2, [pc, #152]	@ (800dc58 <USB_SetTurnaroundTime+0x134>)
 800dbc0:	4293      	cmp	r3, r2
 800dbc2:	d906      	bls.n	800dbd2 <USB_SetTurnaroundTime+0xae>
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	4a25      	ldr	r2, [pc, #148]	@ (800dc5c <USB_SetTurnaroundTime+0x138>)
 800dbc8:	4293      	cmp	r3, r2
 800dbca:	d202      	bcs.n	800dbd2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800dbcc:	2309      	movs	r3, #9
 800dbce:	617b      	str	r3, [r7, #20]
 800dbd0:	e020      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800dbd2:	68bb      	ldr	r3, [r7, #8]
 800dbd4:	4a21      	ldr	r2, [pc, #132]	@ (800dc5c <USB_SetTurnaroundTime+0x138>)
 800dbd6:	4293      	cmp	r3, r2
 800dbd8:	d306      	bcc.n	800dbe8 <USB_SetTurnaroundTime+0xc4>
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	4a20      	ldr	r2, [pc, #128]	@ (800dc60 <USB_SetTurnaroundTime+0x13c>)
 800dbde:	4293      	cmp	r3, r2
 800dbe0:	d802      	bhi.n	800dbe8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800dbe2:	2308      	movs	r3, #8
 800dbe4:	617b      	str	r3, [r7, #20]
 800dbe6:	e015      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800dbe8:	68bb      	ldr	r3, [r7, #8]
 800dbea:	4a1d      	ldr	r2, [pc, #116]	@ (800dc60 <USB_SetTurnaroundTime+0x13c>)
 800dbec:	4293      	cmp	r3, r2
 800dbee:	d906      	bls.n	800dbfe <USB_SetTurnaroundTime+0xda>
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	4a1c      	ldr	r2, [pc, #112]	@ (800dc64 <USB_SetTurnaroundTime+0x140>)
 800dbf4:	4293      	cmp	r3, r2
 800dbf6:	d202      	bcs.n	800dbfe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800dbf8:	2307      	movs	r3, #7
 800dbfa:	617b      	str	r3, [r7, #20]
 800dbfc:	e00a      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800dbfe:	2306      	movs	r3, #6
 800dc00:	617b      	str	r3, [r7, #20]
 800dc02:	e007      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800dc04:	79fb      	ldrb	r3, [r7, #7]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d102      	bne.n	800dc10 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800dc0a:	2309      	movs	r3, #9
 800dc0c:	617b      	str	r3, [r7, #20]
 800dc0e:	e001      	b.n	800dc14 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800dc10:	2309      	movs	r3, #9
 800dc12:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	68db      	ldr	r3, [r3, #12]
 800dc18:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	68da      	ldr	r2, [r3, #12]
 800dc24:	697b      	ldr	r3, [r7, #20]
 800dc26:	029b      	lsls	r3, r3, #10
 800dc28:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800dc2c:	431a      	orrs	r2, r3
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800dc32:	2300      	movs	r3, #0
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	371c      	adds	r7, #28
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3e:	4770      	bx	lr
 800dc40:	00d8acbf 	.word	0x00d8acbf
 800dc44:	00e4e1c0 	.word	0x00e4e1c0
 800dc48:	00f42400 	.word	0x00f42400
 800dc4c:	01067380 	.word	0x01067380
 800dc50:	011a499f 	.word	0x011a499f
 800dc54:	01312cff 	.word	0x01312cff
 800dc58:	014ca43f 	.word	0x014ca43f
 800dc5c:	016e3600 	.word	0x016e3600
 800dc60:	01a6ab1f 	.word	0x01a6ab1f
 800dc64:	01e84800 	.word	0x01e84800

0800dc68 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b083      	sub	sp, #12
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	689b      	ldr	r3, [r3, #8]
 800dc74:	f043 0201 	orr.w	r2, r3, #1
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dc7c:	2300      	movs	r3, #0
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	370c      	adds	r7, #12
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr

0800dc8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dc8a:	b480      	push	{r7}
 800dc8c:	b083      	sub	sp, #12
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	689b      	ldr	r3, [r3, #8]
 800dc96:	f023 0201 	bic.w	r2, r3, #1
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dc9e:	2300      	movs	r3, #0
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	370c      	adds	r7, #12
 800dca4:	46bd      	mov	sp, r7
 800dca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcaa:	4770      	bx	lr

0800dcac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b084      	sub	sp, #16
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	6078      	str	r0, [r7, #4]
 800dcb4:	460b      	mov	r3, r1
 800dcb6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	68db      	ldr	r3, [r3, #12]
 800dcc0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800dcc8:	78fb      	ldrb	r3, [r7, #3]
 800dcca:	2b01      	cmp	r3, #1
 800dccc:	d115      	bne.n	800dcfa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	68db      	ldr	r3, [r3, #12]
 800dcd2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dcda:	200a      	movs	r0, #10
 800dcdc:	f7f2 fd80 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	330a      	adds	r3, #10
 800dce4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dce6:	6878      	ldr	r0, [r7, #4]
 800dce8:	f001 f960 	bl	800efac <USB_GetMode>
 800dcec:	4603      	mov	r3, r0
 800dcee:	2b01      	cmp	r3, #1
 800dcf0:	d01e      	beq.n	800dd30 <USB_SetCurrentMode+0x84>
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2bc7      	cmp	r3, #199	@ 0xc7
 800dcf6:	d9f0      	bls.n	800dcda <USB_SetCurrentMode+0x2e>
 800dcf8:	e01a      	b.n	800dd30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800dcfa:	78fb      	ldrb	r3, [r7, #3]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d115      	bne.n	800dd2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	68db      	ldr	r3, [r3, #12]
 800dd04:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dd0c:	200a      	movs	r0, #10
 800dd0e:	f7f2 fd67 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	330a      	adds	r3, #10
 800dd16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f001 f947 	bl	800efac <USB_GetMode>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d005      	beq.n	800dd30 <USB_SetCurrentMode+0x84>
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	2bc7      	cmp	r3, #199	@ 0xc7
 800dd28:	d9f0      	bls.n	800dd0c <USB_SetCurrentMode+0x60>
 800dd2a:	e001      	b.n	800dd30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e005      	b.n	800dd3c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	2bc8      	cmp	r3, #200	@ 0xc8
 800dd34:	d101      	bne.n	800dd3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800dd36:	2301      	movs	r3, #1
 800dd38:	e000      	b.n	800dd3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800dd3a:	2300      	movs	r3, #0
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3710      	adds	r7, #16
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dd44:	b084      	sub	sp, #16
 800dd46:	b580      	push	{r7, lr}
 800dd48:	b086      	sub	sp, #24
 800dd4a:	af00      	add	r7, sp, #0
 800dd4c:	6078      	str	r0, [r7, #4]
 800dd4e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800dd52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800dd56:	2300      	movs	r3, #0
 800dd58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800dd5e:	2300      	movs	r3, #0
 800dd60:	613b      	str	r3, [r7, #16]
 800dd62:	e009      	b.n	800dd78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800dd64:	687a      	ldr	r2, [r7, #4]
 800dd66:	693b      	ldr	r3, [r7, #16]
 800dd68:	3340      	adds	r3, #64	@ 0x40
 800dd6a:	009b      	lsls	r3, r3, #2
 800dd6c:	4413      	add	r3, r2
 800dd6e:	2200      	movs	r2, #0
 800dd70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800dd72:	693b      	ldr	r3, [r7, #16]
 800dd74:	3301      	adds	r3, #1
 800dd76:	613b      	str	r3, [r7, #16]
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	2b0e      	cmp	r3, #14
 800dd7c:	d9f2      	bls.n	800dd64 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800dd7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d11c      	bne.n	800ddc0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	68fa      	ldr	r2, [r7, #12]
 800dd90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dd94:	f043 0302 	orr.w	r3, r3, #2
 800dd98:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd9e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	601a      	str	r2, [r3, #0]
 800ddbe:	e005      	b.n	800ddcc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddc4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ddd2:	461a      	mov	r2, r3
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ddd8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dddc:	2b01      	cmp	r3, #1
 800ddde:	d10d      	bne.n	800ddfc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800dde0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d104      	bne.n	800ddf2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800dde8:	2100      	movs	r1, #0
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f000 f968 	bl	800e0c0 <USB_SetDevSpeed>
 800ddf0:	e008      	b.n	800de04 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ddf2:	2101      	movs	r1, #1
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	f000 f963 	bl	800e0c0 <USB_SetDevSpeed>
 800ddfa:	e003      	b.n	800de04 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ddfc:	2103      	movs	r1, #3
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f000 f95e 	bl	800e0c0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800de04:	2110      	movs	r1, #16
 800de06:	6878      	ldr	r0, [r7, #4]
 800de08:	f000 f8fa 	bl	800e000 <USB_FlushTxFifo>
 800de0c:	4603      	mov	r3, r0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d001      	beq.n	800de16 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800de12:	2301      	movs	r3, #1
 800de14:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	f000 f924 	bl	800e064 <USB_FlushRxFifo>
 800de1c:	4603      	mov	r3, r0
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d001      	beq.n	800de26 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800de22:	2301      	movs	r3, #1
 800de24:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de2c:	461a      	mov	r2, r3
 800de2e:	2300      	movs	r3, #0
 800de30:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de38:	461a      	mov	r2, r3
 800de3a:	2300      	movs	r3, #0
 800de3c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800de44:	461a      	mov	r2, r3
 800de46:	2300      	movs	r3, #0
 800de48:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de4a:	2300      	movs	r3, #0
 800de4c:	613b      	str	r3, [r7, #16]
 800de4e:	e043      	b.n	800ded8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	015a      	lsls	r2, r3, #5
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	4413      	add	r3, r2
 800de58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800de62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800de66:	d118      	bne.n	800de9a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d10a      	bne.n	800de84 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	015a      	lsls	r2, r3, #5
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	4413      	add	r3, r2
 800de76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de7a:	461a      	mov	r2, r3
 800de7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800de80:	6013      	str	r3, [r2, #0]
 800de82:	e013      	b.n	800deac <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	015a      	lsls	r2, r3, #5
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	4413      	add	r3, r2
 800de8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800de90:	461a      	mov	r2, r3
 800de92:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800de96:	6013      	str	r3, [r2, #0]
 800de98:	e008      	b.n	800deac <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800de9a:	693b      	ldr	r3, [r7, #16]
 800de9c:	015a      	lsls	r2, r3, #5
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	4413      	add	r3, r2
 800dea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dea6:	461a      	mov	r2, r3
 800dea8:	2300      	movs	r3, #0
 800deaa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800deac:	693b      	ldr	r3, [r7, #16]
 800deae:	015a      	lsls	r2, r3, #5
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	4413      	add	r3, r2
 800deb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800deb8:	461a      	mov	r2, r3
 800deba:	2300      	movs	r3, #0
 800debc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800debe:	693b      	ldr	r3, [r7, #16]
 800dec0:	015a      	lsls	r2, r3, #5
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	4413      	add	r3, r2
 800dec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800deca:	461a      	mov	r2, r3
 800decc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ded0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	3301      	adds	r3, #1
 800ded6:	613b      	str	r3, [r7, #16]
 800ded8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dedc:	461a      	mov	r2, r3
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d3b5      	bcc.n	800de50 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dee4:	2300      	movs	r3, #0
 800dee6:	613b      	str	r3, [r7, #16]
 800dee8:	e043      	b.n	800df72 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800deea:	693b      	ldr	r3, [r7, #16]
 800deec:	015a      	lsls	r2, r3, #5
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	4413      	add	r3, r2
 800def2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800defc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800df00:	d118      	bne.n	800df34 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800df02:	693b      	ldr	r3, [r7, #16]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d10a      	bne.n	800df1e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	015a      	lsls	r2, r3, #5
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	4413      	add	r3, r2
 800df10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df14:	461a      	mov	r2, r3
 800df16:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800df1a:	6013      	str	r3, [r2, #0]
 800df1c:	e013      	b.n	800df46 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800df1e:	693b      	ldr	r3, [r7, #16]
 800df20:	015a      	lsls	r2, r3, #5
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	4413      	add	r3, r2
 800df26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df2a:	461a      	mov	r2, r3
 800df2c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800df30:	6013      	str	r3, [r2, #0]
 800df32:	e008      	b.n	800df46 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800df34:	693b      	ldr	r3, [r7, #16]
 800df36:	015a      	lsls	r2, r3, #5
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	4413      	add	r3, r2
 800df3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df40:	461a      	mov	r2, r3
 800df42:	2300      	movs	r3, #0
 800df44:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	015a      	lsls	r2, r3, #5
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	4413      	add	r3, r2
 800df4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df52:	461a      	mov	r2, r3
 800df54:	2300      	movs	r3, #0
 800df56:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	015a      	lsls	r2, r3, #5
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	4413      	add	r3, r2
 800df60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800df64:	461a      	mov	r2, r3
 800df66:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800df6a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800df6c:	693b      	ldr	r3, [r7, #16]
 800df6e:	3301      	adds	r3, #1
 800df70:	613b      	str	r3, [r7, #16]
 800df72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800df76:	461a      	mov	r2, r3
 800df78:	693b      	ldr	r3, [r7, #16]
 800df7a:	4293      	cmp	r3, r2
 800df7c:	d3b5      	bcc.n	800deea <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df84:	691b      	ldr	r3, [r3, #16]
 800df86:	68fa      	ldr	r2, [r7, #12]
 800df88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df90:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	2200      	movs	r2, #0
 800df96:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800df9e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800dfa0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d105      	bne.n	800dfb4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	699b      	ldr	r3, [r3, #24]
 800dfac:	f043 0210 	orr.w	r2, r3, #16
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	699a      	ldr	r2, [r3, #24]
 800dfb8:	4b0f      	ldr	r3, [pc, #60]	@ (800dff8 <USB_DevInit+0x2b4>)
 800dfba:	4313      	orrs	r3, r2
 800dfbc:	687a      	ldr	r2, [r7, #4]
 800dfbe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800dfc0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d005      	beq.n	800dfd4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	699b      	ldr	r3, [r3, #24]
 800dfcc:	f043 0208 	orr.w	r2, r3, #8
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800dfd4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800dfd8:	2b01      	cmp	r3, #1
 800dfda:	d105      	bne.n	800dfe8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	699a      	ldr	r2, [r3, #24]
 800dfe0:	4b06      	ldr	r3, [pc, #24]	@ (800dffc <USB_DevInit+0x2b8>)
 800dfe2:	4313      	orrs	r3, r2
 800dfe4:	687a      	ldr	r2, [r7, #4]
 800dfe6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800dfe8:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3718      	adds	r7, #24
 800dfee:	46bd      	mov	sp, r7
 800dff0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dff4:	b004      	add	sp, #16
 800dff6:	4770      	bx	lr
 800dff8:	803c3800 	.word	0x803c3800
 800dffc:	40000004 	.word	0x40000004

0800e000 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e000:	b480      	push	{r7}
 800e002:	b085      	sub	sp, #20
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
 800e008:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e00a:	2300      	movs	r3, #0
 800e00c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	3301      	adds	r3, #1
 800e012:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e01a:	d901      	bls.n	800e020 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e01c:	2303      	movs	r3, #3
 800e01e:	e01b      	b.n	800e058 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	691b      	ldr	r3, [r3, #16]
 800e024:	2b00      	cmp	r3, #0
 800e026:	daf2      	bge.n	800e00e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e028:	2300      	movs	r3, #0
 800e02a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	019b      	lsls	r3, r3, #6
 800e030:	f043 0220 	orr.w	r2, r3, #32
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	3301      	adds	r3, #1
 800e03c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e044:	d901      	bls.n	800e04a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e046:	2303      	movs	r3, #3
 800e048:	e006      	b.n	800e058 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	691b      	ldr	r3, [r3, #16]
 800e04e:	f003 0320 	and.w	r3, r3, #32
 800e052:	2b20      	cmp	r3, #32
 800e054:	d0f0      	beq.n	800e038 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e056:	2300      	movs	r3, #0
}
 800e058:	4618      	mov	r0, r3
 800e05a:	3714      	adds	r7, #20
 800e05c:	46bd      	mov	sp, r7
 800e05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e062:	4770      	bx	lr

0800e064 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e064:	b480      	push	{r7}
 800e066:	b085      	sub	sp, #20
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e06c:	2300      	movs	r3, #0
 800e06e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	3301      	adds	r3, #1
 800e074:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e07c:	d901      	bls.n	800e082 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e07e:	2303      	movs	r3, #3
 800e080:	e018      	b.n	800e0b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	691b      	ldr	r3, [r3, #16]
 800e086:	2b00      	cmp	r3, #0
 800e088:	daf2      	bge.n	800e070 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e08a:	2300      	movs	r3, #0
 800e08c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	2210      	movs	r2, #16
 800e092:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	3301      	adds	r3, #1
 800e098:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e0a0:	d901      	bls.n	800e0a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e0a2:	2303      	movs	r3, #3
 800e0a4:	e006      	b.n	800e0b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	691b      	ldr	r3, [r3, #16]
 800e0aa:	f003 0310 	and.w	r3, r3, #16
 800e0ae:	2b10      	cmp	r3, #16
 800e0b0:	d0f0      	beq.n	800e094 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e0b2:	2300      	movs	r3, #0
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3714      	adds	r7, #20
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0be:	4770      	bx	lr

0800e0c0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b085      	sub	sp, #20
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e0d6:	681a      	ldr	r2, [r3, #0]
 800e0d8:	78fb      	ldrb	r3, [r7, #3]
 800e0da:	68f9      	ldr	r1, [r7, #12]
 800e0dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e0e0:	4313      	orrs	r3, r2
 800e0e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e0e4:	2300      	movs	r3, #0
}
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	3714      	adds	r7, #20
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f0:	4770      	bx	lr

0800e0f2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e0f2:	b480      	push	{r7}
 800e0f4:	b087      	sub	sp, #28
 800e0f6:	af00      	add	r7, sp, #0
 800e0f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e0fe:	693b      	ldr	r3, [r7, #16]
 800e100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e104:	689b      	ldr	r3, [r3, #8]
 800e106:	f003 0306 	and.w	r3, r3, #6
 800e10a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d102      	bne.n	800e118 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e112:	2300      	movs	r3, #0
 800e114:	75fb      	strb	r3, [r7, #23]
 800e116:	e00a      	b.n	800e12e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	2b02      	cmp	r3, #2
 800e11c:	d002      	beq.n	800e124 <USB_GetDevSpeed+0x32>
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	2b06      	cmp	r3, #6
 800e122:	d102      	bne.n	800e12a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e124:	2302      	movs	r3, #2
 800e126:	75fb      	strb	r3, [r7, #23]
 800e128:	e001      	b.n	800e12e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e12a:	230f      	movs	r3, #15
 800e12c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e12e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e130:	4618      	mov	r0, r3
 800e132:	371c      	adds	r7, #28
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr

0800e13c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b085      	sub	sp, #20
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
 800e144:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	785b      	ldrb	r3, [r3, #1]
 800e154:	2b01      	cmp	r3, #1
 800e156:	d139      	bne.n	800e1cc <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e15e:	69da      	ldr	r2, [r3, #28]
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	781b      	ldrb	r3, [r3, #0]
 800e164:	f003 030f 	and.w	r3, r3, #15
 800e168:	2101      	movs	r1, #1
 800e16a:	fa01 f303 	lsl.w	r3, r1, r3
 800e16e:	b29b      	uxth	r3, r3
 800e170:	68f9      	ldr	r1, [r7, #12]
 800e172:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e176:	4313      	orrs	r3, r2
 800e178:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	015a      	lsls	r2, r3, #5
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	4413      	add	r3, r2
 800e182:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d153      	bne.n	800e238 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e190:	68bb      	ldr	r3, [r7, #8]
 800e192:	015a      	lsls	r2, r3, #5
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	4413      	add	r3, r2
 800e198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e19c:	681a      	ldr	r2, [r3, #0]
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	689b      	ldr	r3, [r3, #8]
 800e1a2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	791b      	ldrb	r3, [r3, #4]
 800e1aa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e1ac:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	059b      	lsls	r3, r3, #22
 800e1b2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e1b4:	431a      	orrs	r2, r3
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	0159      	lsls	r1, r3, #5
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	440b      	add	r3, r1
 800e1be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	4b20      	ldr	r3, [pc, #128]	@ (800e248 <USB_ActivateEndpoint+0x10c>)
 800e1c6:	4313      	orrs	r3, r2
 800e1c8:	600b      	str	r3, [r1, #0]
 800e1ca:	e035      	b.n	800e238 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e1d2:	69da      	ldr	r2, [r3, #28]
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	781b      	ldrb	r3, [r3, #0]
 800e1d8:	f003 030f 	and.w	r3, r3, #15
 800e1dc:	2101      	movs	r1, #1
 800e1de:	fa01 f303 	lsl.w	r3, r1, r3
 800e1e2:	041b      	lsls	r3, r3, #16
 800e1e4:	68f9      	ldr	r1, [r7, #12]
 800e1e6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e1ea:	4313      	orrs	r3, r2
 800e1ec:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	015a      	lsls	r2, r3, #5
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	4413      	add	r3, r2
 800e1f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e200:	2b00      	cmp	r3, #0
 800e202:	d119      	bne.n	800e238 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	015a      	lsls	r2, r3, #5
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	4413      	add	r3, r2
 800e20c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e210:	681a      	ldr	r2, [r3, #0]
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	689b      	ldr	r3, [r3, #8]
 800e216:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	791b      	ldrb	r3, [r3, #4]
 800e21e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e220:	430b      	orrs	r3, r1
 800e222:	431a      	orrs	r2, r3
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	0159      	lsls	r1, r3, #5
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	440b      	add	r3, r1
 800e22c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e230:	4619      	mov	r1, r3
 800e232:	4b05      	ldr	r3, [pc, #20]	@ (800e248 <USB_ActivateEndpoint+0x10c>)
 800e234:	4313      	orrs	r3, r2
 800e236:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e238:	2300      	movs	r3, #0
}
 800e23a:	4618      	mov	r0, r3
 800e23c:	3714      	adds	r7, #20
 800e23e:	46bd      	mov	sp, r7
 800e240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e244:	4770      	bx	lr
 800e246:	bf00      	nop
 800e248:	10008000 	.word	0x10008000

0800e24c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e24c:	b480      	push	{r7}
 800e24e:	b085      	sub	sp, #20
 800e250:	af00      	add	r7, sp, #0
 800e252:	6078      	str	r0, [r7, #4]
 800e254:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	785b      	ldrb	r3, [r3, #1]
 800e264:	2b01      	cmp	r3, #1
 800e266:	d161      	bne.n	800e32c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e268:	68bb      	ldr	r3, [r7, #8]
 800e26a:	015a      	lsls	r2, r3, #5
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	4413      	add	r3, r2
 800e270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e27a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e27e:	d11f      	bne.n	800e2c0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e280:	68bb      	ldr	r3, [r7, #8]
 800e282:	015a      	lsls	r2, r3, #5
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	4413      	add	r3, r2
 800e288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	68ba      	ldr	r2, [r7, #8]
 800e290:	0151      	lsls	r1, r2, #5
 800e292:	68fa      	ldr	r2, [r7, #12]
 800e294:	440a      	add	r2, r1
 800e296:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e29a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e29e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	015a      	lsls	r2, r3, #5
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	4413      	add	r3, r2
 800e2a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	68ba      	ldr	r2, [r7, #8]
 800e2b0:	0151      	lsls	r1, r2, #5
 800e2b2:	68fa      	ldr	r2, [r7, #12]
 800e2b4:	440a      	add	r2, r1
 800e2b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e2ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e2be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e2c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	781b      	ldrb	r3, [r3, #0]
 800e2cc:	f003 030f 	and.w	r3, r3, #15
 800e2d0:	2101      	movs	r1, #1
 800e2d2:	fa01 f303 	lsl.w	r3, r1, r3
 800e2d6:	b29b      	uxth	r3, r3
 800e2d8:	43db      	mvns	r3, r3
 800e2da:	68f9      	ldr	r1, [r7, #12]
 800e2dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e2e0:	4013      	ands	r3, r2
 800e2e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e2ea:	69da      	ldr	r2, [r3, #28]
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	f003 030f 	and.w	r3, r3, #15
 800e2f4:	2101      	movs	r1, #1
 800e2f6:	fa01 f303 	lsl.w	r3, r1, r3
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	43db      	mvns	r3, r3
 800e2fe:	68f9      	ldr	r1, [r7, #12]
 800e300:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e304:	4013      	ands	r3, r2
 800e306:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e308:	68bb      	ldr	r3, [r7, #8]
 800e30a:	015a      	lsls	r2, r3, #5
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	4413      	add	r3, r2
 800e310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e314:	681a      	ldr	r2, [r3, #0]
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	0159      	lsls	r1, r3, #5
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	440b      	add	r3, r1
 800e31e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e322:	4619      	mov	r1, r3
 800e324:	4b35      	ldr	r3, [pc, #212]	@ (800e3fc <USB_DeactivateEndpoint+0x1b0>)
 800e326:	4013      	ands	r3, r2
 800e328:	600b      	str	r3, [r1, #0]
 800e32a:	e060      	b.n	800e3ee <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	015a      	lsls	r2, r3, #5
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	4413      	add	r3, r2
 800e334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e33e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e342:	d11f      	bne.n	800e384 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e344:	68bb      	ldr	r3, [r7, #8]
 800e346:	015a      	lsls	r2, r3, #5
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	4413      	add	r3, r2
 800e34c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	68ba      	ldr	r2, [r7, #8]
 800e354:	0151      	lsls	r1, r2, #5
 800e356:	68fa      	ldr	r2, [r7, #12]
 800e358:	440a      	add	r2, r1
 800e35a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e35e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e362:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	015a      	lsls	r2, r3, #5
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	4413      	add	r3, r2
 800e36c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	68ba      	ldr	r2, [r7, #8]
 800e374:	0151      	lsls	r1, r2, #5
 800e376:	68fa      	ldr	r2, [r7, #12]
 800e378:	440a      	add	r2, r1
 800e37a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e37e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e382:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e38a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	781b      	ldrb	r3, [r3, #0]
 800e390:	f003 030f 	and.w	r3, r3, #15
 800e394:	2101      	movs	r1, #1
 800e396:	fa01 f303 	lsl.w	r3, r1, r3
 800e39a:	041b      	lsls	r3, r3, #16
 800e39c:	43db      	mvns	r3, r3
 800e39e:	68f9      	ldr	r1, [r7, #12]
 800e3a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e3a4:	4013      	ands	r3, r2
 800e3a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e3ae:	69da      	ldr	r2, [r3, #28]
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	781b      	ldrb	r3, [r3, #0]
 800e3b4:	f003 030f 	and.w	r3, r3, #15
 800e3b8:	2101      	movs	r1, #1
 800e3ba:	fa01 f303 	lsl.w	r3, r1, r3
 800e3be:	041b      	lsls	r3, r3, #16
 800e3c0:	43db      	mvns	r3, r3
 800e3c2:	68f9      	ldr	r1, [r7, #12]
 800e3c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e3c8:	4013      	ands	r3, r2
 800e3ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e3cc:	68bb      	ldr	r3, [r7, #8]
 800e3ce:	015a      	lsls	r2, r3, #5
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3d8:	681a      	ldr	r2, [r3, #0]
 800e3da:	68bb      	ldr	r3, [r7, #8]
 800e3dc:	0159      	lsls	r1, r3, #5
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	440b      	add	r3, r1
 800e3e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3e6:	4619      	mov	r1, r3
 800e3e8:	4b05      	ldr	r3, [pc, #20]	@ (800e400 <USB_DeactivateEndpoint+0x1b4>)
 800e3ea:	4013      	ands	r3, r2
 800e3ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e3ee:	2300      	movs	r3, #0
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3714      	adds	r7, #20
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fa:	4770      	bx	lr
 800e3fc:	ec337800 	.word	0xec337800
 800e400:	eff37800 	.word	0xeff37800

0800e404 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b08a      	sub	sp, #40	@ 0x28
 800e408:	af02      	add	r7, sp, #8
 800e40a:	60f8      	str	r0, [r7, #12]
 800e40c:	60b9      	str	r1, [r7, #8]
 800e40e:	4613      	mov	r3, r2
 800e410:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	781b      	ldrb	r3, [r3, #0]
 800e41a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	785b      	ldrb	r3, [r3, #1]
 800e420:	2b01      	cmp	r3, #1
 800e422:	f040 8185 	bne.w	800e730 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e426:	68bb      	ldr	r3, [r7, #8]
 800e428:	691b      	ldr	r3, [r3, #16]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d132      	bne.n	800e494 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	015a      	lsls	r2, r3, #5
 800e432:	69fb      	ldr	r3, [r7, #28]
 800e434:	4413      	add	r3, r2
 800e436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e43a:	691a      	ldr	r2, [r3, #16]
 800e43c:	69bb      	ldr	r3, [r7, #24]
 800e43e:	0159      	lsls	r1, r3, #5
 800e440:	69fb      	ldr	r3, [r7, #28]
 800e442:	440b      	add	r3, r1
 800e444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e448:	4619      	mov	r1, r3
 800e44a:	4ba7      	ldr	r3, [pc, #668]	@ (800e6e8 <USB_EPStartXfer+0x2e4>)
 800e44c:	4013      	ands	r3, r2
 800e44e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e450:	69bb      	ldr	r3, [r7, #24]
 800e452:	015a      	lsls	r2, r3, #5
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	4413      	add	r3, r2
 800e458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e45c:	691b      	ldr	r3, [r3, #16]
 800e45e:	69ba      	ldr	r2, [r7, #24]
 800e460:	0151      	lsls	r1, r2, #5
 800e462:	69fa      	ldr	r2, [r7, #28]
 800e464:	440a      	add	r2, r1
 800e466:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e46a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e46e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e470:	69bb      	ldr	r3, [r7, #24]
 800e472:	015a      	lsls	r2, r3, #5
 800e474:	69fb      	ldr	r3, [r7, #28]
 800e476:	4413      	add	r3, r2
 800e478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e47c:	691a      	ldr	r2, [r3, #16]
 800e47e:	69bb      	ldr	r3, [r7, #24]
 800e480:	0159      	lsls	r1, r3, #5
 800e482:	69fb      	ldr	r3, [r7, #28]
 800e484:	440b      	add	r3, r1
 800e486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e48a:	4619      	mov	r1, r3
 800e48c:	4b97      	ldr	r3, [pc, #604]	@ (800e6ec <USB_EPStartXfer+0x2e8>)
 800e48e:	4013      	ands	r3, r2
 800e490:	610b      	str	r3, [r1, #16]
 800e492:	e097      	b.n	800e5c4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e494:	69bb      	ldr	r3, [r7, #24]
 800e496:	015a      	lsls	r2, r3, #5
 800e498:	69fb      	ldr	r3, [r7, #28]
 800e49a:	4413      	add	r3, r2
 800e49c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4a0:	691a      	ldr	r2, [r3, #16]
 800e4a2:	69bb      	ldr	r3, [r7, #24]
 800e4a4:	0159      	lsls	r1, r3, #5
 800e4a6:	69fb      	ldr	r3, [r7, #28]
 800e4a8:	440b      	add	r3, r1
 800e4aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4ae:	4619      	mov	r1, r3
 800e4b0:	4b8e      	ldr	r3, [pc, #568]	@ (800e6ec <USB_EPStartXfer+0x2e8>)
 800e4b2:	4013      	ands	r3, r2
 800e4b4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e4b6:	69bb      	ldr	r3, [r7, #24]
 800e4b8:	015a      	lsls	r2, r3, #5
 800e4ba:	69fb      	ldr	r3, [r7, #28]
 800e4bc:	4413      	add	r3, r2
 800e4be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4c2:	691a      	ldr	r2, [r3, #16]
 800e4c4:	69bb      	ldr	r3, [r7, #24]
 800e4c6:	0159      	lsls	r1, r3, #5
 800e4c8:	69fb      	ldr	r3, [r7, #28]
 800e4ca:	440b      	add	r3, r1
 800e4cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4d0:	4619      	mov	r1, r3
 800e4d2:	4b85      	ldr	r3, [pc, #532]	@ (800e6e8 <USB_EPStartXfer+0x2e4>)
 800e4d4:	4013      	ands	r3, r2
 800e4d6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800e4d8:	69bb      	ldr	r3, [r7, #24]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d11a      	bne.n	800e514 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800e4de:	68bb      	ldr	r3, [r7, #8]
 800e4e0:	691a      	ldr	r2, [r3, #16]
 800e4e2:	68bb      	ldr	r3, [r7, #8]
 800e4e4:	689b      	ldr	r3, [r3, #8]
 800e4e6:	429a      	cmp	r2, r3
 800e4e8:	d903      	bls.n	800e4f2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	689a      	ldr	r2, [r3, #8]
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e4f2:	69bb      	ldr	r3, [r7, #24]
 800e4f4:	015a      	lsls	r2, r3, #5
 800e4f6:	69fb      	ldr	r3, [r7, #28]
 800e4f8:	4413      	add	r3, r2
 800e4fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e4fe:	691b      	ldr	r3, [r3, #16]
 800e500:	69ba      	ldr	r2, [r7, #24]
 800e502:	0151      	lsls	r1, r2, #5
 800e504:	69fa      	ldr	r2, [r7, #28]
 800e506:	440a      	add	r2, r1
 800e508:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e50c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e510:	6113      	str	r3, [r2, #16]
 800e512:	e044      	b.n	800e59e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	691a      	ldr	r2, [r3, #16]
 800e518:	68bb      	ldr	r3, [r7, #8]
 800e51a:	689b      	ldr	r3, [r3, #8]
 800e51c:	4413      	add	r3, r2
 800e51e:	1e5a      	subs	r2, r3, #1
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	689b      	ldr	r3, [r3, #8]
 800e524:	fbb2 f3f3 	udiv	r3, r2, r3
 800e528:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800e52a:	69bb      	ldr	r3, [r7, #24]
 800e52c:	015a      	lsls	r2, r3, #5
 800e52e:	69fb      	ldr	r3, [r7, #28]
 800e530:	4413      	add	r3, r2
 800e532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e536:	691a      	ldr	r2, [r3, #16]
 800e538:	8afb      	ldrh	r3, [r7, #22]
 800e53a:	04d9      	lsls	r1, r3, #19
 800e53c:	4b6c      	ldr	r3, [pc, #432]	@ (800e6f0 <USB_EPStartXfer+0x2ec>)
 800e53e:	400b      	ands	r3, r1
 800e540:	69b9      	ldr	r1, [r7, #24]
 800e542:	0148      	lsls	r0, r1, #5
 800e544:	69f9      	ldr	r1, [r7, #28]
 800e546:	4401      	add	r1, r0
 800e548:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e54c:	4313      	orrs	r3, r2
 800e54e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	791b      	ldrb	r3, [r3, #4]
 800e554:	2b01      	cmp	r3, #1
 800e556:	d122      	bne.n	800e59e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e558:	69bb      	ldr	r3, [r7, #24]
 800e55a:	015a      	lsls	r2, r3, #5
 800e55c:	69fb      	ldr	r3, [r7, #28]
 800e55e:	4413      	add	r3, r2
 800e560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e564:	691b      	ldr	r3, [r3, #16]
 800e566:	69ba      	ldr	r2, [r7, #24]
 800e568:	0151      	lsls	r1, r2, #5
 800e56a:	69fa      	ldr	r2, [r7, #28]
 800e56c:	440a      	add	r2, r1
 800e56e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e572:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800e576:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800e578:	69bb      	ldr	r3, [r7, #24]
 800e57a:	015a      	lsls	r2, r3, #5
 800e57c:	69fb      	ldr	r3, [r7, #28]
 800e57e:	4413      	add	r3, r2
 800e580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e584:	691a      	ldr	r2, [r3, #16]
 800e586:	8afb      	ldrh	r3, [r7, #22]
 800e588:	075b      	lsls	r3, r3, #29
 800e58a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800e58e:	69b9      	ldr	r1, [r7, #24]
 800e590:	0148      	lsls	r0, r1, #5
 800e592:	69f9      	ldr	r1, [r7, #28]
 800e594:	4401      	add	r1, r0
 800e596:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e59a:	4313      	orrs	r3, r2
 800e59c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e59e:	69bb      	ldr	r3, [r7, #24]
 800e5a0:	015a      	lsls	r2, r3, #5
 800e5a2:	69fb      	ldr	r3, [r7, #28]
 800e5a4:	4413      	add	r3, r2
 800e5a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5aa:	691a      	ldr	r2, [r3, #16]
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	691b      	ldr	r3, [r3, #16]
 800e5b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e5b4:	69b9      	ldr	r1, [r7, #24]
 800e5b6:	0148      	lsls	r0, r1, #5
 800e5b8:	69f9      	ldr	r1, [r7, #28]
 800e5ba:	4401      	add	r1, r0
 800e5bc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800e5c0:	4313      	orrs	r3, r2
 800e5c2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e5c4:	79fb      	ldrb	r3, [r7, #7]
 800e5c6:	2b01      	cmp	r3, #1
 800e5c8:	d14b      	bne.n	800e662 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e5ca:	68bb      	ldr	r3, [r7, #8]
 800e5cc:	69db      	ldr	r3, [r3, #28]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d009      	beq.n	800e5e6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e5d2:	69bb      	ldr	r3, [r7, #24]
 800e5d4:	015a      	lsls	r2, r3, #5
 800e5d6:	69fb      	ldr	r3, [r7, #28]
 800e5d8:	4413      	add	r3, r2
 800e5da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e5de:	461a      	mov	r2, r3
 800e5e0:	68bb      	ldr	r3, [r7, #8]
 800e5e2:	69db      	ldr	r3, [r3, #28]
 800e5e4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e5e6:	68bb      	ldr	r3, [r7, #8]
 800e5e8:	791b      	ldrb	r3, [r3, #4]
 800e5ea:	2b01      	cmp	r3, #1
 800e5ec:	d128      	bne.n	800e640 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e5ee:	69fb      	ldr	r3, [r7, #28]
 800e5f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e5f4:	689b      	ldr	r3, [r3, #8]
 800e5f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d110      	bne.n	800e620 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e5fe:	69bb      	ldr	r3, [r7, #24]
 800e600:	015a      	lsls	r2, r3, #5
 800e602:	69fb      	ldr	r3, [r7, #28]
 800e604:	4413      	add	r3, r2
 800e606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	69ba      	ldr	r2, [r7, #24]
 800e60e:	0151      	lsls	r1, r2, #5
 800e610:	69fa      	ldr	r2, [r7, #28]
 800e612:	440a      	add	r2, r1
 800e614:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e618:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e61c:	6013      	str	r3, [r2, #0]
 800e61e:	e00f      	b.n	800e640 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e620:	69bb      	ldr	r3, [r7, #24]
 800e622:	015a      	lsls	r2, r3, #5
 800e624:	69fb      	ldr	r3, [r7, #28]
 800e626:	4413      	add	r3, r2
 800e628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	69ba      	ldr	r2, [r7, #24]
 800e630:	0151      	lsls	r1, r2, #5
 800e632:	69fa      	ldr	r2, [r7, #28]
 800e634:	440a      	add	r2, r1
 800e636:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e63a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e63e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e640:	69bb      	ldr	r3, [r7, #24]
 800e642:	015a      	lsls	r2, r3, #5
 800e644:	69fb      	ldr	r3, [r7, #28]
 800e646:	4413      	add	r3, r2
 800e648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	69ba      	ldr	r2, [r7, #24]
 800e650:	0151      	lsls	r1, r2, #5
 800e652:	69fa      	ldr	r2, [r7, #28]
 800e654:	440a      	add	r2, r1
 800e656:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e65a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e65e:	6013      	str	r3, [r2, #0]
 800e660:	e169      	b.n	800e936 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e662:	69bb      	ldr	r3, [r7, #24]
 800e664:	015a      	lsls	r2, r3, #5
 800e666:	69fb      	ldr	r3, [r7, #28]
 800e668:	4413      	add	r3, r2
 800e66a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	69ba      	ldr	r2, [r7, #24]
 800e672:	0151      	lsls	r1, r2, #5
 800e674:	69fa      	ldr	r2, [r7, #28]
 800e676:	440a      	add	r2, r1
 800e678:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e67c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e680:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e682:	68bb      	ldr	r3, [r7, #8]
 800e684:	791b      	ldrb	r3, [r3, #4]
 800e686:	2b01      	cmp	r3, #1
 800e688:	d015      	beq.n	800e6b6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	691b      	ldr	r3, [r3, #16]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	f000 8151 	beq.w	800e936 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e694:	69fb      	ldr	r3, [r7, #28]
 800e696:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e69a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	781b      	ldrb	r3, [r3, #0]
 800e6a0:	f003 030f 	and.w	r3, r3, #15
 800e6a4:	2101      	movs	r1, #1
 800e6a6:	fa01 f303 	lsl.w	r3, r1, r3
 800e6aa:	69f9      	ldr	r1, [r7, #28]
 800e6ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e6b0:	4313      	orrs	r3, r2
 800e6b2:	634b      	str	r3, [r1, #52]	@ 0x34
 800e6b4:	e13f      	b.n	800e936 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e6b6:	69fb      	ldr	r3, [r7, #28]
 800e6b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e6bc:	689b      	ldr	r3, [r3, #8]
 800e6be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d116      	bne.n	800e6f4 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e6c6:	69bb      	ldr	r3, [r7, #24]
 800e6c8:	015a      	lsls	r2, r3, #5
 800e6ca:	69fb      	ldr	r3, [r7, #28]
 800e6cc:	4413      	add	r3, r2
 800e6ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	69ba      	ldr	r2, [r7, #24]
 800e6d6:	0151      	lsls	r1, r2, #5
 800e6d8:	69fa      	ldr	r2, [r7, #28]
 800e6da:	440a      	add	r2, r1
 800e6dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e6e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e6e4:	6013      	str	r3, [r2, #0]
 800e6e6:	e015      	b.n	800e714 <USB_EPStartXfer+0x310>
 800e6e8:	e007ffff 	.word	0xe007ffff
 800e6ec:	fff80000 	.word	0xfff80000
 800e6f0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e6f4:	69bb      	ldr	r3, [r7, #24]
 800e6f6:	015a      	lsls	r2, r3, #5
 800e6f8:	69fb      	ldr	r3, [r7, #28]
 800e6fa:	4413      	add	r3, r2
 800e6fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	69ba      	ldr	r2, [r7, #24]
 800e704:	0151      	lsls	r1, r2, #5
 800e706:	69fa      	ldr	r2, [r7, #28]
 800e708:	440a      	add	r2, r1
 800e70a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e70e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e712:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	68d9      	ldr	r1, [r3, #12]
 800e718:	68bb      	ldr	r3, [r7, #8]
 800e71a:	781a      	ldrb	r2, [r3, #0]
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	691b      	ldr	r3, [r3, #16]
 800e720:	b298      	uxth	r0, r3
 800e722:	79fb      	ldrb	r3, [r7, #7]
 800e724:	9300      	str	r3, [sp, #0]
 800e726:	4603      	mov	r3, r0
 800e728:	68f8      	ldr	r0, [r7, #12]
 800e72a:	f000 f9b9 	bl	800eaa0 <USB_WritePacket>
 800e72e:	e102      	b.n	800e936 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e730:	69bb      	ldr	r3, [r7, #24]
 800e732:	015a      	lsls	r2, r3, #5
 800e734:	69fb      	ldr	r3, [r7, #28]
 800e736:	4413      	add	r3, r2
 800e738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e73c:	691a      	ldr	r2, [r3, #16]
 800e73e:	69bb      	ldr	r3, [r7, #24]
 800e740:	0159      	lsls	r1, r3, #5
 800e742:	69fb      	ldr	r3, [r7, #28]
 800e744:	440b      	add	r3, r1
 800e746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e74a:	4619      	mov	r1, r3
 800e74c:	4b7c      	ldr	r3, [pc, #496]	@ (800e940 <USB_EPStartXfer+0x53c>)
 800e74e:	4013      	ands	r3, r2
 800e750:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e752:	69bb      	ldr	r3, [r7, #24]
 800e754:	015a      	lsls	r2, r3, #5
 800e756:	69fb      	ldr	r3, [r7, #28]
 800e758:	4413      	add	r3, r2
 800e75a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e75e:	691a      	ldr	r2, [r3, #16]
 800e760:	69bb      	ldr	r3, [r7, #24]
 800e762:	0159      	lsls	r1, r3, #5
 800e764:	69fb      	ldr	r3, [r7, #28]
 800e766:	440b      	add	r3, r1
 800e768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e76c:	4619      	mov	r1, r3
 800e76e:	4b75      	ldr	r3, [pc, #468]	@ (800e944 <USB_EPStartXfer+0x540>)
 800e770:	4013      	ands	r3, r2
 800e772:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800e774:	69bb      	ldr	r3, [r7, #24]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d12f      	bne.n	800e7da <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	691b      	ldr	r3, [r3, #16]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d003      	beq.n	800e78a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	689a      	ldr	r2, [r3, #8]
 800e786:	68bb      	ldr	r3, [r7, #8]
 800e788:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800e78a:	68bb      	ldr	r3, [r7, #8]
 800e78c:	689a      	ldr	r2, [r3, #8]
 800e78e:	68bb      	ldr	r3, [r7, #8]
 800e790:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800e792:	69bb      	ldr	r3, [r7, #24]
 800e794:	015a      	lsls	r2, r3, #5
 800e796:	69fb      	ldr	r3, [r7, #28]
 800e798:	4413      	add	r3, r2
 800e79a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e79e:	691a      	ldr	r2, [r3, #16]
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	6a1b      	ldr	r3, [r3, #32]
 800e7a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e7a8:	69b9      	ldr	r1, [r7, #24]
 800e7aa:	0148      	lsls	r0, r1, #5
 800e7ac:	69f9      	ldr	r1, [r7, #28]
 800e7ae:	4401      	add	r1, r0
 800e7b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e7b8:	69bb      	ldr	r3, [r7, #24]
 800e7ba:	015a      	lsls	r2, r3, #5
 800e7bc:	69fb      	ldr	r3, [r7, #28]
 800e7be:	4413      	add	r3, r2
 800e7c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7c4:	691b      	ldr	r3, [r3, #16]
 800e7c6:	69ba      	ldr	r2, [r7, #24]
 800e7c8:	0151      	lsls	r1, r2, #5
 800e7ca:	69fa      	ldr	r2, [r7, #28]
 800e7cc:	440a      	add	r2, r1
 800e7ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e7d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e7d6:	6113      	str	r3, [r2, #16]
 800e7d8:	e05f      	b.n	800e89a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800e7da:	68bb      	ldr	r3, [r7, #8]
 800e7dc:	691b      	ldr	r3, [r3, #16]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d123      	bne.n	800e82a <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e7e2:	69bb      	ldr	r3, [r7, #24]
 800e7e4:	015a      	lsls	r2, r3, #5
 800e7e6:	69fb      	ldr	r3, [r7, #28]
 800e7e8:	4413      	add	r3, r2
 800e7ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7ee:	691a      	ldr	r2, [r3, #16]
 800e7f0:	68bb      	ldr	r3, [r7, #8]
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e7f8:	69b9      	ldr	r1, [r7, #24]
 800e7fa:	0148      	lsls	r0, r1, #5
 800e7fc:	69f9      	ldr	r1, [r7, #28]
 800e7fe:	4401      	add	r1, r0
 800e800:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e804:	4313      	orrs	r3, r2
 800e806:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e808:	69bb      	ldr	r3, [r7, #24]
 800e80a:	015a      	lsls	r2, r3, #5
 800e80c:	69fb      	ldr	r3, [r7, #28]
 800e80e:	4413      	add	r3, r2
 800e810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e814:	691b      	ldr	r3, [r3, #16]
 800e816:	69ba      	ldr	r2, [r7, #24]
 800e818:	0151      	lsls	r1, r2, #5
 800e81a:	69fa      	ldr	r2, [r7, #28]
 800e81c:	440a      	add	r2, r1
 800e81e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e822:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e826:	6113      	str	r3, [r2, #16]
 800e828:	e037      	b.n	800e89a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	691a      	ldr	r2, [r3, #16]
 800e82e:	68bb      	ldr	r3, [r7, #8]
 800e830:	689b      	ldr	r3, [r3, #8]
 800e832:	4413      	add	r3, r2
 800e834:	1e5a      	subs	r2, r3, #1
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	689b      	ldr	r3, [r3, #8]
 800e83a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e83e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	689b      	ldr	r3, [r3, #8]
 800e844:	8afa      	ldrh	r2, [r7, #22]
 800e846:	fb03 f202 	mul.w	r2, r3, r2
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e84e:	69bb      	ldr	r3, [r7, #24]
 800e850:	015a      	lsls	r2, r3, #5
 800e852:	69fb      	ldr	r3, [r7, #28]
 800e854:	4413      	add	r3, r2
 800e856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e85a:	691a      	ldr	r2, [r3, #16]
 800e85c:	8afb      	ldrh	r3, [r7, #22]
 800e85e:	04d9      	lsls	r1, r3, #19
 800e860:	4b39      	ldr	r3, [pc, #228]	@ (800e948 <USB_EPStartXfer+0x544>)
 800e862:	400b      	ands	r3, r1
 800e864:	69b9      	ldr	r1, [r7, #24]
 800e866:	0148      	lsls	r0, r1, #5
 800e868:	69f9      	ldr	r1, [r7, #28]
 800e86a:	4401      	add	r1, r0
 800e86c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e870:	4313      	orrs	r3, r2
 800e872:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800e874:	69bb      	ldr	r3, [r7, #24]
 800e876:	015a      	lsls	r2, r3, #5
 800e878:	69fb      	ldr	r3, [r7, #28]
 800e87a:	4413      	add	r3, r2
 800e87c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e880:	691a      	ldr	r2, [r3, #16]
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	6a1b      	ldr	r3, [r3, #32]
 800e886:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e88a:	69b9      	ldr	r1, [r7, #24]
 800e88c:	0148      	lsls	r0, r1, #5
 800e88e:	69f9      	ldr	r1, [r7, #28]
 800e890:	4401      	add	r1, r0
 800e892:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800e896:	4313      	orrs	r3, r2
 800e898:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800e89a:	79fb      	ldrb	r3, [r7, #7]
 800e89c:	2b01      	cmp	r3, #1
 800e89e:	d10d      	bne.n	800e8bc <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e8a0:	68bb      	ldr	r3, [r7, #8]
 800e8a2:	68db      	ldr	r3, [r3, #12]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d009      	beq.n	800e8bc <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e8a8:	68bb      	ldr	r3, [r7, #8]
 800e8aa:	68d9      	ldr	r1, [r3, #12]
 800e8ac:	69bb      	ldr	r3, [r7, #24]
 800e8ae:	015a      	lsls	r2, r3, #5
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	4413      	add	r3, r2
 800e8b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8b8:	460a      	mov	r2, r1
 800e8ba:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e8bc:	68bb      	ldr	r3, [r7, #8]
 800e8be:	791b      	ldrb	r3, [r3, #4]
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	d128      	bne.n	800e916 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e8c4:	69fb      	ldr	r3, [r7, #28]
 800e8c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8ca:	689b      	ldr	r3, [r3, #8]
 800e8cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d110      	bne.n	800e8f6 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e8d4:	69bb      	ldr	r3, [r7, #24]
 800e8d6:	015a      	lsls	r2, r3, #5
 800e8d8:	69fb      	ldr	r3, [r7, #28]
 800e8da:	4413      	add	r3, r2
 800e8dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	69ba      	ldr	r2, [r7, #24]
 800e8e4:	0151      	lsls	r1, r2, #5
 800e8e6:	69fa      	ldr	r2, [r7, #28]
 800e8e8:	440a      	add	r2, r1
 800e8ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e8ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800e8f2:	6013      	str	r3, [r2, #0]
 800e8f4:	e00f      	b.n	800e916 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e8f6:	69bb      	ldr	r3, [r7, #24]
 800e8f8:	015a      	lsls	r2, r3, #5
 800e8fa:	69fb      	ldr	r3, [r7, #28]
 800e8fc:	4413      	add	r3, r2
 800e8fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	69ba      	ldr	r2, [r7, #24]
 800e906:	0151      	lsls	r1, r2, #5
 800e908:	69fa      	ldr	r2, [r7, #28]
 800e90a:	440a      	add	r2, r1
 800e90c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e914:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e916:	69bb      	ldr	r3, [r7, #24]
 800e918:	015a      	lsls	r2, r3, #5
 800e91a:	69fb      	ldr	r3, [r7, #28]
 800e91c:	4413      	add	r3, r2
 800e91e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	69ba      	ldr	r2, [r7, #24]
 800e926:	0151      	lsls	r1, r2, #5
 800e928:	69fa      	ldr	r2, [r7, #28]
 800e92a:	440a      	add	r2, r1
 800e92c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e930:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800e934:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e936:	2300      	movs	r3, #0
}
 800e938:	4618      	mov	r0, r3
 800e93a:	3720      	adds	r7, #32
 800e93c:	46bd      	mov	sp, r7
 800e93e:	bd80      	pop	{r7, pc}
 800e940:	fff80000 	.word	0xfff80000
 800e944:	e007ffff 	.word	0xe007ffff
 800e948:	1ff80000 	.word	0x1ff80000

0800e94c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e94c:	b480      	push	{r7}
 800e94e:	b087      	sub	sp, #28
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]
 800e954:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e956:	2300      	movs	r3, #0
 800e958:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800e95a:	2300      	movs	r3, #0
 800e95c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	785b      	ldrb	r3, [r3, #1]
 800e966:	2b01      	cmp	r3, #1
 800e968:	d14a      	bne.n	800ea00 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	781b      	ldrb	r3, [r3, #0]
 800e96e:	015a      	lsls	r2, r3, #5
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	4413      	add	r3, r2
 800e974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e97e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e982:	f040 8086 	bne.w	800ea92 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	781b      	ldrb	r3, [r3, #0]
 800e98a:	015a      	lsls	r2, r3, #5
 800e98c:	693b      	ldr	r3, [r7, #16]
 800e98e:	4413      	add	r3, r2
 800e990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	683a      	ldr	r2, [r7, #0]
 800e998:	7812      	ldrb	r2, [r2, #0]
 800e99a:	0151      	lsls	r1, r2, #5
 800e99c:	693a      	ldr	r2, [r7, #16]
 800e99e:	440a      	add	r2, r1
 800e9a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e9a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e9a8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	015a      	lsls	r2, r3, #5
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	4413      	add	r3, r2
 800e9b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	683a      	ldr	r2, [r7, #0]
 800e9bc:	7812      	ldrb	r2, [r2, #0]
 800e9be:	0151      	lsls	r1, r2, #5
 800e9c0:	693a      	ldr	r2, [r7, #16]
 800e9c2:	440a      	add	r2, r1
 800e9c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e9c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e9cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	3301      	adds	r3, #1
 800e9d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800e9da:	4293      	cmp	r3, r2
 800e9dc:	d902      	bls.n	800e9e4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800e9de:	2301      	movs	r3, #1
 800e9e0:	75fb      	strb	r3, [r7, #23]
          break;
 800e9e2:	e056      	b.n	800ea92 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	781b      	ldrb	r3, [r3, #0]
 800e9e8:	015a      	lsls	r2, r3, #5
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	4413      	add	r3, r2
 800e9ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e9f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e9fc:	d0e7      	beq.n	800e9ce <USB_EPStopXfer+0x82>
 800e9fe:	e048      	b.n	800ea92 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	781b      	ldrb	r3, [r3, #0]
 800ea04:	015a      	lsls	r2, r3, #5
 800ea06:	693b      	ldr	r3, [r7, #16]
 800ea08:	4413      	add	r3, r2
 800ea0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea18:	d13b      	bne.n	800ea92 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	781b      	ldrb	r3, [r3, #0]
 800ea1e:	015a      	lsls	r2, r3, #5
 800ea20:	693b      	ldr	r3, [r7, #16]
 800ea22:	4413      	add	r3, r2
 800ea24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	683a      	ldr	r2, [r7, #0]
 800ea2c:	7812      	ldrb	r2, [r2, #0]
 800ea2e:	0151      	lsls	r1, r2, #5
 800ea30:	693a      	ldr	r2, [r7, #16]
 800ea32:	440a      	add	r2, r1
 800ea34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea38:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ea3c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	781b      	ldrb	r3, [r3, #0]
 800ea42:	015a      	lsls	r2, r3, #5
 800ea44:	693b      	ldr	r3, [r7, #16]
 800ea46:	4413      	add	r3, r2
 800ea48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	683a      	ldr	r2, [r7, #0]
 800ea50:	7812      	ldrb	r2, [r2, #0]
 800ea52:	0151      	lsls	r1, r2, #5
 800ea54:	693a      	ldr	r2, [r7, #16]
 800ea56:	440a      	add	r2, r1
 800ea58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ea5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea60:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	3301      	adds	r3, #1
 800ea66:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	d902      	bls.n	800ea78 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ea72:	2301      	movs	r3, #1
 800ea74:	75fb      	strb	r3, [r7, #23]
          break;
 800ea76:	e00c      	b.n	800ea92 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	015a      	lsls	r2, r3, #5
 800ea7e:	693b      	ldr	r3, [r7, #16]
 800ea80:	4413      	add	r3, r2
 800ea82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea90:	d0e7      	beq.n	800ea62 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ea92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	371c      	adds	r7, #28
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9e:	4770      	bx	lr

0800eaa0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800eaa0:	b480      	push	{r7}
 800eaa2:	b089      	sub	sp, #36	@ 0x24
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	60f8      	str	r0, [r7, #12]
 800eaa8:	60b9      	str	r1, [r7, #8]
 800eaaa:	4611      	mov	r1, r2
 800eaac:	461a      	mov	r2, r3
 800eaae:	460b      	mov	r3, r1
 800eab0:	71fb      	strb	r3, [r7, #7]
 800eab2:	4613      	mov	r3, r2
 800eab4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800eabe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d123      	bne.n	800eb0e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800eac6:	88bb      	ldrh	r3, [r7, #4]
 800eac8:	3303      	adds	r3, #3
 800eaca:	089b      	lsrs	r3, r3, #2
 800eacc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800eace:	2300      	movs	r3, #0
 800ead0:	61bb      	str	r3, [r7, #24]
 800ead2:	e018      	b.n	800eb06 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ead4:	79fb      	ldrb	r3, [r7, #7]
 800ead6:	031a      	lsls	r2, r3, #12
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	4413      	add	r3, r2
 800eadc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eae0:	461a      	mov	r2, r3
 800eae2:	69fb      	ldr	r3, [r7, #28]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800eae8:	69fb      	ldr	r3, [r7, #28]
 800eaea:	3301      	adds	r3, #1
 800eaec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800eaee:	69fb      	ldr	r3, [r7, #28]
 800eaf0:	3301      	adds	r3, #1
 800eaf2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800eaf4:	69fb      	ldr	r3, [r7, #28]
 800eaf6:	3301      	adds	r3, #1
 800eaf8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800eafa:	69fb      	ldr	r3, [r7, #28]
 800eafc:	3301      	adds	r3, #1
 800eafe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800eb00:	69bb      	ldr	r3, [r7, #24]
 800eb02:	3301      	adds	r3, #1
 800eb04:	61bb      	str	r3, [r7, #24]
 800eb06:	69ba      	ldr	r2, [r7, #24]
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	429a      	cmp	r2, r3
 800eb0c:	d3e2      	bcc.n	800ead4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800eb0e:	2300      	movs	r3, #0
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	3724      	adds	r7, #36	@ 0x24
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	4770      	bx	lr

0800eb1c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800eb1c:	b480      	push	{r7}
 800eb1e:	b08b      	sub	sp, #44	@ 0x2c
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	60f8      	str	r0, [r7, #12]
 800eb24:	60b9      	str	r1, [r7, #8]
 800eb26:	4613      	mov	r3, r2
 800eb28:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800eb32:	88fb      	ldrh	r3, [r7, #6]
 800eb34:	089b      	lsrs	r3, r3, #2
 800eb36:	b29b      	uxth	r3, r3
 800eb38:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800eb3a:	88fb      	ldrh	r3, [r7, #6]
 800eb3c:	f003 0303 	and.w	r3, r3, #3
 800eb40:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800eb42:	2300      	movs	r3, #0
 800eb44:	623b      	str	r3, [r7, #32]
 800eb46:	e014      	b.n	800eb72 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800eb48:	69bb      	ldr	r3, [r7, #24]
 800eb4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eb4e:	681a      	ldr	r2, [r3, #0]
 800eb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb52:	601a      	str	r2, [r3, #0]
    pDest++;
 800eb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb56:	3301      	adds	r3, #1
 800eb58:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800eb5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb5c:	3301      	adds	r3, #1
 800eb5e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800eb60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb62:	3301      	adds	r3, #1
 800eb64:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800eb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb68:	3301      	adds	r3, #1
 800eb6a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800eb6c:	6a3b      	ldr	r3, [r7, #32]
 800eb6e:	3301      	adds	r3, #1
 800eb70:	623b      	str	r3, [r7, #32]
 800eb72:	6a3a      	ldr	r2, [r7, #32]
 800eb74:	697b      	ldr	r3, [r7, #20]
 800eb76:	429a      	cmp	r2, r3
 800eb78:	d3e6      	bcc.n	800eb48 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800eb7a:	8bfb      	ldrh	r3, [r7, #30]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d01e      	beq.n	800ebbe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800eb80:	2300      	movs	r3, #0
 800eb82:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800eb84:	69bb      	ldr	r3, [r7, #24]
 800eb86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eb8a:	461a      	mov	r2, r3
 800eb8c:	f107 0310 	add.w	r3, r7, #16
 800eb90:	6812      	ldr	r2, [r2, #0]
 800eb92:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800eb94:	693a      	ldr	r2, [r7, #16]
 800eb96:	6a3b      	ldr	r3, [r7, #32]
 800eb98:	b2db      	uxtb	r3, r3
 800eb9a:	00db      	lsls	r3, r3, #3
 800eb9c:	fa22 f303 	lsr.w	r3, r2, r3
 800eba0:	b2da      	uxtb	r2, r3
 800eba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eba4:	701a      	strb	r2, [r3, #0]
      i++;
 800eba6:	6a3b      	ldr	r3, [r7, #32]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	623b      	str	r3, [r7, #32]
      pDest++;
 800ebac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebae:	3301      	adds	r3, #1
 800ebb0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800ebb2:	8bfb      	ldrh	r3, [r7, #30]
 800ebb4:	3b01      	subs	r3, #1
 800ebb6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ebb8:	8bfb      	ldrh	r3, [r7, #30]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d1ea      	bne.n	800eb94 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ebbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	372c      	adds	r7, #44	@ 0x2c
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebca:	4770      	bx	lr

0800ebcc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ebcc:	b480      	push	{r7}
 800ebce:	b085      	sub	sp, #20
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	6078      	str	r0, [r7, #4]
 800ebd4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	781b      	ldrb	r3, [r3, #0]
 800ebde:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	785b      	ldrb	r3, [r3, #1]
 800ebe4:	2b01      	cmp	r3, #1
 800ebe6:	d12c      	bne.n	800ec42 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	015a      	lsls	r2, r3, #5
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	4413      	add	r3, r2
 800ebf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	db12      	blt.n	800ec20 <USB_EPSetStall+0x54>
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d00f      	beq.n	800ec20 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ec00:	68bb      	ldr	r3, [r7, #8]
 800ec02:	015a      	lsls	r2, r3, #5
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	4413      	add	r3, r2
 800ec08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	68ba      	ldr	r2, [r7, #8]
 800ec10:	0151      	lsls	r1, r2, #5
 800ec12:	68fa      	ldr	r2, [r7, #12]
 800ec14:	440a      	add	r2, r1
 800ec16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ec1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ec1e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	015a      	lsls	r2, r3, #5
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	4413      	add	r3, r2
 800ec28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	68ba      	ldr	r2, [r7, #8]
 800ec30:	0151      	lsls	r1, r2, #5
 800ec32:	68fa      	ldr	r2, [r7, #12]
 800ec34:	440a      	add	r2, r1
 800ec36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ec3a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ec3e:	6013      	str	r3, [r2, #0]
 800ec40:	e02b      	b.n	800ec9a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ec42:	68bb      	ldr	r3, [r7, #8]
 800ec44:	015a      	lsls	r2, r3, #5
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	4413      	add	r3, r2
 800ec4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	db12      	blt.n	800ec7a <USB_EPSetStall+0xae>
 800ec54:	68bb      	ldr	r3, [r7, #8]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d00f      	beq.n	800ec7a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	015a      	lsls	r2, r3, #5
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	4413      	add	r3, r2
 800ec62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	68ba      	ldr	r2, [r7, #8]
 800ec6a:	0151      	lsls	r1, r2, #5
 800ec6c:	68fa      	ldr	r2, [r7, #12]
 800ec6e:	440a      	add	r2, r1
 800ec70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec74:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ec78:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ec7a:	68bb      	ldr	r3, [r7, #8]
 800ec7c:	015a      	lsls	r2, r3, #5
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	4413      	add	r3, r2
 800ec82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	68ba      	ldr	r2, [r7, #8]
 800ec8a:	0151      	lsls	r1, r2, #5
 800ec8c:	68fa      	ldr	r2, [r7, #12]
 800ec8e:	440a      	add	r2, r1
 800ec90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ec98:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ec9a:	2300      	movs	r3, #0
}
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	3714      	adds	r7, #20
 800eca0:	46bd      	mov	sp, r7
 800eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca6:	4770      	bx	lr

0800eca8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b085      	sub	sp, #20
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
 800ecb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	781b      	ldrb	r3, [r3, #0]
 800ecba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	785b      	ldrb	r3, [r3, #1]
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d128      	bne.n	800ed16 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ecc4:	68bb      	ldr	r3, [r7, #8]
 800ecc6:	015a      	lsls	r2, r3, #5
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	4413      	add	r3, r2
 800eccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	68ba      	ldr	r2, [r7, #8]
 800ecd4:	0151      	lsls	r1, r2, #5
 800ecd6:	68fa      	ldr	r2, [r7, #12]
 800ecd8:	440a      	add	r2, r1
 800ecda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ecde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ece2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	791b      	ldrb	r3, [r3, #4]
 800ece8:	2b03      	cmp	r3, #3
 800ecea:	d003      	beq.n	800ecf4 <USB_EPClearStall+0x4c>
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	791b      	ldrb	r3, [r3, #4]
 800ecf0:	2b02      	cmp	r3, #2
 800ecf2:	d138      	bne.n	800ed66 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	015a      	lsls	r2, r3, #5
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	4413      	add	r3, r2
 800ecfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	68ba      	ldr	r2, [r7, #8]
 800ed04:	0151      	lsls	r1, r2, #5
 800ed06:	68fa      	ldr	r2, [r7, #12]
 800ed08:	440a      	add	r2, r1
 800ed0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed12:	6013      	str	r3, [r2, #0]
 800ed14:	e027      	b.n	800ed66 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ed16:	68bb      	ldr	r3, [r7, #8]
 800ed18:	015a      	lsls	r2, r3, #5
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	4413      	add	r3, r2
 800ed1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	68ba      	ldr	r2, [r7, #8]
 800ed26:	0151      	lsls	r1, r2, #5
 800ed28:	68fa      	ldr	r2, [r7, #12]
 800ed2a:	440a      	add	r2, r1
 800ed2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ed34:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	791b      	ldrb	r3, [r3, #4]
 800ed3a:	2b03      	cmp	r3, #3
 800ed3c:	d003      	beq.n	800ed46 <USB_EPClearStall+0x9e>
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	791b      	ldrb	r3, [r3, #4]
 800ed42:	2b02      	cmp	r3, #2
 800ed44:	d10f      	bne.n	800ed66 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	015a      	lsls	r2, r3, #5
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	4413      	add	r3, r2
 800ed4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	68ba      	ldr	r2, [r7, #8]
 800ed56:	0151      	lsls	r1, r2, #5
 800ed58:	68fa      	ldr	r2, [r7, #12]
 800ed5a:	440a      	add	r2, r1
 800ed5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed64:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ed66:	2300      	movs	r3, #0
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3714      	adds	r7, #20
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed72:	4770      	bx	lr

0800ed74 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ed74:	b480      	push	{r7}
 800ed76:	b085      	sub	sp, #20
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	460b      	mov	r3, r1
 800ed7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	68fa      	ldr	r2, [r7, #12]
 800ed8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ed92:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ed96:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed9e:	681a      	ldr	r2, [r3, #0]
 800eda0:	78fb      	ldrb	r3, [r7, #3]
 800eda2:	011b      	lsls	r3, r3, #4
 800eda4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800eda8:	68f9      	ldr	r1, [r7, #12]
 800edaa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800edae:	4313      	orrs	r3, r2
 800edb0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800edb2:	2300      	movs	r3, #0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3714      	adds	r7, #20
 800edb8:	46bd      	mov	sp, r7
 800edba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbe:	4770      	bx	lr

0800edc0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800edc0:	b480      	push	{r7}
 800edc2:	b085      	sub	sp, #20
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	68fa      	ldr	r2, [r7, #12]
 800edd6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800edda:	f023 0303 	bic.w	r3, r3, #3
 800edde:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ede6:	685b      	ldr	r3, [r3, #4]
 800ede8:	68fa      	ldr	r2, [r7, #12]
 800edea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800edee:	f023 0302 	bic.w	r3, r3, #2
 800edf2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800edf4:	2300      	movs	r3, #0
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3714      	adds	r7, #20
 800edfa:	46bd      	mov	sp, r7
 800edfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee00:	4770      	bx	lr

0800ee02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ee02:	b480      	push	{r7}
 800ee04:	b085      	sub	sp, #20
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	68fa      	ldr	r2, [r7, #12]
 800ee18:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ee1c:	f023 0303 	bic.w	r3, r3, #3
 800ee20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee28:	685b      	ldr	r3, [r3, #4]
 800ee2a:	68fa      	ldr	r2, [r7, #12]
 800ee2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ee30:	f043 0302 	orr.w	r3, r3, #2
 800ee34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ee36:	2300      	movs	r3, #0
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	3714      	adds	r7, #20
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr

0800ee44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ee44:	b480      	push	{r7}
 800ee46:	b085      	sub	sp, #20
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	695b      	ldr	r3, [r3, #20]
 800ee50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	699b      	ldr	r3, [r3, #24]
 800ee56:	68fa      	ldr	r2, [r7, #12]
 800ee58:	4013      	ands	r3, r2
 800ee5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ee5c:	68fb      	ldr	r3, [r7, #12]
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3714      	adds	r7, #20
 800ee62:	46bd      	mov	sp, r7
 800ee64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee68:	4770      	bx	lr

0800ee6a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800ee6a:	b480      	push	{r7}
 800ee6c:	b085      	sub	sp, #20
 800ee6e:	af00      	add	r7, sp, #0
 800ee70:	6078      	str	r0, [r7, #4]
 800ee72:	460b      	mov	r3, r1
 800ee74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800ee7a:	78fb      	ldrb	r3, [r7, #3]
 800ee7c:	015a      	lsls	r2, r3, #5
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	4413      	add	r3, r2
 800ee82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee86:	689b      	ldr	r3, [r3, #8]
 800ee88:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800ee8a:	78fb      	ldrb	r3, [r7, #3]
 800ee8c:	015a      	lsls	r2, r3, #5
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	4413      	add	r3, r2
 800ee92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ee96:	68db      	ldr	r3, [r3, #12]
 800ee98:	68ba      	ldr	r2, [r7, #8]
 800ee9a:	4013      	ands	r3, r2
 800ee9c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ee9e:	68bb      	ldr	r3, [r7, #8]
}
 800eea0:	4618      	mov	r0, r3
 800eea2:	3714      	adds	r7, #20
 800eea4:	46bd      	mov	sp, r7
 800eea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeaa:	4770      	bx	lr

0800eeac <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800eeac:	b480      	push	{r7}
 800eeae:	b085      	sub	sp, #20
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eebe:	699b      	ldr	r3, [r3, #24]
 800eec0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eec8:	69db      	ldr	r3, [r3, #28]
 800eeca:	68ba      	ldr	r2, [r7, #8]
 800eecc:	4013      	ands	r3, r2
 800eece:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	0c1b      	lsrs	r3, r3, #16
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3714      	adds	r7, #20
 800eed8:	46bd      	mov	sp, r7
 800eeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eede:	4770      	bx	lr

0800eee0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eef2:	699b      	ldr	r3, [r3, #24]
 800eef4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eefc:	69db      	ldr	r3, [r3, #28]
 800eefe:	68ba      	ldr	r2, [r7, #8]
 800ef00:	4013      	ands	r3, r2
 800ef02:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ef04:	68bb      	ldr	r3, [r7, #8]
 800ef06:	b29b      	uxth	r3, r3
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3714      	adds	r7, #20
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b085      	sub	sp, #20
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ef24:	78fb      	ldrb	r3, [r7, #3]
 800ef26:	015a      	lsls	r2, r3, #5
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	4413      	add	r3, r2
 800ef2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef30:	689b      	ldr	r3, [r3, #8]
 800ef32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef3a:	695b      	ldr	r3, [r3, #20]
 800ef3c:	68ba      	ldr	r2, [r7, #8]
 800ef3e:	4013      	ands	r3, r2
 800ef40:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ef42:	68bb      	ldr	r3, [r7, #8]
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3714      	adds	r7, #20
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4e:	4770      	bx	lr

0800ef50 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ef50:	b480      	push	{r7}
 800ef52:	b087      	sub	sp, #28
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
 800ef58:	460b      	mov	r3, r1
 800ef5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ef60:	697b      	ldr	r3, [r7, #20]
 800ef62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef66:	691b      	ldr	r3, [r3, #16]
 800ef68:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ef6a:	697b      	ldr	r3, [r7, #20]
 800ef6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef72:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ef74:	78fb      	ldrb	r3, [r7, #3]
 800ef76:	f003 030f 	and.w	r3, r3, #15
 800ef7a:	68fa      	ldr	r2, [r7, #12]
 800ef7c:	fa22 f303 	lsr.w	r3, r2, r3
 800ef80:	01db      	lsls	r3, r3, #7
 800ef82:	b2db      	uxtb	r3, r3
 800ef84:	693a      	ldr	r2, [r7, #16]
 800ef86:	4313      	orrs	r3, r2
 800ef88:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ef8a:	78fb      	ldrb	r3, [r7, #3]
 800ef8c:	015a      	lsls	r2, r3, #5
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	4413      	add	r3, r2
 800ef92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef96:	689b      	ldr	r3, [r3, #8]
 800ef98:	693a      	ldr	r2, [r7, #16]
 800ef9a:	4013      	ands	r3, r2
 800ef9c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ef9e:	68bb      	ldr	r3, [r7, #8]
}
 800efa0:	4618      	mov	r0, r3
 800efa2:	371c      	adds	r7, #28
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr

0800efac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800efac:	b480      	push	{r7}
 800efae:	b083      	sub	sp, #12
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	695b      	ldr	r3, [r3, #20]
 800efb8:	f003 0301 	and.w	r3, r3, #1
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	370c      	adds	r7, #12
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr

0800efc8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800efc8:	b480      	push	{r7}
 800efca:	b085      	sub	sp, #20
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efda:	681a      	ldr	r2, [r3, #0]
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efe2:	4619      	mov	r1, r3
 800efe4:	4b09      	ldr	r3, [pc, #36]	@ (800f00c <USB_ActivateSetup+0x44>)
 800efe6:	4013      	ands	r3, r2
 800efe8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eff0:	685b      	ldr	r3, [r3, #4]
 800eff2:	68fa      	ldr	r2, [r7, #12]
 800eff4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800effc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800effe:	2300      	movs	r3, #0
}
 800f000:	4618      	mov	r0, r3
 800f002:	3714      	adds	r7, #20
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr
 800f00c:	fffff800 	.word	0xfffff800

0800f010 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800f010:	b480      	push	{r7}
 800f012:	b087      	sub	sp, #28
 800f014:	af00      	add	r7, sp, #0
 800f016:	60f8      	str	r0, [r7, #12]
 800f018:	460b      	mov	r3, r1
 800f01a:	607a      	str	r2, [r7, #4]
 800f01c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	333c      	adds	r3, #60	@ 0x3c
 800f026:	3304      	adds	r3, #4
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f02c:	693b      	ldr	r3, [r7, #16]
 800f02e:	4a26      	ldr	r2, [pc, #152]	@ (800f0c8 <USB_EP0_OutStart+0xb8>)
 800f030:	4293      	cmp	r3, r2
 800f032:	d90a      	bls.n	800f04a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f034:	697b      	ldr	r3, [r7, #20]
 800f036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f040:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f044:	d101      	bne.n	800f04a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f046:	2300      	movs	r3, #0
 800f048:	e037      	b.n	800f0ba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f04a:	697b      	ldr	r3, [r7, #20]
 800f04c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f050:	461a      	mov	r2, r3
 800f052:	2300      	movs	r3, #0
 800f054:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f056:	697b      	ldr	r3, [r7, #20]
 800f058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f05c:	691b      	ldr	r3, [r3, #16]
 800f05e:	697a      	ldr	r2, [r7, #20]
 800f060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f064:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f068:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f070:	691b      	ldr	r3, [r3, #16]
 800f072:	697a      	ldr	r2, [r7, #20]
 800f074:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f078:	f043 0318 	orr.w	r3, r3, #24
 800f07c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f07e:	697b      	ldr	r3, [r7, #20]
 800f080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f084:	691b      	ldr	r3, [r3, #16]
 800f086:	697a      	ldr	r2, [r7, #20]
 800f088:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f08c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f090:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f092:	7afb      	ldrb	r3, [r7, #11]
 800f094:	2b01      	cmp	r3, #1
 800f096:	d10f      	bne.n	800f0b8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f098:	697b      	ldr	r3, [r7, #20]
 800f09a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f09e:	461a      	mov	r2, r3
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	697a      	ldr	r2, [r7, #20]
 800f0ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f0b2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f0b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f0b8:	2300      	movs	r3, #0
}
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	371c      	adds	r7, #28
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	4f54300a 	.word	0x4f54300a

0800f0cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b085      	sub	sp, #20
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	3301      	adds	r3, #1
 800f0dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f0e4:	d901      	bls.n	800f0ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f0e6:	2303      	movs	r3, #3
 800f0e8:	e01b      	b.n	800f122 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	691b      	ldr	r3, [r3, #16]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	daf2      	bge.n	800f0d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	691b      	ldr	r3, [r3, #16]
 800f0fa:	f043 0201 	orr.w	r2, r3, #1
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	3301      	adds	r3, #1
 800f106:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f10e:	d901      	bls.n	800f114 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f110:	2303      	movs	r3, #3
 800f112:	e006      	b.n	800f122 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	691b      	ldr	r3, [r3, #16]
 800f118:	f003 0301 	and.w	r3, r3, #1
 800f11c:	2b01      	cmp	r3, #1
 800f11e:	d0f0      	beq.n	800f102 <USB_CoreReset+0x36>

  return HAL_OK;
 800f120:	2300      	movs	r3, #0
}
 800f122:	4618      	mov	r0, r3
 800f124:	3714      	adds	r7, #20
 800f126:	46bd      	mov	sp, r7
 800f128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12c:	4770      	bx	lr
	...

0800f130 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f130:	b084      	sub	sp, #16
 800f132:	b580      	push	{r7, lr}
 800f134:	b086      	sub	sp, #24
 800f136:	af00      	add	r7, sp, #0
 800f138:	6078      	str	r0, [r7, #4]
 800f13a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800f13e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f142:	2300      	movs	r3, #0
 800f144:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f150:	461a      	mov	r2, r3
 800f152:	2300      	movs	r3, #0
 800f154:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f15a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f166:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	68db      	ldr	r3, [r3, #12]
 800f172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f176:	2b00      	cmp	r3, #0
 800f178:	d119      	bne.n	800f1ae <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800f17a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d10a      	bne.n	800f198 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	68fa      	ldr	r2, [r7, #12]
 800f18c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f190:	f043 0304 	orr.w	r3, r3, #4
 800f194:	6013      	str	r3, [r2, #0]
 800f196:	e014      	b.n	800f1c2 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	68fa      	ldr	r2, [r7, #12]
 800f1a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f1a6:	f023 0304 	bic.w	r3, r3, #4
 800f1aa:	6013      	str	r3, [r2, #0]
 800f1ac:	e009      	b.n	800f1c2 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	68fa      	ldr	r2, [r7, #12]
 800f1b8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f1bc:	f023 0304 	bic.w	r3, r3, #4
 800f1c0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f1c2:	2110      	movs	r1, #16
 800f1c4:	6878      	ldr	r0, [r7, #4]
 800f1c6:	f7fe ff1b 	bl	800e000 <USB_FlushTxFifo>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d001      	beq.n	800f1d4 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 800f1d0:	2301      	movs	r3, #1
 800f1d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7fe ff45 	bl	800e064 <USB_FlushRxFifo>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d001      	beq.n	800f1e4 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 800f1e0:	2301      	movs	r3, #1
 800f1e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	613b      	str	r3, [r7, #16]
 800f1e8:	e015      	b.n	800f216 <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800f1ea:	693b      	ldr	r3, [r7, #16]
 800f1ec:	015a      	lsls	r2, r3, #5
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	4413      	add	r3, r2
 800f1f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f1f6:	461a      	mov	r2, r3
 800f1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800f1fc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800f1fe:	693b      	ldr	r3, [r7, #16]
 800f200:	015a      	lsls	r2, r3, #5
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	4413      	add	r3, r2
 800f206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f20a:	461a      	mov	r2, r3
 800f20c:	2300      	movs	r3, #0
 800f20e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	3301      	adds	r3, #1
 800f214:	613b      	str	r3, [r7, #16]
 800f216:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f21a:	461a      	mov	r2, r3
 800f21c:	693b      	ldr	r3, [r7, #16]
 800f21e:	4293      	cmp	r3, r2
 800f220:	d3e3      	bcc.n	800f1ea <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	2200      	movs	r2, #0
 800f226:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	f04f 32ff 	mov.w	r2, #4294967295
 800f22e:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f236:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4a0f      	ldr	r2, [pc, #60]	@ (800f278 <USB_HostInit+0x148>)
 800f23c:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	4a0e      	ldr	r2, [pc, #56]	@ (800f27c <USB_HostInit+0x14c>)
 800f242:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f246:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d105      	bne.n	800f25a <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	699b      	ldr	r3, [r3, #24]
 800f252:	f043 0210 	orr.w	r2, r3, #16
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	699a      	ldr	r2, [r3, #24]
 800f25e:	4b08      	ldr	r3, [pc, #32]	@ (800f280 <USB_HostInit+0x150>)
 800f260:	4313      	orrs	r3, r2
 800f262:	687a      	ldr	r2, [r7, #4]
 800f264:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800f266:	7dfb      	ldrb	r3, [r7, #23]
}
 800f268:	4618      	mov	r0, r3
 800f26a:	3718      	adds	r7, #24
 800f26c:	46bd      	mov	sp, r7
 800f26e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f272:	b004      	add	sp, #16
 800f274:	4770      	bx	lr
 800f276:	bf00      	nop
 800f278:	01000200 	.word	0x01000200
 800f27c:	00e00300 	.word	0x00e00300
 800f280:	a3200008 	.word	0xa3200008

0800f284 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800f284:	b480      	push	{r7}
 800f286:	b085      	sub	sp, #20
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
 800f28c:	460b      	mov	r3, r1
 800f28e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	68fa      	ldr	r2, [r7, #12]
 800f29e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800f2a2:	f023 0303 	bic.w	r3, r3, #3
 800f2a6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f2ae:	681a      	ldr	r2, [r3, #0]
 800f2b0:	78fb      	ldrb	r3, [r7, #3]
 800f2b2:	f003 0303 	and.w	r3, r3, #3
 800f2b6:	68f9      	ldr	r1, [r7, #12]
 800f2b8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800f2bc:	4313      	orrs	r3, r2
 800f2be:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800f2c0:	78fb      	ldrb	r3, [r7, #3]
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d107      	bne.n	800f2d6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f2cc:	461a      	mov	r2, r3
 800f2ce:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800f2d2:	6053      	str	r3, [r2, #4]
 800f2d4:	e00c      	b.n	800f2f0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800f2d6:	78fb      	ldrb	r3, [r7, #3]
 800f2d8:	2b02      	cmp	r3, #2
 800f2da:	d107      	bne.n	800f2ec <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f2e2:	461a      	mov	r2, r3
 800f2e4:	f241 7370 	movw	r3, #6000	@ 0x1770
 800f2e8:	6053      	str	r3, [r2, #4]
 800f2ea:	e001      	b.n	800f2f0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800f2ec:	2301      	movs	r3, #1
 800f2ee:	e000      	b.n	800f2f2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800f2f0:	2300      	movs	r3, #0
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3714      	adds	r7, #20
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr

0800f2fe <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800f2fe:	b580      	push	{r7, lr}
 800f300:	b084      	sub	sp, #16
 800f302:	af00      	add	r7, sp, #0
 800f304:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800f30a:	2300      	movs	r3, #0
 800f30c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800f318:	68bb      	ldr	r3, [r7, #8]
 800f31a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800f31e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	68fa      	ldr	r2, [r7, #12]
 800f324:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f32c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800f32e:	2064      	movs	r0, #100	@ 0x64
 800f330:	f7f1 fa56 	bl	80007e0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	68fa      	ldr	r2, [r7, #12]
 800f338:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f33c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f340:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800f342:	200a      	movs	r0, #10
 800f344:	f7f1 fa4c 	bl	80007e0 <HAL_Delay>

  return HAL_OK;
 800f348:	2300      	movs	r3, #0
}
 800f34a:	4618      	mov	r0, r3
 800f34c:	3710      	adds	r7, #16
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800f352:	b480      	push	{r7}
 800f354:	b085      	sub	sp, #20
 800f356:	af00      	add	r7, sp, #0
 800f358:	6078      	str	r0, [r7, #4]
 800f35a:	460b      	mov	r3, r1
 800f35c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800f362:	2300      	movs	r3, #0
 800f364:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800f370:	68bb      	ldr	r3, [r7, #8]
 800f372:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800f376:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d109      	bne.n	800f396 <USB_DriveVbus+0x44>
 800f382:	78fb      	ldrb	r3, [r7, #3]
 800f384:	2b01      	cmp	r3, #1
 800f386:	d106      	bne.n	800f396 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	68fa      	ldr	r2, [r7, #12]
 800f38c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f390:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800f394:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f39c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f3a0:	d109      	bne.n	800f3b6 <USB_DriveVbus+0x64>
 800f3a2:	78fb      	ldrb	r3, [r7, #3]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d106      	bne.n	800f3b6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	68fa      	ldr	r2, [r7, #12]
 800f3ac:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800f3b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f3b4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800f3b6:	2300      	movs	r3, #0
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3714      	adds	r7, #20
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c2:	4770      	bx	lr

0800f3c4 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b085      	sub	sp, #20
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800f3de:	68bb      	ldr	r3, [r7, #8]
 800f3e0:	0c5b      	lsrs	r3, r3, #17
 800f3e2:	f003 0303 	and.w	r3, r3, #3
}
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	3714      	adds	r7, #20
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f0:	4770      	bx	lr

0800f3f2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800f3f2:	b480      	push	{r7}
 800f3f4:	b085      	sub	sp, #20
 800f3f6:	af00      	add	r7, sp, #0
 800f3f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f404:	689b      	ldr	r3, [r3, #8]
 800f406:	b29b      	uxth	r3, r3
}
 800f408:	4618      	mov	r0, r3
 800f40a:	3714      	adds	r7, #20
 800f40c:	46bd      	mov	sp, r7
 800f40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f412:	4770      	bx	lr

0800f414 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b088      	sub	sp, #32
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
 800f41c:	4608      	mov	r0, r1
 800f41e:	4611      	mov	r1, r2
 800f420:	461a      	mov	r2, r3
 800f422:	4603      	mov	r3, r0
 800f424:	70fb      	strb	r3, [r7, #3]
 800f426:	460b      	mov	r3, r1
 800f428:	70bb      	strb	r3, [r7, #2]
 800f42a:	4613      	mov	r3, r2
 800f42c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800f42e:	2300      	movs	r3, #0
 800f430:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800f436:	78fb      	ldrb	r3, [r7, #3]
 800f438:	015a      	lsls	r2, r3, #5
 800f43a:	693b      	ldr	r3, [r7, #16]
 800f43c:	4413      	add	r3, r2
 800f43e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f442:	461a      	mov	r2, r3
 800f444:	f04f 33ff 	mov.w	r3, #4294967295
 800f448:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800f44a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f44e:	2b03      	cmp	r3, #3
 800f450:	d878      	bhi.n	800f544 <USB_HC_Init+0x130>
 800f452:	a201      	add	r2, pc, #4	@ (adr r2, 800f458 <USB_HC_Init+0x44>)
 800f454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f458:	0800f469 	.word	0x0800f469
 800f45c:	0800f507 	.word	0x0800f507
 800f460:	0800f469 	.word	0x0800f469
 800f464:	0800f4c9 	.word	0x0800f4c9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800f468:	78fb      	ldrb	r3, [r7, #3]
 800f46a:	015a      	lsls	r2, r3, #5
 800f46c:	693b      	ldr	r3, [r7, #16]
 800f46e:	4413      	add	r3, r2
 800f470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f474:	461a      	mov	r2, r3
 800f476:	f240 439d 	movw	r3, #1181	@ 0x49d
 800f47a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800f47c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f480:	2b00      	cmp	r3, #0
 800f482:	da10      	bge.n	800f4a6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800f484:	78fb      	ldrb	r3, [r7, #3]
 800f486:	015a      	lsls	r2, r3, #5
 800f488:	693b      	ldr	r3, [r7, #16]
 800f48a:	4413      	add	r3, r2
 800f48c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f490:	68db      	ldr	r3, [r3, #12]
 800f492:	78fa      	ldrb	r2, [r7, #3]
 800f494:	0151      	lsls	r1, r2, #5
 800f496:	693a      	ldr	r2, [r7, #16]
 800f498:	440a      	add	r2, r1
 800f49a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f49e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f4a2:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 800f4a4:	e054      	b.n	800f550 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800f4a6:	78fb      	ldrb	r3, [r7, #3]
 800f4a8:	015a      	lsls	r2, r3, #5
 800f4aa:	693b      	ldr	r3, [r7, #16]
 800f4ac:	4413      	add	r3, r2
 800f4ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4b2:	68db      	ldr	r3, [r3, #12]
 800f4b4:	78fa      	ldrb	r2, [r7, #3]
 800f4b6:	0151      	lsls	r1, r2, #5
 800f4b8:	693a      	ldr	r2, [r7, #16]
 800f4ba:	440a      	add	r2, r1
 800f4bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f4c0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f4c4:	60d3      	str	r3, [r2, #12]
      break;
 800f4c6:	e043      	b.n	800f550 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800f4c8:	78fb      	ldrb	r3, [r7, #3]
 800f4ca:	015a      	lsls	r2, r3, #5
 800f4cc:	693b      	ldr	r3, [r7, #16]
 800f4ce:	4413      	add	r3, r2
 800f4d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4d4:	461a      	mov	r2, r3
 800f4d6:	f240 639d 	movw	r3, #1693	@ 0x69d
 800f4da:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800f4dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	da32      	bge.n	800f54a <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800f4e4:	78fb      	ldrb	r3, [r7, #3]
 800f4e6:	015a      	lsls	r2, r3, #5
 800f4e8:	693b      	ldr	r3, [r7, #16]
 800f4ea:	4413      	add	r3, r2
 800f4ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f4f0:	68db      	ldr	r3, [r3, #12]
 800f4f2:	78fa      	ldrb	r2, [r7, #3]
 800f4f4:	0151      	lsls	r1, r2, #5
 800f4f6:	693a      	ldr	r2, [r7, #16]
 800f4f8:	440a      	add	r2, r1
 800f4fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f4fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f502:	60d3      	str	r3, [r2, #12]
      }

      break;
 800f504:	e021      	b.n	800f54a <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800f506:	78fb      	ldrb	r3, [r7, #3]
 800f508:	015a      	lsls	r2, r3, #5
 800f50a:	693b      	ldr	r3, [r7, #16]
 800f50c:	4413      	add	r3, r2
 800f50e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f512:	461a      	mov	r2, r3
 800f514:	f240 2325 	movw	r3, #549	@ 0x225
 800f518:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800f51a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	da15      	bge.n	800f54e <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800f522:	78fb      	ldrb	r3, [r7, #3]
 800f524:	015a      	lsls	r2, r3, #5
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	4413      	add	r3, r2
 800f52a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f52e:	68db      	ldr	r3, [r3, #12]
 800f530:	78fa      	ldrb	r2, [r7, #3]
 800f532:	0151      	lsls	r1, r2, #5
 800f534:	693a      	ldr	r2, [r7, #16]
 800f536:	440a      	add	r2, r1
 800f538:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f53c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800f540:	60d3      	str	r3, [r2, #12]
      }
      break;
 800f542:	e004      	b.n	800f54e <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 800f544:	2301      	movs	r3, #1
 800f546:	77fb      	strb	r3, [r7, #31]
      break;
 800f548:	e002      	b.n	800f550 <USB_HC_Init+0x13c>
      break;
 800f54a:	bf00      	nop
 800f54c:	e000      	b.n	800f550 <USB_HC_Init+0x13c>
      break;
 800f54e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800f550:	78fb      	ldrb	r3, [r7, #3]
 800f552:	015a      	lsls	r2, r3, #5
 800f554:	693b      	ldr	r3, [r7, #16]
 800f556:	4413      	add	r3, r2
 800f558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f55c:	461a      	mov	r2, r3
 800f55e:	2300      	movs	r3, #0
 800f560:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800f562:	78fb      	ldrb	r3, [r7, #3]
 800f564:	015a      	lsls	r2, r3, #5
 800f566:	693b      	ldr	r3, [r7, #16]
 800f568:	4413      	add	r3, r2
 800f56a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f56e:	68db      	ldr	r3, [r3, #12]
 800f570:	78fa      	ldrb	r2, [r7, #3]
 800f572:	0151      	lsls	r1, r2, #5
 800f574:	693a      	ldr	r2, [r7, #16]
 800f576:	440a      	add	r2, r1
 800f578:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f57c:	f043 0302 	orr.w	r3, r3, #2
 800f580:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800f582:	693b      	ldr	r3, [r7, #16]
 800f584:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f588:	699a      	ldr	r2, [r3, #24]
 800f58a:	78fb      	ldrb	r3, [r7, #3]
 800f58c:	f003 030f 	and.w	r3, r3, #15
 800f590:	2101      	movs	r1, #1
 800f592:	fa01 f303 	lsl.w	r3, r1, r3
 800f596:	6939      	ldr	r1, [r7, #16]
 800f598:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800f59c:	4313      	orrs	r3, r2
 800f59e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	699b      	ldr	r3, [r3, #24]
 800f5a4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800f5ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	da03      	bge.n	800f5bc <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800f5b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f5b8:	61bb      	str	r3, [r7, #24]
 800f5ba:	e001      	b.n	800f5c0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 800f5bc:	2300      	movs	r3, #0
 800f5be:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800f5c0:	6878      	ldr	r0, [r7, #4]
 800f5c2:	f7ff feff 	bl	800f3c4 <USB_GetHostSpeed>
 800f5c6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800f5c8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f5cc:	2b02      	cmp	r3, #2
 800f5ce:	d106      	bne.n	800f5de <USB_HC_Init+0x1ca>
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	2b02      	cmp	r3, #2
 800f5d4:	d003      	beq.n	800f5de <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800f5d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800f5da:	617b      	str	r3, [r7, #20]
 800f5dc:	e001      	b.n	800f5e2 <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800f5de:	2300      	movs	r3, #0
 800f5e0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f5e2:	787b      	ldrb	r3, [r7, #1]
 800f5e4:	059b      	lsls	r3, r3, #22
 800f5e6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800f5ea:	78bb      	ldrb	r3, [r7, #2]
 800f5ec:	02db      	lsls	r3, r3, #11
 800f5ee:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f5f2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800f5f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f5f8:	049b      	lsls	r3, r3, #18
 800f5fa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800f5fe:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800f600:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f602:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800f606:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800f608:	69bb      	ldr	r3, [r7, #24]
 800f60a:	431a      	orrs	r2, r3
 800f60c:	697b      	ldr	r3, [r7, #20]
 800f60e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f610:	78fa      	ldrb	r2, [r7, #3]
 800f612:	0151      	lsls	r1, r2, #5
 800f614:	693a      	ldr	r2, [r7, #16]
 800f616:	440a      	add	r2, r1
 800f618:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800f61c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800f620:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800f622:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f626:	2b03      	cmp	r3, #3
 800f628:	d003      	beq.n	800f632 <USB_HC_Init+0x21e>
 800f62a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f62e:	2b01      	cmp	r3, #1
 800f630:	d10f      	bne.n	800f652 <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800f632:	78fb      	ldrb	r3, [r7, #3]
 800f634:	015a      	lsls	r2, r3, #5
 800f636:	693b      	ldr	r3, [r7, #16]
 800f638:	4413      	add	r3, r2
 800f63a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	78fa      	ldrb	r2, [r7, #3]
 800f642:	0151      	lsls	r1, r2, #5
 800f644:	693a      	ldr	r2, [r7, #16]
 800f646:	440a      	add	r2, r1
 800f648:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f64c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f650:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800f652:	7ffb      	ldrb	r3, [r7, #31]
}
 800f654:	4618      	mov	r0, r3
 800f656:	3720      	adds	r7, #32
 800f658:	46bd      	mov	sp, r7
 800f65a:	bd80      	pop	{r7, pc}

0800f65c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b08c      	sub	sp, #48	@ 0x30
 800f660:	af02      	add	r7, sp, #8
 800f662:	60f8      	str	r0, [r7, #12]
 800f664:	60b9      	str	r1, [r7, #8]
 800f666:	4613      	mov	r3, r2
 800f668:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800f66e:	68bb      	ldr	r3, [r7, #8]
 800f670:	785b      	ldrb	r3, [r3, #1]
 800f672:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800f674:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f678:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 800f67a:	79fb      	ldrb	r3, [r7, #7]
 800f67c:	2b01      	cmp	r3, #1
 800f67e:	d118      	bne.n	800f6b2 <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 800f680:	68bb      	ldr	r3, [r7, #8]
 800f682:	7c9b      	ldrb	r3, [r3, #18]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d003      	beq.n	800f690 <USB_HC_StartXfer+0x34>
 800f688:	68bb      	ldr	r3, [r7, #8]
 800f68a:	7c9b      	ldrb	r3, [r3, #18]
 800f68c:	2b02      	cmp	r3, #2
 800f68e:	d120      	bne.n	800f6d2 <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800f690:	69fb      	ldr	r3, [r7, #28]
 800f692:	015a      	lsls	r2, r3, #5
 800f694:	6a3b      	ldr	r3, [r7, #32]
 800f696:	4413      	add	r3, r2
 800f698:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f69c:	68db      	ldr	r3, [r3, #12]
 800f69e:	69fa      	ldr	r2, [r7, #28]
 800f6a0:	0151      	lsls	r1, r2, #5
 800f6a2:	6a3a      	ldr	r2, [r7, #32]
 800f6a4:	440a      	add	r2, r1
 800f6a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f6aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6ae:	60d3      	str	r3, [r2, #12]
 800f6b0:	e00f      	b.n	800f6d2 <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800f6b2:	68bb      	ldr	r3, [r7, #8]
 800f6b4:	791b      	ldrb	r3, [r3, #4]
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d10b      	bne.n	800f6d2 <USB_HC_StartXfer+0x76>
 800f6ba:	68bb      	ldr	r3, [r7, #8]
 800f6bc:	795b      	ldrb	r3, [r3, #5]
 800f6be:	2b01      	cmp	r3, #1
 800f6c0:	d107      	bne.n	800f6d2 <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	785b      	ldrb	r3, [r3, #1]
 800f6c6:	4619      	mov	r1, r3
 800f6c8:	68f8      	ldr	r0, [r7, #12]
 800f6ca:	f000 fb69 	bl	800fda0 <USB_DoPing>
      return HAL_OK;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	e230      	b.n	800fb34 <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	799b      	ldrb	r3, [r3, #6]
 800f6d6:	2b01      	cmp	r3, #1
 800f6d8:	d158      	bne.n	800f78c <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800f6da:	2301      	movs	r3, #1
 800f6dc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	78db      	ldrb	r3, [r3, #3]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d007      	beq.n	800f6f6 <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f6e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f6e8:	68ba      	ldr	r2, [r7, #8]
 800f6ea:	8a92      	ldrh	r2, [r2, #20]
 800f6ec:	fb03 f202 	mul.w	r2, r3, r2
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	61da      	str	r2, [r3, #28]
 800f6f4:	e079      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800f6f6:	68bb      	ldr	r3, [r7, #8]
 800f6f8:	7c9b      	ldrb	r3, [r3, #18]
 800f6fa:	2b01      	cmp	r3, #1
 800f6fc:	d130      	bne.n	800f760 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	6a1b      	ldr	r3, [r3, #32]
 800f702:	2bbc      	cmp	r3, #188	@ 0xbc
 800f704:	d918      	bls.n	800f738 <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	8a9b      	ldrh	r3, [r3, #20]
 800f70a:	461a      	mov	r2, r3
 800f70c:	68bb      	ldr	r3, [r7, #8]
 800f70e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800f710:	68bb      	ldr	r3, [r7, #8]
 800f712:	69da      	ldr	r2, [r3, #28]
 800f714:	68bb      	ldr	r3, [r7, #8]
 800f716:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	68db      	ldr	r3, [r3, #12]
 800f71c:	2b01      	cmp	r3, #1
 800f71e:	d003      	beq.n	800f728 <USB_HC_StartXfer+0xcc>
 800f720:	68bb      	ldr	r3, [r7, #8]
 800f722:	68db      	ldr	r3, [r3, #12]
 800f724:	2b02      	cmp	r3, #2
 800f726:	d103      	bne.n	800f730 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800f728:	68bb      	ldr	r3, [r7, #8]
 800f72a:	2202      	movs	r2, #2
 800f72c:	60da      	str	r2, [r3, #12]
 800f72e:	e05c      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800f730:	68bb      	ldr	r3, [r7, #8]
 800f732:	2201      	movs	r2, #1
 800f734:	60da      	str	r2, [r3, #12]
 800f736:	e058      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800f738:	68bb      	ldr	r3, [r7, #8]
 800f73a:	6a1a      	ldr	r2, [r3, #32]
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	68db      	ldr	r3, [r3, #12]
 800f744:	2b01      	cmp	r3, #1
 800f746:	d007      	beq.n	800f758 <USB_HC_StartXfer+0xfc>
 800f748:	68bb      	ldr	r3, [r7, #8]
 800f74a:	68db      	ldr	r3, [r3, #12]
 800f74c:	2b02      	cmp	r3, #2
 800f74e:	d003      	beq.n	800f758 <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	2204      	movs	r2, #4
 800f754:	60da      	str	r2, [r3, #12]
 800f756:	e048      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800f758:	68bb      	ldr	r3, [r7, #8]
 800f75a:	2203      	movs	r2, #3
 800f75c:	60da      	str	r2, [r3, #12]
 800f75e:	e044      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800f760:	79fb      	ldrb	r3, [r7, #7]
 800f762:	2b01      	cmp	r3, #1
 800f764:	d10d      	bne.n	800f782 <USB_HC_StartXfer+0x126>
 800f766:	68bb      	ldr	r3, [r7, #8]
 800f768:	6a1b      	ldr	r3, [r3, #32]
 800f76a:	68ba      	ldr	r2, [r7, #8]
 800f76c:	8a92      	ldrh	r2, [r2, #20]
 800f76e:	4293      	cmp	r3, r2
 800f770:	d907      	bls.n	800f782 <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f772:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f774:	68ba      	ldr	r2, [r7, #8]
 800f776:	8a92      	ldrh	r2, [r2, #20]
 800f778:	fb03 f202 	mul.w	r2, r3, r2
 800f77c:	68bb      	ldr	r3, [r7, #8]
 800f77e:	61da      	str	r2, [r3, #28]
 800f780:	e033      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800f782:	68bb      	ldr	r3, [r7, #8]
 800f784:	6a1a      	ldr	r2, [r3, #32]
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	61da      	str	r2, [r3, #28]
 800f78a:	e02e      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800f78c:	68bb      	ldr	r3, [r7, #8]
 800f78e:	6a1b      	ldr	r3, [r3, #32]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d018      	beq.n	800f7c6 <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	6a1b      	ldr	r3, [r3, #32]
 800f798:	68ba      	ldr	r2, [r7, #8]
 800f79a:	8a92      	ldrh	r2, [r2, #20]
 800f79c:	4413      	add	r3, r2
 800f79e:	3b01      	subs	r3, #1
 800f7a0:	68ba      	ldr	r2, [r7, #8]
 800f7a2:	8a92      	ldrh	r2, [r2, #20]
 800f7a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f7a8:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800f7aa:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f7ac:	8b7b      	ldrh	r3, [r7, #26]
 800f7ae:	429a      	cmp	r2, r3
 800f7b0:	d90b      	bls.n	800f7ca <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 800f7b2:	8b7b      	ldrh	r3, [r7, #26]
 800f7b4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f7b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7b8:	68ba      	ldr	r2, [r7, #8]
 800f7ba:	8a92      	ldrh	r2, [r2, #20]
 800f7bc:	fb03 f202 	mul.w	r2, r3, r2
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	61da      	str	r2, [r3, #28]
 800f7c4:	e001      	b.n	800f7ca <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	78db      	ldrb	r3, [r3, #3]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d007      	beq.n	800f7e2 <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800f7d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7d4:	68ba      	ldr	r2, [r7, #8]
 800f7d6:	8a92      	ldrh	r2, [r2, #20]
 800f7d8:	fb03 f202 	mul.w	r2, r3, r2
 800f7dc:	68bb      	ldr	r3, [r7, #8]
 800f7de:	61da      	str	r2, [r3, #28]
 800f7e0:	e003      	b.n	800f7ea <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	6a1a      	ldr	r2, [r3, #32]
 800f7e6:	68bb      	ldr	r3, [r7, #8]
 800f7e8:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	69db      	ldr	r3, [r3, #28]
 800f7ee:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f7f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7f4:	04d9      	lsls	r1, r3, #19
 800f7f6:	4ba4      	ldr	r3, [pc, #656]	@ (800fa88 <USB_HC_StartXfer+0x42c>)
 800f7f8:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f7fa:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800f7fc:	68bb      	ldr	r3, [r7, #8]
 800f7fe:	7d9b      	ldrb	r3, [r3, #22]
 800f800:	075b      	lsls	r3, r3, #29
 800f802:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f806:	69f9      	ldr	r1, [r7, #28]
 800f808:	0148      	lsls	r0, r1, #5
 800f80a:	6a39      	ldr	r1, [r7, #32]
 800f80c:	4401      	add	r1, r0
 800f80e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800f812:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800f814:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800f816:	79fb      	ldrb	r3, [r7, #7]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d009      	beq.n	800f830 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	6999      	ldr	r1, [r3, #24]
 800f820:	69fb      	ldr	r3, [r7, #28]
 800f822:	015a      	lsls	r2, r3, #5
 800f824:	6a3b      	ldr	r3, [r7, #32]
 800f826:	4413      	add	r3, r2
 800f828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f82c:	460a      	mov	r2, r1
 800f82e:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800f830:	6a3b      	ldr	r3, [r7, #32]
 800f832:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f836:	689b      	ldr	r3, [r3, #8]
 800f838:	f003 0301 	and.w	r3, r3, #1
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	bf0c      	ite	eq
 800f840:	2301      	moveq	r3, #1
 800f842:	2300      	movne	r3, #0
 800f844:	b2db      	uxtb	r3, r3
 800f846:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800f848:	69fb      	ldr	r3, [r7, #28]
 800f84a:	015a      	lsls	r2, r3, #5
 800f84c:	6a3b      	ldr	r3, [r7, #32]
 800f84e:	4413      	add	r3, r2
 800f850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	69fa      	ldr	r2, [r7, #28]
 800f858:	0151      	lsls	r1, r2, #5
 800f85a:	6a3a      	ldr	r2, [r7, #32]
 800f85c:	440a      	add	r2, r1
 800f85e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f862:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f866:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800f868:	69fb      	ldr	r3, [r7, #28]
 800f86a:	015a      	lsls	r2, r3, #5
 800f86c:	6a3b      	ldr	r3, [r7, #32]
 800f86e:	4413      	add	r3, r2
 800f870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f874:	681a      	ldr	r2, [r3, #0]
 800f876:	7e7b      	ldrb	r3, [r7, #25]
 800f878:	075b      	lsls	r3, r3, #29
 800f87a:	69f9      	ldr	r1, [r7, #28]
 800f87c:	0148      	lsls	r0, r1, #5
 800f87e:	6a39      	ldr	r1, [r7, #32]
 800f880:	4401      	add	r1, r0
 800f882:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800f886:	4313      	orrs	r3, r2
 800f888:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800f88a:	68bb      	ldr	r3, [r7, #8]
 800f88c:	799b      	ldrb	r3, [r3, #6]
 800f88e:	2b01      	cmp	r3, #1
 800f890:	f040 80c4 	bne.w	800fa1c <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	7c5b      	ldrb	r3, [r3, #17]
 800f898:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800f89a:	68ba      	ldr	r2, [r7, #8]
 800f89c:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f89e:	4313      	orrs	r3, r2
 800f8a0:	69fa      	ldr	r2, [r7, #28]
 800f8a2:	0151      	lsls	r1, r2, #5
 800f8a4:	6a3a      	ldr	r2, [r7, #32]
 800f8a6:	440a      	add	r2, r1
 800f8a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800f8ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800f8b0:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800f8b2:	69fb      	ldr	r3, [r7, #28]
 800f8b4:	015a      	lsls	r2, r3, #5
 800f8b6:	6a3b      	ldr	r3, [r7, #32]
 800f8b8:	4413      	add	r3, r2
 800f8ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8be:	68db      	ldr	r3, [r3, #12]
 800f8c0:	69fa      	ldr	r2, [r7, #28]
 800f8c2:	0151      	lsls	r1, r2, #5
 800f8c4:	6a3a      	ldr	r2, [r7, #32]
 800f8c6:	440a      	add	r2, r1
 800f8c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f8cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f8d0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	79db      	ldrb	r3, [r3, #7]
 800f8d6:	2b01      	cmp	r3, #1
 800f8d8:	d123      	bne.n	800f922 <USB_HC_StartXfer+0x2c6>
 800f8da:	68bb      	ldr	r3, [r7, #8]
 800f8dc:	78db      	ldrb	r3, [r3, #3]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d11f      	bne.n	800f922 <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800f8e2:	69fb      	ldr	r3, [r7, #28]
 800f8e4:	015a      	lsls	r2, r3, #5
 800f8e6:	6a3b      	ldr	r3, [r7, #32]
 800f8e8:	4413      	add	r3, r2
 800f8ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f8ee:	685b      	ldr	r3, [r3, #4]
 800f8f0:	69fa      	ldr	r2, [r7, #28]
 800f8f2:	0151      	lsls	r1, r2, #5
 800f8f4:	6a3a      	ldr	r2, [r7, #32]
 800f8f6:	440a      	add	r2, r1
 800f8f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f8fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f900:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800f902:	69fb      	ldr	r3, [r7, #28]
 800f904:	015a      	lsls	r2, r3, #5
 800f906:	6a3b      	ldr	r3, [r7, #32]
 800f908:	4413      	add	r3, r2
 800f90a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f90e:	68db      	ldr	r3, [r3, #12]
 800f910:	69fa      	ldr	r2, [r7, #28]
 800f912:	0151      	lsls	r1, r2, #5
 800f914:	6a3a      	ldr	r2, [r7, #32]
 800f916:	440a      	add	r2, r1
 800f918:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f91c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f920:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	7c9b      	ldrb	r3, [r3, #18]
 800f926:	2b01      	cmp	r3, #1
 800f928:	d003      	beq.n	800f932 <USB_HC_StartXfer+0x2d6>
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	7c9b      	ldrb	r3, [r3, #18]
 800f92e:	2b03      	cmp	r3, #3
 800f930:	d117      	bne.n	800f962 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800f932:	68bb      	ldr	r3, [r7, #8]
 800f934:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800f936:	2b01      	cmp	r3, #1
 800f938:	d113      	bne.n	800f962 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800f93a:	68bb      	ldr	r3, [r7, #8]
 800f93c:	78db      	ldrb	r3, [r3, #3]
 800f93e:	2b01      	cmp	r3, #1
 800f940:	d10f      	bne.n	800f962 <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800f942:	69fb      	ldr	r3, [r7, #28]
 800f944:	015a      	lsls	r2, r3, #5
 800f946:	6a3b      	ldr	r3, [r7, #32]
 800f948:	4413      	add	r3, r2
 800f94a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f94e:	685b      	ldr	r3, [r3, #4]
 800f950:	69fa      	ldr	r2, [r7, #28]
 800f952:	0151      	lsls	r1, r2, #5
 800f954:	6a3a      	ldr	r2, [r7, #32]
 800f956:	440a      	add	r2, r1
 800f958:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f95c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f960:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800f962:	68bb      	ldr	r3, [r7, #8]
 800f964:	7c9b      	ldrb	r3, [r3, #18]
 800f966:	2b01      	cmp	r3, #1
 800f968:	d163      	bne.n	800fa32 <USB_HC_StartXfer+0x3d6>
 800f96a:	68bb      	ldr	r3, [r7, #8]
 800f96c:	78db      	ldrb	r3, [r3, #3]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d15f      	bne.n	800fa32 <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800f972:	68bb      	ldr	r3, [r7, #8]
 800f974:	68db      	ldr	r3, [r3, #12]
 800f976:	3b01      	subs	r3, #1
 800f978:	2b03      	cmp	r3, #3
 800f97a:	d859      	bhi.n	800fa30 <USB_HC_StartXfer+0x3d4>
 800f97c:	a201      	add	r2, pc, #4	@ (adr r2, 800f984 <USB_HC_StartXfer+0x328>)
 800f97e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f982:	bf00      	nop
 800f984:	0800f995 	.word	0x0800f995
 800f988:	0800f9b7 	.word	0x0800f9b7
 800f98c:	0800f9d9 	.word	0x0800f9d9
 800f990:	0800f9fb 	.word	0x0800f9fb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800f994:	69fb      	ldr	r3, [r7, #28]
 800f996:	015a      	lsls	r2, r3, #5
 800f998:	6a3b      	ldr	r3, [r7, #32]
 800f99a:	4413      	add	r3, r2
 800f99c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	69fa      	ldr	r2, [r7, #28]
 800f9a4:	0151      	lsls	r1, r2, #5
 800f9a6:	6a3a      	ldr	r2, [r7, #32]
 800f9a8:	440a      	add	r2, r1
 800f9aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f9ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f9b2:	6053      	str	r3, [r2, #4]
          break;
 800f9b4:	e03d      	b.n	800fa32 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800f9b6:	69fb      	ldr	r3, [r7, #28]
 800f9b8:	015a      	lsls	r2, r3, #5
 800f9ba:	6a3b      	ldr	r3, [r7, #32]
 800f9bc:	4413      	add	r3, r2
 800f9be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f9c2:	685b      	ldr	r3, [r3, #4]
 800f9c4:	69fa      	ldr	r2, [r7, #28]
 800f9c6:	0151      	lsls	r1, r2, #5
 800f9c8:	6a3a      	ldr	r2, [r7, #32]
 800f9ca:	440a      	add	r2, r1
 800f9cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f9d0:	f043 030e 	orr.w	r3, r3, #14
 800f9d4:	6053      	str	r3, [r2, #4]
          break;
 800f9d6:	e02c      	b.n	800fa32 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800f9d8:	69fb      	ldr	r3, [r7, #28]
 800f9da:	015a      	lsls	r2, r3, #5
 800f9dc:	6a3b      	ldr	r3, [r7, #32]
 800f9de:	4413      	add	r3, r2
 800f9e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f9e4:	685b      	ldr	r3, [r3, #4]
 800f9e6:	69fa      	ldr	r2, [r7, #28]
 800f9e8:	0151      	lsls	r1, r2, #5
 800f9ea:	6a3a      	ldr	r2, [r7, #32]
 800f9ec:	440a      	add	r2, r1
 800f9ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800f9f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f9f6:	6053      	str	r3, [r2, #4]
          break;
 800f9f8:	e01b      	b.n	800fa32 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800f9fa:	69fb      	ldr	r3, [r7, #28]
 800f9fc:	015a      	lsls	r2, r3, #5
 800f9fe:	6a3b      	ldr	r3, [r7, #32]
 800fa00:	4413      	add	r3, r2
 800fa02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fa06:	685b      	ldr	r3, [r3, #4]
 800fa08:	69fa      	ldr	r2, [r7, #28]
 800fa0a:	0151      	lsls	r1, r2, #5
 800fa0c:	6a3a      	ldr	r2, [r7, #32]
 800fa0e:	440a      	add	r2, r1
 800fa10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fa14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fa18:	6053      	str	r3, [r2, #4]
          break;
 800fa1a:	e00a      	b.n	800fa32 <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800fa1c:	69fb      	ldr	r3, [r7, #28]
 800fa1e:	015a      	lsls	r2, r3, #5
 800fa20:	6a3b      	ldr	r3, [r7, #32]
 800fa22:	4413      	add	r3, r2
 800fa24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fa28:	461a      	mov	r2, r3
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	6053      	str	r3, [r2, #4]
 800fa2e:	e000      	b.n	800fa32 <USB_HC_StartXfer+0x3d6>
          break;
 800fa30:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800fa32:	69fb      	ldr	r3, [r7, #28]
 800fa34:	015a      	lsls	r2, r3, #5
 800fa36:	6a3b      	ldr	r3, [r7, #32]
 800fa38:	4413      	add	r3, r2
 800fa3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800fa42:	693b      	ldr	r3, [r7, #16]
 800fa44:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800fa48:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800fa4a:	68bb      	ldr	r3, [r7, #8]
 800fa4c:	78db      	ldrb	r3, [r3, #3]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d004      	beq.n	800fa5c <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800fa52:	693b      	ldr	r3, [r7, #16]
 800fa54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fa58:	613b      	str	r3, [r7, #16]
 800fa5a:	e003      	b.n	800fa64 <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800fa5c:	693b      	ldr	r3, [r7, #16]
 800fa5e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fa62:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800fa64:	693b      	ldr	r3, [r7, #16]
 800fa66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fa6a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800fa6c:	69fb      	ldr	r3, [r7, #28]
 800fa6e:	015a      	lsls	r2, r3, #5
 800fa70:	6a3b      	ldr	r3, [r7, #32]
 800fa72:	4413      	add	r3, r2
 800fa74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fa78:	461a      	mov	r2, r3
 800fa7a:	693b      	ldr	r3, [r7, #16]
 800fa7c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800fa7e:	79fb      	ldrb	r3, [r7, #7]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d003      	beq.n	800fa8c <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 800fa84:	2300      	movs	r3, #0
 800fa86:	e055      	b.n	800fb34 <USB_HC_StartXfer+0x4d8>
 800fa88:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	78db      	ldrb	r3, [r3, #3]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d14e      	bne.n	800fb32 <USB_HC_StartXfer+0x4d6>
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	6a1b      	ldr	r3, [r3, #32]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d04a      	beq.n	800fb32 <USB_HC_StartXfer+0x4d6>
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	79db      	ldrb	r3, [r3, #7]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d146      	bne.n	800fb32 <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 800faa4:	68bb      	ldr	r3, [r7, #8]
 800faa6:	7c9b      	ldrb	r3, [r3, #18]
 800faa8:	2b03      	cmp	r3, #3
 800faaa:	d831      	bhi.n	800fb10 <USB_HC_StartXfer+0x4b4>
 800faac:	a201      	add	r2, pc, #4	@ (adr r2, 800fab4 <USB_HC_StartXfer+0x458>)
 800faae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fab2:	bf00      	nop
 800fab4:	0800fac5 	.word	0x0800fac5
 800fab8:	0800fae9 	.word	0x0800fae9
 800fabc:	0800fac5 	.word	0x0800fac5
 800fac0:	0800fae9 	.word	0x0800fae9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	6a1b      	ldr	r3, [r3, #32]
 800fac8:	3303      	adds	r3, #3
 800faca:	089b      	lsrs	r3, r3, #2
 800facc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800face:	8afa      	ldrh	r2, [r7, #22]
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fad4:	b29b      	uxth	r3, r3
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d91c      	bls.n	800fb14 <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	699b      	ldr	r3, [r3, #24]
 800fade:	f043 0220 	orr.w	r2, r3, #32
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	619a      	str	r2, [r3, #24]
        }
        break;
 800fae6:	e015      	b.n	800fb14 <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	6a1b      	ldr	r3, [r3, #32]
 800faec:	3303      	adds	r3, #3
 800faee:	089b      	lsrs	r3, r3, #2
 800faf0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800faf2:	8afa      	ldrh	r2, [r7, #22]
 800faf4:	6a3b      	ldr	r3, [r7, #32]
 800faf6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fafa:	691b      	ldr	r3, [r3, #16]
 800fafc:	b29b      	uxth	r3, r3
 800fafe:	429a      	cmp	r2, r3
 800fb00:	d90a      	bls.n	800fb18 <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	699b      	ldr	r3, [r3, #24]
 800fb06:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	619a      	str	r2, [r3, #24]
        }
        break;
 800fb0e:	e003      	b.n	800fb18 <USB_HC_StartXfer+0x4bc>

      default:
        break;
 800fb10:	bf00      	nop
 800fb12:	e002      	b.n	800fb1a <USB_HC_StartXfer+0x4be>
        break;
 800fb14:	bf00      	nop
 800fb16:	e000      	b.n	800fb1a <USB_HC_StartXfer+0x4be>
        break;
 800fb18:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	6999      	ldr	r1, [r3, #24]
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	785a      	ldrb	r2, [r3, #1]
 800fb22:	68bb      	ldr	r3, [r7, #8]
 800fb24:	6a1b      	ldr	r3, [r3, #32]
 800fb26:	b29b      	uxth	r3, r3
 800fb28:	2000      	movs	r0, #0
 800fb2a:	9000      	str	r0, [sp, #0]
 800fb2c:	68f8      	ldr	r0, [r7, #12]
 800fb2e:	f7fe ffb7 	bl	800eaa0 <USB_WritePacket>
  }

  return HAL_OK;
 800fb32:	2300      	movs	r3, #0
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3728      	adds	r7, #40	@ 0x28
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd80      	pop	{r7, pc}

0800fb3c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	b085      	sub	sp, #20
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fb4e:	695b      	ldr	r3, [r3, #20]
 800fb50:	b29b      	uxth	r3, r3
}
 800fb52:	4618      	mov	r0, r3
 800fb54:	3714      	adds	r7, #20
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr

0800fb5e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800fb5e:	b480      	push	{r7}
 800fb60:	b089      	sub	sp, #36	@ 0x24
 800fb62:	af00      	add	r7, sp, #0
 800fb64:	6078      	str	r0, [r7, #4]
 800fb66:	460b      	mov	r3, r1
 800fb68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800fb6e:	78fb      	ldrb	r3, [r7, #3]
 800fb70:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800fb72:	2300      	movs	r3, #0
 800fb74:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800fb76:	69bb      	ldr	r3, [r7, #24]
 800fb78:	015a      	lsls	r2, r3, #5
 800fb7a:	69fb      	ldr	r3, [r7, #28]
 800fb7c:	4413      	add	r3, r2
 800fb7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	0c9b      	lsrs	r3, r3, #18
 800fb86:	f003 0303 	and.w	r3, r3, #3
 800fb8a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800fb8c:	69bb      	ldr	r3, [r7, #24]
 800fb8e:	015a      	lsls	r2, r3, #5
 800fb90:	69fb      	ldr	r3, [r7, #28]
 800fb92:	4413      	add	r3, r2
 800fb94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	0fdb      	lsrs	r3, r3, #31
 800fb9c:	f003 0301 	and.w	r3, r3, #1
 800fba0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800fba2:	69bb      	ldr	r3, [r7, #24]
 800fba4:	015a      	lsls	r2, r3, #5
 800fba6:	69fb      	ldr	r3, [r7, #28]
 800fba8:	4413      	add	r3, r2
 800fbaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fbae:	685b      	ldr	r3, [r3, #4]
 800fbb0:	0fdb      	lsrs	r3, r3, #31
 800fbb2:	f003 0301 	and.w	r3, r3, #1
 800fbb6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	689b      	ldr	r3, [r3, #8]
 800fbbc:	f003 0320 	and.w	r3, r3, #32
 800fbc0:	2b20      	cmp	r3, #32
 800fbc2:	d10d      	bne.n	800fbe0 <USB_HC_Halt+0x82>
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d10a      	bne.n	800fbe0 <USB_HC_Halt+0x82>
 800fbca:	693b      	ldr	r3, [r7, #16]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d005      	beq.n	800fbdc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	2b01      	cmp	r3, #1
 800fbd4:	d002      	beq.n	800fbdc <USB_HC_Halt+0x7e>
 800fbd6:	697b      	ldr	r3, [r7, #20]
 800fbd8:	2b03      	cmp	r3, #3
 800fbda:	d101      	bne.n	800fbe0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800fbdc:	2300      	movs	r3, #0
 800fbde:	e0d8      	b.n	800fd92 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d002      	beq.n	800fbec <USB_HC_Halt+0x8e>
 800fbe6:	697b      	ldr	r3, [r7, #20]
 800fbe8:	2b02      	cmp	r3, #2
 800fbea:	d173      	bne.n	800fcd4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800fbec:	69bb      	ldr	r3, [r7, #24]
 800fbee:	015a      	lsls	r2, r3, #5
 800fbf0:	69fb      	ldr	r3, [r7, #28]
 800fbf2:	4413      	add	r3, r2
 800fbf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	69ba      	ldr	r2, [r7, #24]
 800fbfc:	0151      	lsls	r1, r2, #5
 800fbfe:	69fa      	ldr	r2, [r7, #28]
 800fc00:	440a      	add	r2, r1
 800fc02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fc0a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	689b      	ldr	r3, [r3, #8]
 800fc10:	f003 0320 	and.w	r3, r3, #32
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d14a      	bne.n	800fcae <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc1c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d133      	bne.n	800fc8c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800fc24:	69bb      	ldr	r3, [r7, #24]
 800fc26:	015a      	lsls	r2, r3, #5
 800fc28:	69fb      	ldr	r3, [r7, #28]
 800fc2a:	4413      	add	r3, r2
 800fc2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	69ba      	ldr	r2, [r7, #24]
 800fc34:	0151      	lsls	r1, r2, #5
 800fc36:	69fa      	ldr	r2, [r7, #28]
 800fc38:	440a      	add	r2, r1
 800fc3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fc42:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fc44:	69bb      	ldr	r3, [r7, #24]
 800fc46:	015a      	lsls	r2, r3, #5
 800fc48:	69fb      	ldr	r3, [r7, #28]
 800fc4a:	4413      	add	r3, r2
 800fc4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	69ba      	ldr	r2, [r7, #24]
 800fc54:	0151      	lsls	r1, r2, #5
 800fc56:	69fa      	ldr	r2, [r7, #28]
 800fc58:	440a      	add	r2, r1
 800fc5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fc5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fc62:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800fc64:	68bb      	ldr	r3, [r7, #8]
 800fc66:	3301      	adds	r3, #1
 800fc68:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800fc6a:	68bb      	ldr	r3, [r7, #8]
 800fc6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fc70:	d82e      	bhi.n	800fcd0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800fc72:	69bb      	ldr	r3, [r7, #24]
 800fc74:	015a      	lsls	r2, r3, #5
 800fc76:	69fb      	ldr	r3, [r7, #28]
 800fc78:	4413      	add	r3, r2
 800fc7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fc84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fc88:	d0ec      	beq.n	800fc64 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fc8a:	e081      	b.n	800fd90 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fc8c:	69bb      	ldr	r3, [r7, #24]
 800fc8e:	015a      	lsls	r2, r3, #5
 800fc90:	69fb      	ldr	r3, [r7, #28]
 800fc92:	4413      	add	r3, r2
 800fc94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	69ba      	ldr	r2, [r7, #24]
 800fc9c:	0151      	lsls	r1, r2, #5
 800fc9e:	69fa      	ldr	r2, [r7, #28]
 800fca0:	440a      	add	r2, r1
 800fca2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fca6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fcaa:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fcac:	e070      	b.n	800fd90 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fcae:	69bb      	ldr	r3, [r7, #24]
 800fcb0:	015a      	lsls	r2, r3, #5
 800fcb2:	69fb      	ldr	r3, [r7, #28]
 800fcb4:	4413      	add	r3, r2
 800fcb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	69ba      	ldr	r2, [r7, #24]
 800fcbe:	0151      	lsls	r1, r2, #5
 800fcc0:	69fa      	ldr	r2, [r7, #28]
 800fcc2:	440a      	add	r2, r1
 800fcc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fcc8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fccc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fcce:	e05f      	b.n	800fd90 <USB_HC_Halt+0x232>
            break;
 800fcd0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800fcd2:	e05d      	b.n	800fd90 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800fcd4:	69bb      	ldr	r3, [r7, #24]
 800fcd6:	015a      	lsls	r2, r3, #5
 800fcd8:	69fb      	ldr	r3, [r7, #28]
 800fcda:	4413      	add	r3, r2
 800fcdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	69ba      	ldr	r2, [r7, #24]
 800fce4:	0151      	lsls	r1, r2, #5
 800fce6:	69fa      	ldr	r2, [r7, #28]
 800fce8:	440a      	add	r2, r1
 800fcea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fcee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fcf2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800fcf4:	69fb      	ldr	r3, [r7, #28]
 800fcf6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fcfa:	691b      	ldr	r3, [r3, #16]
 800fcfc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d133      	bne.n	800fd6c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800fd04:	69bb      	ldr	r3, [r7, #24]
 800fd06:	015a      	lsls	r2, r3, #5
 800fd08:	69fb      	ldr	r3, [r7, #28]
 800fd0a:	4413      	add	r3, r2
 800fd0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	69ba      	ldr	r2, [r7, #24]
 800fd14:	0151      	lsls	r1, r2, #5
 800fd16:	69fa      	ldr	r2, [r7, #28]
 800fd18:	440a      	add	r2, r1
 800fd1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fd1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fd22:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fd24:	69bb      	ldr	r3, [r7, #24]
 800fd26:	015a      	lsls	r2, r3, #5
 800fd28:	69fb      	ldr	r3, [r7, #28]
 800fd2a:	4413      	add	r3, r2
 800fd2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	69ba      	ldr	r2, [r7, #24]
 800fd34:	0151      	lsls	r1, r2, #5
 800fd36:	69fa      	ldr	r2, [r7, #28]
 800fd38:	440a      	add	r2, r1
 800fd3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fd3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fd42:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800fd44:	68bb      	ldr	r3, [r7, #8]
 800fd46:	3301      	adds	r3, #1
 800fd48:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800fd4a:	68bb      	ldr	r3, [r7, #8]
 800fd4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fd50:	d81d      	bhi.n	800fd8e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800fd52:	69bb      	ldr	r3, [r7, #24]
 800fd54:	015a      	lsls	r2, r3, #5
 800fd56:	69fb      	ldr	r3, [r7, #28]
 800fd58:	4413      	add	r3, r2
 800fd5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fd64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fd68:	d0ec      	beq.n	800fd44 <USB_HC_Halt+0x1e6>
 800fd6a:	e011      	b.n	800fd90 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800fd6c:	69bb      	ldr	r3, [r7, #24]
 800fd6e:	015a      	lsls	r2, r3, #5
 800fd70:	69fb      	ldr	r3, [r7, #28]
 800fd72:	4413      	add	r3, r2
 800fd74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	69ba      	ldr	r2, [r7, #24]
 800fd7c:	0151      	lsls	r1, r2, #5
 800fd7e:	69fa      	ldr	r2, [r7, #28]
 800fd80:	440a      	add	r2, r1
 800fd82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fd86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fd8a:	6013      	str	r3, [r2, #0]
 800fd8c:	e000      	b.n	800fd90 <USB_HC_Halt+0x232>
          break;
 800fd8e:	bf00      	nop
    }
  }

  return HAL_OK;
 800fd90:	2300      	movs	r3, #0
}
 800fd92:	4618      	mov	r0, r3
 800fd94:	3724      	adds	r7, #36	@ 0x24
 800fd96:	46bd      	mov	sp, r7
 800fd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd9c:	4770      	bx	lr
	...

0800fda0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800fda0:	b480      	push	{r7}
 800fda2:	b087      	sub	sp, #28
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
 800fda8:	460b      	mov	r3, r1
 800fdaa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800fdb0:	78fb      	ldrb	r3, [r7, #3]
 800fdb2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	04da      	lsls	r2, r3, #19
 800fdbc:	4b15      	ldr	r3, [pc, #84]	@ (800fe14 <USB_DoPing+0x74>)
 800fdbe:	4013      	ands	r3, r2
 800fdc0:	693a      	ldr	r2, [r7, #16]
 800fdc2:	0151      	lsls	r1, r2, #5
 800fdc4:	697a      	ldr	r2, [r7, #20]
 800fdc6:	440a      	add	r2, r1
 800fdc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800fdcc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fdd0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800fdd2:	693b      	ldr	r3, [r7, #16]
 800fdd4:	015a      	lsls	r2, r3, #5
 800fdd6:	697b      	ldr	r3, [r7, #20]
 800fdd8:	4413      	add	r3, r2
 800fdda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800fde2:	68bb      	ldr	r3, [r7, #8]
 800fde4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800fde8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800fdea:	68bb      	ldr	r3, [r7, #8]
 800fdec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fdf0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800fdf2:	693b      	ldr	r3, [r7, #16]
 800fdf4:	015a      	lsls	r2, r3, #5
 800fdf6:	697b      	ldr	r3, [r7, #20]
 800fdf8:	4413      	add	r3, r2
 800fdfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fdfe:	461a      	mov	r2, r3
 800fe00:	68bb      	ldr	r3, [r7, #8]
 800fe02:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800fe04:	2300      	movs	r3, #0
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	371c      	adds	r7, #28
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe10:	4770      	bx	lr
 800fe12:	bf00      	nop
 800fe14:	1ff80000 	.word	0x1ff80000

0800fe18 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b088      	sub	sp, #32
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800fe20:	2300      	movs	r3, #0
 800fe22:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800fe28:	2300      	movs	r3, #0
 800fe2a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800fe2c:	6878      	ldr	r0, [r7, #4]
 800fe2e:	f7fd ff2c 	bl	800dc8a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800fe32:	2110      	movs	r1, #16
 800fe34:	6878      	ldr	r0, [r7, #4]
 800fe36:	f7fe f8e3 	bl	800e000 <USB_FlushTxFifo>
 800fe3a:	4603      	mov	r3, r0
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d001      	beq.n	800fe44 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800fe40:	2301      	movs	r3, #1
 800fe42:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fe44:	6878      	ldr	r0, [r7, #4]
 800fe46:	f7fe f90d 	bl	800e064 <USB_FlushRxFifo>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d001      	beq.n	800fe54 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800fe50:	2301      	movs	r3, #1
 800fe52:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800fe54:	2300      	movs	r3, #0
 800fe56:	61bb      	str	r3, [r7, #24]
 800fe58:	e01f      	b.n	800fe9a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800fe5a:	69bb      	ldr	r3, [r7, #24]
 800fe5c:	015a      	lsls	r2, r3, #5
 800fe5e:	697b      	ldr	r3, [r7, #20]
 800fe60:	4413      	add	r3, r2
 800fe62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800fe6a:	693b      	ldr	r3, [r7, #16]
 800fe6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fe70:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800fe72:	693b      	ldr	r3, [r7, #16]
 800fe74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fe78:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800fe7a:	693b      	ldr	r3, [r7, #16]
 800fe7c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fe80:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800fe82:	69bb      	ldr	r3, [r7, #24]
 800fe84:	015a      	lsls	r2, r3, #5
 800fe86:	697b      	ldr	r3, [r7, #20]
 800fe88:	4413      	add	r3, r2
 800fe8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fe8e:	461a      	mov	r2, r3
 800fe90:	693b      	ldr	r3, [r7, #16]
 800fe92:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800fe94:	69bb      	ldr	r3, [r7, #24]
 800fe96:	3301      	adds	r3, #1
 800fe98:	61bb      	str	r3, [r7, #24]
 800fe9a:	69bb      	ldr	r3, [r7, #24]
 800fe9c:	2b0f      	cmp	r3, #15
 800fe9e:	d9dc      	bls.n	800fe5a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800fea0:	2300      	movs	r3, #0
 800fea2:	61bb      	str	r3, [r7, #24]
 800fea4:	e034      	b.n	800ff10 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800fea6:	69bb      	ldr	r3, [r7, #24]
 800fea8:	015a      	lsls	r2, r3, #5
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	4413      	add	r3, r2
 800feae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800feb6:	693b      	ldr	r3, [r7, #16]
 800feb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800febc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800febe:	693b      	ldr	r3, [r7, #16]
 800fec0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800fec4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800fec6:	693b      	ldr	r3, [r7, #16]
 800fec8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800fecc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800fece:	69bb      	ldr	r3, [r7, #24]
 800fed0:	015a      	lsls	r2, r3, #5
 800fed2:	697b      	ldr	r3, [r7, #20]
 800fed4:	4413      	add	r3, r2
 800fed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800feda:	461a      	mov	r2, r3
 800fedc:	693b      	ldr	r3, [r7, #16]
 800fede:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	3301      	adds	r3, #1
 800fee4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800feec:	d80c      	bhi.n	800ff08 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800feee:	69bb      	ldr	r3, [r7, #24]
 800fef0:	015a      	lsls	r2, r3, #5
 800fef2:	697b      	ldr	r3, [r7, #20]
 800fef4:	4413      	add	r3, r2
 800fef6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ff00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ff04:	d0ec      	beq.n	800fee0 <USB_StopHost+0xc8>
 800ff06:	e000      	b.n	800ff0a <USB_StopHost+0xf2>
        break;
 800ff08:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ff0a:	69bb      	ldr	r3, [r7, #24]
 800ff0c:	3301      	adds	r3, #1
 800ff0e:	61bb      	str	r3, [r7, #24]
 800ff10:	69bb      	ldr	r3, [r7, #24]
 800ff12:	2b0f      	cmp	r3, #15
 800ff14:	d9c7      	bls.n	800fea6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ff1c:	461a      	mov	r2, r3
 800ff1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff22:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f04f 32ff 	mov.w	r2, #4294967295
 800ff2a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ff2c:	6878      	ldr	r0, [r7, #4]
 800ff2e:	f7fd fe9b 	bl	800dc68 <USB_EnableGlobalInt>

  return ret;
 800ff32:	7ffb      	ldrb	r3, [r7, #31]
}
 800ff34:	4618      	mov	r0, r3
 800ff36:	3720      	adds	r7, #32
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	bd80      	pop	{r7, pc}

0800ff3c <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b084      	sub	sp, #16
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
 800ff44:	460b      	mov	r3, r1
 800ff46:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800ff48:	2300      	movs	r3, #0
 800ff4a:	73fb      	strb	r3, [r7, #15]
  
  USBD_LL_OpenEP(pdev,
 800ff4c:	2340      	movs	r3, #64	@ 0x40
 800ff4e:	2202      	movs	r2, #2
 800ff50:	2181      	movs	r1, #129	@ 0x81
 800ff52:	6878      	ldr	r0, [r7, #4]
 800ff54:	f005 fb8b 	bl	801566e <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);  

  USBD_LL_OpenEP(pdev,
 800ff58:	2340      	movs	r3, #64	@ 0x40
 800ff5a:	2202      	movs	r2, #2
 800ff5c:	2101      	movs	r1, #1
 800ff5e:	6878      	ldr	r0, [r7, #4]
 800ff60:	f005 fb85 	bl	801566e <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);
  
  USBD_LL_PrepareReceive(pdev, 
 800ff64:	2340      	movs	r3, #64	@ 0x40
 800ff66:	4a0f      	ldr	r2, [pc, #60]	@ (800ffa4 <USBD_MIDI_Init+0x68>)
 800ff68:	2101      	movs	r1, #1
 800ff6a:	6878      	ldr	r0, [r7, #4]
 800ff6c:	f005 fc6e 	bl	801584c <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,                                      
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);    
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 800ff70:	2010      	movs	r0, #16
 800ff72:	f005 fc8d 	bl	8015890 <USBD_static_malloc>
 800ff76:	4602      	mov	r2, r0
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  
  if(pdev->pClassData == NULL)
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d102      	bne.n	800ff8e <USBD_MIDI_Init+0x52>
  {
    ret = 1; 
 800ff88:	2301      	movs	r3, #1
 800ff8a:	73fb      	strb	r3, [r7, #15]
 800ff8c:	e004      	b.n	800ff98 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ff94:	2200      	movs	r2, #0
 800ff96:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 800ff98:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3710      	adds	r7, #16
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	bd80      	pop	{r7, pc}
 800ffa2:	bf00      	nop
 800ffa4:	240001a0 	.word	0x240001a0

0800ffa8 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b082      	sub	sp, #8
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	6078      	str	r0, [r7, #4]
 800ffb0:	460b      	mov	r3, r1
 800ffb2:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 800ffb4:	2140      	movs	r1, #64	@ 0x40
 800ffb6:	6878      	ldr	r0, [r7, #4]
 800ffb8:	f005 fb7f 	bl	80156ba <USBD_LL_CloseEP>
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d009      	beq.n	800ffda <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffcc:	4618      	mov	r0, r3
 800ffce:	f005 fc6d 	bl	80158ac <USBD_static_free>
    pdev->pClassData = NULL;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  } 
  
  return USBD_OK;
 800ffda:	2300      	movs	r3, #0
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3708      	adds	r7, #8
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}

0800ffe4 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b086      	sub	sp, #24
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
 800ffec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800ffee:	2300      	movs	r3, #0
 800fff0:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 800fff2:	2300      	movs	r3, #0
 800fff4:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fffc:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fffe:	683b      	ldr	r3, [r7, #0]
 8010000:	781b      	ldrb	r3, [r3, #0]
 8010002:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010006:	2b00      	cmp	r3, #0
 8010008:	d044      	beq.n	8010094 <USBD_MIDI_Setup+0xb0>
 801000a:	2b20      	cmp	r3, #32
 801000c:	d171      	bne.n	80100f2 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	785b      	ldrb	r3, [r3, #1]
 8010012:	3b02      	subs	r3, #2
 8010014:	2b09      	cmp	r3, #9
 8010016:	d836      	bhi.n	8010086 <USBD_MIDI_Setup+0xa2>
 8010018:	a201      	add	r2, pc, #4	@ (adr r2, 8010020 <USBD_MIDI_Setup+0x3c>)
 801001a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801001e:	bf00      	nop
 8010020:	08010077 	.word	0x08010077
 8010024:	08010057 	.word	0x08010057
 8010028:	08010087 	.word	0x08010087
 801002c:	08010087 	.word	0x08010087
 8010030:	08010087 	.word	0x08010087
 8010034:	08010087 	.word	0x08010087
 8010038:	08010087 	.word	0x08010087
 801003c:	08010087 	.word	0x08010087
 8010040:	08010065 	.word	0x08010065
 8010044:	08010049 	.word	0x08010049
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	885b      	ldrh	r3, [r3, #2]
 801004c:	b2db      	uxtb	r3, r3
 801004e:	461a      	mov	r2, r3
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	601a      	str	r2, [r3, #0]
        break;
 8010054:	e01d      	b.n	8010092 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->Protocol,
 8010056:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev, 
 8010058:	2201      	movs	r2, #1
 801005a:	4619      	mov	r1, r3
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f001 fb33 	bl	80116c8 <USBD_CtlSendData>
                          1);    
        break;
 8010062:	e016      	b.n	8010092 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	885b      	ldrh	r3, [r3, #2]
 8010068:	0a1b      	lsrs	r3, r3, #8
 801006a:	b29b      	uxth	r3, r3
 801006c:	b2db      	uxtb	r3, r3
 801006e:	461a      	mov	r2, r3
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	605a      	str	r2, [r3, #4]
        break;
 8010074:	e00d      	b.n	8010092 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->IdleState,
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev, 
 801007a:	2201      	movs	r2, #1
 801007c:	4619      	mov	r1, r3
 801007e:	6878      	ldr	r0, [r7, #4]
 8010080:	f001 fb22 	bl	80116c8 <USBD_CtlSendData>
                          1);        
        break;      
 8010084:	e005      	b.n	8010092 <USBD_MIDI_Setup+0xae>
        
      default:
        USBD_CtlError (pdev, req);
 8010086:	6839      	ldr	r1, [r7, #0]
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f001 faa0 	bl	80115ce <USBD_CtlError>
        return USBD_FAIL; 
 801008e:	2303      	movs	r3, #3
 8010090:	e030      	b.n	80100f4 <USBD_MIDI_Setup+0x110>
    }
    break;
 8010092:	e02e      	b.n	80100f2 <USBD_MIDI_Setup+0x10e>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	785b      	ldrb	r3, [r3, #1]
 8010098:	2b0b      	cmp	r3, #11
 801009a:	d023      	beq.n	80100e4 <USBD_MIDI_Setup+0x100>
 801009c:	2b0b      	cmp	r3, #11
 801009e:	dc28      	bgt.n	80100f2 <USBD_MIDI_Setup+0x10e>
 80100a0:	2b06      	cmp	r3, #6
 80100a2:	d002      	beq.n	80100aa <USBD_MIDI_Setup+0xc6>
 80100a4:	2b0a      	cmp	r3, #10
 80100a6:	d015      	beq.n	80100d4 <USBD_MIDI_Setup+0xf0>
 80100a8:	e023      	b.n	80100f2 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR: 
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	885b      	ldrh	r3, [r3, #2]
 80100ae:	0a1b      	lsrs	r3, r3, #8
 80100b0:	b29b      	uxth	r3, r3
 80100b2:	2b21      	cmp	r3, #33	@ 0x21
 80100b4:	d107      	bne.n	80100c6 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 80100b6:	4b11      	ldr	r3, [pc, #68]	@ (80100fc <USBD_MIDI_Setup+0x118>)
 80100b8:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 80100ba:	683b      	ldr	r3, [r7, #0]
 80100bc:	88db      	ldrh	r3, [r3, #6]
 80100be:	2b07      	cmp	r3, #7
 80100c0:	bf28      	it	cs
 80100c2:	2307      	movcs	r3, #7
 80100c4:	82fb      	strh	r3, [r7, #22]
        }
        
        USBD_CtlSendData (pdev, pbuf, len);
 80100c6:	8afb      	ldrh	r3, [r7, #22]
 80100c8:	461a      	mov	r2, r3
 80100ca:	6939      	ldr	r1, [r7, #16]
 80100cc:	6878      	ldr	r0, [r7, #4]
 80100ce:	f001 fafb 	bl	80116c8 <USBD_CtlSendData>
        break;
 80100d2:	e00e      	b.n	80100f2 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 80100d8:	2201      	movs	r2, #1
 80100da:	4619      	mov	r1, r3
 80100dc:	6878      	ldr	r0, [r7, #4]
 80100de:	f001 faf3 	bl	80116c8 <USBD_CtlSendData>
                          1);
        break;
 80100e2:	e006      	b.n	80100f2 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 80100e4:	683b      	ldr	r3, [r7, #0]
 80100e6:	885b      	ldrh	r3, [r3, #2]
 80100e8:	b2db      	uxtb	r3, r3
 80100ea:	461a      	mov	r2, r3
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	609a      	str	r2, [r3, #8]
        break;
 80100f0:	bf00      	nop
    }
  }
  return USBD_OK;
 80100f2:	2300      	movs	r3, #0
}
 80100f4:	4618      	mov	r0, r3
 80100f6:	3718      	adds	r7, #24
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bd80      	pop	{r7, pc}
 80100fc:	24000052 	.word	0x24000052

08010100 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 8010100:	b480      	push	{r7}
 8010102:	b083      	sub	sp, #12
 8010104:	af00      	add	r7, sp, #0
 8010106:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801010e:	7b1b      	ldrb	r3, [r3, #12]
}
 8010110:	4618      	mov	r0, r3
 8010112:	370c      	adds	r7, #12
 8010114:	46bd      	mov	sp, r7
 8010116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011a:	4770      	bx	lr

0801011c <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b086      	sub	sp, #24
 8010120:	af00      	add	r7, sp, #0
 8010122:	60f8      	str	r0, [r7, #12]
 8010124:	60b9      	str	r1, [r7, #8]
 8010126:	4613      	mov	r3, r2
 8010128:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010130:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010138:	b2db      	uxtb	r3, r3
 801013a:	2b03      	cmp	r3, #3
 801013c:	d10c      	bne.n	8010158 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	7b1b      	ldrb	r3, [r3, #12]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d108      	bne.n	8010158 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 8010146:	697b      	ldr	r3, [r7, #20]
 8010148:	2201      	movs	r2, #1
 801014a:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 801014c:	88fb      	ldrh	r3, [r7, #6]
 801014e:	68ba      	ldr	r2, [r7, #8]
 8010150:	2181      	movs	r1, #129	@ 0x81
 8010152:	68f8      	ldr	r0, [r7, #12]
 8010154:	f005 fb59 	bl	801580a <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 8010158:	2300      	movs	r3, #0
}
 801015a:	4618      	mov	r0, r3
 801015c:	3718      	adds	r7, #24
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}
	...

08010164 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 8010164:	b480      	push	{r7}
 8010166:	b083      	sub	sp, #12
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	2253      	movs	r2, #83	@ 0x53
 8010170:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 8010172:	4b03      	ldr	r3, [pc, #12]	@ (8010180 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 8010174:	4618      	mov	r0, r3
 8010176:	370c      	adds	r7, #12
 8010178:	46bd      	mov	sp, r7
 801017a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017e:	4770      	bx	lr
 8010180:	24000040 	.word	0x24000040

08010184 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 8010184:	b580      	push	{r7, lr}
 8010186:	b082      	sub	sp, #8
 8010188:	af00      	add	r7, sp, #0
 801018a:	6078      	str	r0, [r7, #4]
 801018c:	460b      	mov	r3, r1
 801018e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010196:	2200      	movs	r2, #0
 8010198:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 801019a:	f004 fae1 	bl	8014760 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 801019e:	2300      	movs	r3, #0
}
 80101a0:	4618      	mov	r0, r3
 80101a2:	3708      	adds	r7, #8
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b084      	sub	sp, #16
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
 80101b0:	460b      	mov	r3, r1
 80101b2:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 80101b4:	78fb      	ldrb	r3, [r7, #3]
 80101b6:	2b01      	cmp	r3, #1
 80101b8:	d001      	beq.n	80101be <USBD_MIDI_DataOut+0x16>
 80101ba:	2303      	movs	r3, #3
 80101bc:	e015      	b.n	80101ea <USBD_MIDI_DataOut+0x42>
  
  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80101c4:	78fa      	ldrb	r2, [r7, #3]
 80101c6:	4611      	mov	r1, r2
 80101c8:	4618      	mov	r0, r3
 80101ca:	f7f7 fa7c 	bl	80076c6 <HAL_PCD_EP_GetRxCount>
 80101ce:	4603      	mov	r3, r0
 80101d0:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 80101d2:	7bfb      	ldrb	r3, [r7, #15]
 80101d4:	4619      	mov	r1, r3
 80101d6:	4807      	ldr	r0, [pc, #28]	@ (80101f4 <USBD_MIDI_DataOut+0x4c>)
 80101d8:	f004 fab2 	bl	8014740 <USBD_MIDI_OnPacketsReceived>
  
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);  
 80101dc:	2340      	movs	r3, #64	@ 0x40
 80101de:	4a05      	ldr	r2, [pc, #20]	@ (80101f4 <USBD_MIDI_DataOut+0x4c>)
 80101e0:	2101      	movs	r1, #1
 80101e2:	6878      	ldr	r0, [r7, #4]
 80101e4:	f005 fb32 	bl	801584c <USBD_LL_PrepareReceive>
  
  return USBD_OK;
 80101e8:	2300      	movs	r3, #0
}
 80101ea:	4618      	mov	r0, r3
 80101ec:	3710      	adds	r7, #16
 80101ee:	46bd      	mov	sp, r7
 80101f0:	bd80      	pop	{r7, pc}
 80101f2:	bf00      	nop
 80101f4:	240001a0 	.word	0x240001a0

080101f8 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 80101f8:	b480      	push	{r7}
 80101fa:	b083      	sub	sp, #12
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	220a      	movs	r2, #10
 8010204:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 8010206:	4b03      	ldr	r3, [pc, #12]	@ (8010214 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 8010208:	4618      	mov	r0, r3
 801020a:	370c      	adds	r7, #12
 801020c:	46bd      	mov	sp, r7
 801020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010212:	4770      	bx	lr
 8010214:	24000094 	.word	0x24000094

08010218 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b086      	sub	sp, #24
 801021c:	af00      	add	r7, sp, #0
 801021e:	60f8      	str	r0, [r7, #12]
 8010220:	60b9      	str	r1, [r7, #8]
 8010222:	4613      	mov	r3, r2
 8010224:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d101      	bne.n	8010230 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801022c:	2303      	movs	r3, #3
 801022e:	e01f      	b.n	8010270 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	2200      	movs	r2, #0
 8010234:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	2200      	movs	r2, #0
 801023c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	2200      	movs	r2, #0
 8010244:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010248:	68bb      	ldr	r3, [r7, #8]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d003      	beq.n	8010256 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	68ba      	ldr	r2, [r7, #8]
 8010252:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2201      	movs	r2, #1
 801025a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	79fa      	ldrb	r2, [r7, #7]
 8010262:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010264:	68f8      	ldr	r0, [r7, #12]
 8010266:	f005 f997 	bl	8015598 <USBD_LL_Init>
 801026a:	4603      	mov	r3, r0
 801026c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801026e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010270:	4618      	mov	r0, r3
 8010272:	3718      	adds	r7, #24
 8010274:	46bd      	mov	sp, r7
 8010276:	bd80      	pop	{r7, pc}

08010278 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
 8010280:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010282:	2300      	movs	r3, #0
 8010284:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d101      	bne.n	8010290 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801028c:	2303      	movs	r3, #3
 801028e:	e025      	b.n	80102dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	683a      	ldr	r2, [r7, #0]
 8010294:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	32ae      	adds	r2, #174	@ 0xae
 80102a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d00f      	beq.n	80102cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	32ae      	adds	r2, #174	@ 0xae
 80102b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102bc:	f107 020e 	add.w	r2, r7, #14
 80102c0:	4610      	mov	r0, r2
 80102c2:	4798      	blx	r3
 80102c4:	4602      	mov	r2, r0
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80102d2:	1c5a      	adds	r2, r3, #1
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80102da:	2300      	movs	r3, #0
}
 80102dc:	4618      	mov	r0, r3
 80102de:	3710      	adds	r7, #16
 80102e0:	46bd      	mov	sp, r7
 80102e2:	bd80      	pop	{r7, pc}

080102e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80102e4:	b580      	push	{r7, lr}
 80102e6:	b082      	sub	sp, #8
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80102ec:	6878      	ldr	r0, [r7, #4]
 80102ee:	f005 f9a3 	bl	8015638 <USBD_LL_Start>
 80102f2:	4603      	mov	r3, r0
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3708      	adds	r7, #8
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}

080102fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80102fc:	b480      	push	{r7}
 80102fe:	b083      	sub	sp, #12
 8010300:	af00      	add	r7, sp, #0
 8010302:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010304:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8010306:	4618      	mov	r0, r3
 8010308:	370c      	adds	r7, #12
 801030a:	46bd      	mov	sp, r7
 801030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010310:	4770      	bx	lr

08010312 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010312:	b580      	push	{r7, lr}
 8010314:	b084      	sub	sp, #16
 8010316:	af00      	add	r7, sp, #0
 8010318:	6078      	str	r0, [r7, #4]
 801031a:	460b      	mov	r3, r1
 801031c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801031e:	2300      	movs	r3, #0
 8010320:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010328:	2b00      	cmp	r3, #0
 801032a:	d009      	beq.n	8010340 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	78fa      	ldrb	r2, [r7, #3]
 8010336:	4611      	mov	r1, r2
 8010338:	6878      	ldr	r0, [r7, #4]
 801033a:	4798      	blx	r3
 801033c:	4603      	mov	r3, r0
 801033e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010340:	7bfb      	ldrb	r3, [r7, #15]
}
 8010342:	4618      	mov	r0, r3
 8010344:	3710      	adds	r7, #16
 8010346:	46bd      	mov	sp, r7
 8010348:	bd80      	pop	{r7, pc}

0801034a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801034a:	b580      	push	{r7, lr}
 801034c:	b084      	sub	sp, #16
 801034e:	af00      	add	r7, sp, #0
 8010350:	6078      	str	r0, [r7, #4]
 8010352:	460b      	mov	r3, r1
 8010354:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010356:	2300      	movs	r3, #0
 8010358:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010360:	685b      	ldr	r3, [r3, #4]
 8010362:	78fa      	ldrb	r2, [r7, #3]
 8010364:	4611      	mov	r1, r2
 8010366:	6878      	ldr	r0, [r7, #4]
 8010368:	4798      	blx	r3
 801036a:	4603      	mov	r3, r0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d001      	beq.n	8010374 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8010370:	2303      	movs	r3, #3
 8010372:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010374:	7bfb      	ldrb	r3, [r7, #15]
}
 8010376:	4618      	mov	r0, r3
 8010378:	3710      	adds	r7, #16
 801037a:	46bd      	mov	sp, r7
 801037c:	bd80      	pop	{r7, pc}

0801037e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801037e:	b580      	push	{r7, lr}
 8010380:	b084      	sub	sp, #16
 8010382:	af00      	add	r7, sp, #0
 8010384:	6078      	str	r0, [r7, #4]
 8010386:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801038e:	6839      	ldr	r1, [r7, #0]
 8010390:	4618      	mov	r0, r3
 8010392:	f001 f8e2 	bl	801155a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2201      	movs	r2, #1
 801039a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80103a4:	461a      	mov	r2, r3
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80103b2:	f003 031f 	and.w	r3, r3, #31
 80103b6:	2b02      	cmp	r3, #2
 80103b8:	d01a      	beq.n	80103f0 <USBD_LL_SetupStage+0x72>
 80103ba:	2b02      	cmp	r3, #2
 80103bc:	d822      	bhi.n	8010404 <USBD_LL_SetupStage+0x86>
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d002      	beq.n	80103c8 <USBD_LL_SetupStage+0x4a>
 80103c2:	2b01      	cmp	r3, #1
 80103c4:	d00a      	beq.n	80103dc <USBD_LL_SetupStage+0x5e>
 80103c6:	e01d      	b.n	8010404 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103ce:	4619      	mov	r1, r3
 80103d0:	6878      	ldr	r0, [r7, #4]
 80103d2:	f000 fb0f 	bl	80109f4 <USBD_StdDevReq>
 80103d6:	4603      	mov	r3, r0
 80103d8:	73fb      	strb	r3, [r7, #15]
      break;
 80103da:	e020      	b.n	801041e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103e2:	4619      	mov	r1, r3
 80103e4:	6878      	ldr	r0, [r7, #4]
 80103e6:	f000 fb77 	bl	8010ad8 <USBD_StdItfReq>
 80103ea:	4603      	mov	r3, r0
 80103ec:	73fb      	strb	r3, [r7, #15]
      break;
 80103ee:	e016      	b.n	801041e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103f6:	4619      	mov	r1, r3
 80103f8:	6878      	ldr	r0, [r7, #4]
 80103fa:	f000 fbd9 	bl	8010bb0 <USBD_StdEPReq>
 80103fe:	4603      	mov	r3, r0
 8010400:	73fb      	strb	r3, [r7, #15]
      break;
 8010402:	e00c      	b.n	801041e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801040a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801040e:	b2db      	uxtb	r3, r3
 8010410:	4619      	mov	r1, r3
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f005 f970 	bl	80156f8 <USBD_LL_StallEP>
 8010418:	4603      	mov	r3, r0
 801041a:	73fb      	strb	r3, [r7, #15]
      break;
 801041c:	bf00      	nop
  }

  return ret;
 801041e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010420:	4618      	mov	r0, r3
 8010422:	3710      	adds	r7, #16
 8010424:	46bd      	mov	sp, r7
 8010426:	bd80      	pop	{r7, pc}

08010428 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b086      	sub	sp, #24
 801042c:	af00      	add	r7, sp, #0
 801042e:	60f8      	str	r0, [r7, #12]
 8010430:	460b      	mov	r3, r1
 8010432:	607a      	str	r2, [r7, #4]
 8010434:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010436:	2300      	movs	r3, #0
 8010438:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801043a:	7afb      	ldrb	r3, [r7, #11]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d16e      	bne.n	801051e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010446:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801044e:	2b03      	cmp	r3, #3
 8010450:	f040 8098 	bne.w	8010584 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010454:	693b      	ldr	r3, [r7, #16]
 8010456:	689a      	ldr	r2, [r3, #8]
 8010458:	693b      	ldr	r3, [r7, #16]
 801045a:	68db      	ldr	r3, [r3, #12]
 801045c:	429a      	cmp	r2, r3
 801045e:	d913      	bls.n	8010488 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	689a      	ldr	r2, [r3, #8]
 8010464:	693b      	ldr	r3, [r7, #16]
 8010466:	68db      	ldr	r3, [r3, #12]
 8010468:	1ad2      	subs	r2, r2, r3
 801046a:	693b      	ldr	r3, [r7, #16]
 801046c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801046e:	693b      	ldr	r3, [r7, #16]
 8010470:	68da      	ldr	r2, [r3, #12]
 8010472:	693b      	ldr	r3, [r7, #16]
 8010474:	689b      	ldr	r3, [r3, #8]
 8010476:	4293      	cmp	r3, r2
 8010478:	bf28      	it	cs
 801047a:	4613      	movcs	r3, r2
 801047c:	461a      	mov	r2, r3
 801047e:	6879      	ldr	r1, [r7, #4]
 8010480:	68f8      	ldr	r0, [r7, #12]
 8010482:	f001 f94d 	bl	8011720 <USBD_CtlContinueRx>
 8010486:	e07d      	b.n	8010584 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801048e:	f003 031f 	and.w	r3, r3, #31
 8010492:	2b02      	cmp	r3, #2
 8010494:	d014      	beq.n	80104c0 <USBD_LL_DataOutStage+0x98>
 8010496:	2b02      	cmp	r3, #2
 8010498:	d81d      	bhi.n	80104d6 <USBD_LL_DataOutStage+0xae>
 801049a:	2b00      	cmp	r3, #0
 801049c:	d002      	beq.n	80104a4 <USBD_LL_DataOutStage+0x7c>
 801049e:	2b01      	cmp	r3, #1
 80104a0:	d003      	beq.n	80104aa <USBD_LL_DataOutStage+0x82>
 80104a2:	e018      	b.n	80104d6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80104a4:	2300      	movs	r3, #0
 80104a6:	75bb      	strb	r3, [r7, #22]
            break;
 80104a8:	e018      	b.n	80104dc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80104b0:	b2db      	uxtb	r3, r3
 80104b2:	4619      	mov	r1, r3
 80104b4:	68f8      	ldr	r0, [r7, #12]
 80104b6:	f000 fa64 	bl	8010982 <USBD_CoreFindIF>
 80104ba:	4603      	mov	r3, r0
 80104bc:	75bb      	strb	r3, [r7, #22]
            break;
 80104be:	e00d      	b.n	80104dc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80104c6:	b2db      	uxtb	r3, r3
 80104c8:	4619      	mov	r1, r3
 80104ca:	68f8      	ldr	r0, [r7, #12]
 80104cc:	f000 fa66 	bl	801099c <USBD_CoreFindEP>
 80104d0:	4603      	mov	r3, r0
 80104d2:	75bb      	strb	r3, [r7, #22]
            break;
 80104d4:	e002      	b.n	80104dc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80104d6:	2300      	movs	r3, #0
 80104d8:	75bb      	strb	r3, [r7, #22]
            break;
 80104da:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80104dc:	7dbb      	ldrb	r3, [r7, #22]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d119      	bne.n	8010516 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80104e8:	b2db      	uxtb	r3, r3
 80104ea:	2b03      	cmp	r3, #3
 80104ec:	d113      	bne.n	8010516 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80104ee:	7dba      	ldrb	r2, [r7, #22]
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	32ae      	adds	r2, #174	@ 0xae
 80104f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104f8:	691b      	ldr	r3, [r3, #16]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d00b      	beq.n	8010516 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80104fe:	7dba      	ldrb	r2, [r7, #22]
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010506:	7dba      	ldrb	r2, [r7, #22]
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	32ae      	adds	r2, #174	@ 0xae
 801050c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010510:	691b      	ldr	r3, [r3, #16]
 8010512:	68f8      	ldr	r0, [r7, #12]
 8010514:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010516:	68f8      	ldr	r0, [r7, #12]
 8010518:	f001 f913 	bl	8011742 <USBD_CtlSendStatus>
 801051c:	e032      	b.n	8010584 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801051e:	7afb      	ldrb	r3, [r7, #11]
 8010520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010524:	b2db      	uxtb	r3, r3
 8010526:	4619      	mov	r1, r3
 8010528:	68f8      	ldr	r0, [r7, #12]
 801052a:	f000 fa37 	bl	801099c <USBD_CoreFindEP>
 801052e:	4603      	mov	r3, r0
 8010530:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010532:	7dbb      	ldrb	r3, [r7, #22]
 8010534:	2bff      	cmp	r3, #255	@ 0xff
 8010536:	d025      	beq.n	8010584 <USBD_LL_DataOutStage+0x15c>
 8010538:	7dbb      	ldrb	r3, [r7, #22]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d122      	bne.n	8010584 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010544:	b2db      	uxtb	r3, r3
 8010546:	2b03      	cmp	r3, #3
 8010548:	d117      	bne.n	801057a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801054a:	7dba      	ldrb	r2, [r7, #22]
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	32ae      	adds	r2, #174	@ 0xae
 8010550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010554:	699b      	ldr	r3, [r3, #24]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d00f      	beq.n	801057a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801055a:	7dba      	ldrb	r2, [r7, #22]
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8010562:	7dba      	ldrb	r2, [r7, #22]
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	32ae      	adds	r2, #174	@ 0xae
 8010568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801056c:	699b      	ldr	r3, [r3, #24]
 801056e:	7afa      	ldrb	r2, [r7, #11]
 8010570:	4611      	mov	r1, r2
 8010572:	68f8      	ldr	r0, [r7, #12]
 8010574:	4798      	blx	r3
 8010576:	4603      	mov	r3, r0
 8010578:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801057a:	7dfb      	ldrb	r3, [r7, #23]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d001      	beq.n	8010584 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8010580:	7dfb      	ldrb	r3, [r7, #23]
 8010582:	e000      	b.n	8010586 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010584:	2300      	movs	r3, #0
}
 8010586:	4618      	mov	r0, r3
 8010588:	3718      	adds	r7, #24
 801058a:	46bd      	mov	sp, r7
 801058c:	bd80      	pop	{r7, pc}

0801058e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801058e:	b580      	push	{r7, lr}
 8010590:	b086      	sub	sp, #24
 8010592:	af00      	add	r7, sp, #0
 8010594:	60f8      	str	r0, [r7, #12]
 8010596:	460b      	mov	r3, r1
 8010598:	607a      	str	r2, [r7, #4]
 801059a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801059c:	7afb      	ldrb	r3, [r7, #11]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d16f      	bne.n	8010682 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	3314      	adds	r3, #20
 80105a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80105ae:	2b02      	cmp	r3, #2
 80105b0:	d15a      	bne.n	8010668 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80105b2:	693b      	ldr	r3, [r7, #16]
 80105b4:	689a      	ldr	r2, [r3, #8]
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	68db      	ldr	r3, [r3, #12]
 80105ba:	429a      	cmp	r2, r3
 80105bc:	d914      	bls.n	80105e8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80105be:	693b      	ldr	r3, [r7, #16]
 80105c0:	689a      	ldr	r2, [r3, #8]
 80105c2:	693b      	ldr	r3, [r7, #16]
 80105c4:	68db      	ldr	r3, [r3, #12]
 80105c6:	1ad2      	subs	r2, r2, r3
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	689b      	ldr	r3, [r3, #8]
 80105d0:	461a      	mov	r2, r3
 80105d2:	6879      	ldr	r1, [r7, #4]
 80105d4:	68f8      	ldr	r0, [r7, #12]
 80105d6:	f001 f892 	bl	80116fe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80105da:	2300      	movs	r3, #0
 80105dc:	2200      	movs	r2, #0
 80105de:	2100      	movs	r1, #0
 80105e0:	68f8      	ldr	r0, [r7, #12]
 80105e2:	f005 f933 	bl	801584c <USBD_LL_PrepareReceive>
 80105e6:	e03f      	b.n	8010668 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	68da      	ldr	r2, [r3, #12]
 80105ec:	693b      	ldr	r3, [r7, #16]
 80105ee:	689b      	ldr	r3, [r3, #8]
 80105f0:	429a      	cmp	r2, r3
 80105f2:	d11c      	bne.n	801062e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80105f4:	693b      	ldr	r3, [r7, #16]
 80105f6:	685a      	ldr	r2, [r3, #4]
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80105fc:	429a      	cmp	r2, r3
 80105fe:	d316      	bcc.n	801062e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010600:	693b      	ldr	r3, [r7, #16]
 8010602:	685a      	ldr	r2, [r3, #4]
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801060a:	429a      	cmp	r2, r3
 801060c:	d20f      	bcs.n	801062e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801060e:	2200      	movs	r2, #0
 8010610:	2100      	movs	r1, #0
 8010612:	68f8      	ldr	r0, [r7, #12]
 8010614:	f001 f873 	bl	80116fe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	2200      	movs	r2, #0
 801061c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010620:	2300      	movs	r3, #0
 8010622:	2200      	movs	r2, #0
 8010624:	2100      	movs	r1, #0
 8010626:	68f8      	ldr	r0, [r7, #12]
 8010628:	f005 f910 	bl	801584c <USBD_LL_PrepareReceive>
 801062c:	e01c      	b.n	8010668 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010634:	b2db      	uxtb	r3, r3
 8010636:	2b03      	cmp	r3, #3
 8010638:	d10f      	bne.n	801065a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010640:	68db      	ldr	r3, [r3, #12]
 8010642:	2b00      	cmp	r3, #0
 8010644:	d009      	beq.n	801065a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	2200      	movs	r2, #0
 801064a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010654:	68db      	ldr	r3, [r3, #12]
 8010656:	68f8      	ldr	r0, [r7, #12]
 8010658:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801065a:	2180      	movs	r1, #128	@ 0x80
 801065c:	68f8      	ldr	r0, [r7, #12]
 801065e:	f005 f84b 	bl	80156f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010662:	68f8      	ldr	r0, [r7, #12]
 8010664:	f001 f880 	bl	8011768 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801066e:	2b00      	cmp	r3, #0
 8010670:	d03a      	beq.n	80106e8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8010672:	68f8      	ldr	r0, [r7, #12]
 8010674:	f7ff fe42 	bl	80102fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	2200      	movs	r2, #0
 801067c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010680:	e032      	b.n	80106e8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8010682:	7afb      	ldrb	r3, [r7, #11]
 8010684:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010688:	b2db      	uxtb	r3, r3
 801068a:	4619      	mov	r1, r3
 801068c:	68f8      	ldr	r0, [r7, #12]
 801068e:	f000 f985 	bl	801099c <USBD_CoreFindEP>
 8010692:	4603      	mov	r3, r0
 8010694:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010696:	7dfb      	ldrb	r3, [r7, #23]
 8010698:	2bff      	cmp	r3, #255	@ 0xff
 801069a:	d025      	beq.n	80106e8 <USBD_LL_DataInStage+0x15a>
 801069c:	7dfb      	ldrb	r3, [r7, #23]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d122      	bne.n	80106e8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106a8:	b2db      	uxtb	r3, r3
 80106aa:	2b03      	cmp	r3, #3
 80106ac:	d11c      	bne.n	80106e8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80106ae:	7dfa      	ldrb	r2, [r7, #23]
 80106b0:	68fb      	ldr	r3, [r7, #12]
 80106b2:	32ae      	adds	r2, #174	@ 0xae
 80106b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106b8:	695b      	ldr	r3, [r3, #20]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d014      	beq.n	80106e8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80106be:	7dfa      	ldrb	r2, [r7, #23]
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80106c6:	7dfa      	ldrb	r2, [r7, #23]
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	32ae      	adds	r2, #174	@ 0xae
 80106cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106d0:	695b      	ldr	r3, [r3, #20]
 80106d2:	7afa      	ldrb	r2, [r7, #11]
 80106d4:	4611      	mov	r1, r2
 80106d6:	68f8      	ldr	r0, [r7, #12]
 80106d8:	4798      	blx	r3
 80106da:	4603      	mov	r3, r0
 80106dc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80106de:	7dbb      	ldrb	r3, [r7, #22]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d001      	beq.n	80106e8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80106e4:	7dbb      	ldrb	r3, [r7, #22]
 80106e6:	e000      	b.n	80106ea <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80106e8:	2300      	movs	r3, #0
}
 80106ea:	4618      	mov	r0, r3
 80106ec:	3718      	adds	r7, #24
 80106ee:	46bd      	mov	sp, r7
 80106f0:	bd80      	pop	{r7, pc}

080106f2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80106f2:	b580      	push	{r7, lr}
 80106f4:	b084      	sub	sp, #16
 80106f6:	af00      	add	r7, sp, #0
 80106f8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80106fa:	2300      	movs	r3, #0
 80106fc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	2201      	movs	r2, #1
 8010702:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2200      	movs	r2, #0
 801070a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2200      	movs	r2, #0
 8010712:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	2200      	movs	r2, #0
 8010718:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2200      	movs	r2, #0
 8010720:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801072a:	2b00      	cmp	r3, #0
 801072c:	d014      	beq.n	8010758 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010734:	685b      	ldr	r3, [r3, #4]
 8010736:	2b00      	cmp	r3, #0
 8010738:	d00e      	beq.n	8010758 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010740:	685b      	ldr	r3, [r3, #4]
 8010742:	687a      	ldr	r2, [r7, #4]
 8010744:	6852      	ldr	r2, [r2, #4]
 8010746:	b2d2      	uxtb	r2, r2
 8010748:	4611      	mov	r1, r2
 801074a:	6878      	ldr	r0, [r7, #4]
 801074c:	4798      	blx	r3
 801074e:	4603      	mov	r3, r0
 8010750:	2b00      	cmp	r3, #0
 8010752:	d001      	beq.n	8010758 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010754:	2303      	movs	r3, #3
 8010756:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010758:	2340      	movs	r3, #64	@ 0x40
 801075a:	2200      	movs	r2, #0
 801075c:	2100      	movs	r1, #0
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f004 ff85 	bl	801566e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2201      	movs	r2, #1
 8010768:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2240      	movs	r2, #64	@ 0x40
 8010770:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010774:	2340      	movs	r3, #64	@ 0x40
 8010776:	2200      	movs	r2, #0
 8010778:	2180      	movs	r1, #128	@ 0x80
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f004 ff77 	bl	801566e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2201      	movs	r2, #1
 8010784:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2240      	movs	r2, #64	@ 0x40
 801078a:	621a      	str	r2, [r3, #32]

  return ret;
 801078c:	7bfb      	ldrb	r3, [r7, #15]
}
 801078e:	4618      	mov	r0, r3
 8010790:	3710      	adds	r7, #16
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}

08010796 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010796:	b480      	push	{r7}
 8010798:	b083      	sub	sp, #12
 801079a:	af00      	add	r7, sp, #0
 801079c:	6078      	str	r0, [r7, #4]
 801079e:	460b      	mov	r3, r1
 80107a0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	78fa      	ldrb	r2, [r7, #3]
 80107a6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80107a8:	2300      	movs	r3, #0
}
 80107aa:	4618      	mov	r0, r3
 80107ac:	370c      	adds	r7, #12
 80107ae:	46bd      	mov	sp, r7
 80107b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b4:	4770      	bx	lr

080107b6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80107b6:	b480      	push	{r7}
 80107b8:	b083      	sub	sp, #12
 80107ba:	af00      	add	r7, sp, #0
 80107bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107c4:	b2db      	uxtb	r3, r3
 80107c6:	2b04      	cmp	r3, #4
 80107c8:	d006      	beq.n	80107d8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107d0:	b2da      	uxtb	r2, r3
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	2204      	movs	r2, #4
 80107dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80107e0:	2300      	movs	r3, #0
}
 80107e2:	4618      	mov	r0, r3
 80107e4:	370c      	adds	r7, #12
 80107e6:	46bd      	mov	sp, r7
 80107e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ec:	4770      	bx	lr

080107ee <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80107ee:	b480      	push	{r7}
 80107f0:	b083      	sub	sp, #12
 80107f2:	af00      	add	r7, sp, #0
 80107f4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107fc:	b2db      	uxtb	r3, r3
 80107fe:	2b04      	cmp	r3, #4
 8010800:	d106      	bne.n	8010810 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010808:	b2da      	uxtb	r2, r3
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010810:	2300      	movs	r3, #0
}
 8010812:	4618      	mov	r0, r3
 8010814:	370c      	adds	r7, #12
 8010816:	46bd      	mov	sp, r7
 8010818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081c:	4770      	bx	lr

0801081e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801081e:	b580      	push	{r7, lr}
 8010820:	b082      	sub	sp, #8
 8010822:	af00      	add	r7, sp, #0
 8010824:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801082c:	b2db      	uxtb	r3, r3
 801082e:	2b03      	cmp	r3, #3
 8010830:	d110      	bne.n	8010854 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010838:	2b00      	cmp	r3, #0
 801083a:	d00b      	beq.n	8010854 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010842:	69db      	ldr	r3, [r3, #28]
 8010844:	2b00      	cmp	r3, #0
 8010846:	d005      	beq.n	8010854 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801084e:	69db      	ldr	r3, [r3, #28]
 8010850:	6878      	ldr	r0, [r7, #4]
 8010852:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010854:	2300      	movs	r3, #0
}
 8010856:	4618      	mov	r0, r3
 8010858:	3708      	adds	r7, #8
 801085a:	46bd      	mov	sp, r7
 801085c:	bd80      	pop	{r7, pc}

0801085e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801085e:	b580      	push	{r7, lr}
 8010860:	b082      	sub	sp, #8
 8010862:	af00      	add	r7, sp, #0
 8010864:	6078      	str	r0, [r7, #4]
 8010866:	460b      	mov	r3, r1
 8010868:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	32ae      	adds	r2, #174	@ 0xae
 8010874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d101      	bne.n	8010880 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801087c:	2303      	movs	r3, #3
 801087e:	e01c      	b.n	80108ba <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010886:	b2db      	uxtb	r3, r3
 8010888:	2b03      	cmp	r3, #3
 801088a:	d115      	bne.n	80108b8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	32ae      	adds	r2, #174	@ 0xae
 8010896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801089a:	6a1b      	ldr	r3, [r3, #32]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d00b      	beq.n	80108b8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	32ae      	adds	r2, #174	@ 0xae
 80108aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108ae:	6a1b      	ldr	r3, [r3, #32]
 80108b0:	78fa      	ldrb	r2, [r7, #3]
 80108b2:	4611      	mov	r1, r2
 80108b4:	6878      	ldr	r0, [r7, #4]
 80108b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80108b8:	2300      	movs	r3, #0
}
 80108ba:	4618      	mov	r0, r3
 80108bc:	3708      	adds	r7, #8
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}

080108c2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80108c2:	b580      	push	{r7, lr}
 80108c4:	b082      	sub	sp, #8
 80108c6:	af00      	add	r7, sp, #0
 80108c8:	6078      	str	r0, [r7, #4]
 80108ca:	460b      	mov	r3, r1
 80108cc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	32ae      	adds	r2, #174	@ 0xae
 80108d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d101      	bne.n	80108e4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80108e0:	2303      	movs	r3, #3
 80108e2:	e01c      	b.n	801091e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108ea:	b2db      	uxtb	r3, r3
 80108ec:	2b03      	cmp	r3, #3
 80108ee:	d115      	bne.n	801091c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	32ae      	adds	r2, #174	@ 0xae
 80108fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010900:	2b00      	cmp	r3, #0
 8010902:	d00b      	beq.n	801091c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	32ae      	adds	r2, #174	@ 0xae
 801090e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010914:	78fa      	ldrb	r2, [r7, #3]
 8010916:	4611      	mov	r1, r2
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801091c:	2300      	movs	r3, #0
}
 801091e:	4618      	mov	r0, r3
 8010920:	3708      	adds	r7, #8
 8010922:	46bd      	mov	sp, r7
 8010924:	bd80      	pop	{r7, pc}

08010926 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010926:	b480      	push	{r7}
 8010928:	b083      	sub	sp, #12
 801092a:	af00      	add	r7, sp, #0
 801092c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801092e:	2300      	movs	r3, #0
}
 8010930:	4618      	mov	r0, r3
 8010932:	370c      	adds	r7, #12
 8010934:	46bd      	mov	sp, r7
 8010936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093a:	4770      	bx	lr

0801093c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b084      	sub	sp, #16
 8010940:	af00      	add	r7, sp, #0
 8010942:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010944:	2300      	movs	r3, #0
 8010946:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2201      	movs	r2, #1
 801094c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010956:	2b00      	cmp	r3, #0
 8010958:	d00e      	beq.n	8010978 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010960:	685b      	ldr	r3, [r3, #4]
 8010962:	687a      	ldr	r2, [r7, #4]
 8010964:	6852      	ldr	r2, [r2, #4]
 8010966:	b2d2      	uxtb	r2, r2
 8010968:	4611      	mov	r1, r2
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	4798      	blx	r3
 801096e:	4603      	mov	r3, r0
 8010970:	2b00      	cmp	r3, #0
 8010972:	d001      	beq.n	8010978 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010974:	2303      	movs	r3, #3
 8010976:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010978:	7bfb      	ldrb	r3, [r7, #15]
}
 801097a:	4618      	mov	r0, r3
 801097c:	3710      	adds	r7, #16
 801097e:	46bd      	mov	sp, r7
 8010980:	bd80      	pop	{r7, pc}

08010982 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010982:	b480      	push	{r7}
 8010984:	b083      	sub	sp, #12
 8010986:	af00      	add	r7, sp, #0
 8010988:	6078      	str	r0, [r7, #4]
 801098a:	460b      	mov	r3, r1
 801098c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801098e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010990:	4618      	mov	r0, r3
 8010992:	370c      	adds	r7, #12
 8010994:	46bd      	mov	sp, r7
 8010996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099a:	4770      	bx	lr

0801099c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801099c:	b480      	push	{r7}
 801099e:	b083      	sub	sp, #12
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
 80109a4:	460b      	mov	r3, r1
 80109a6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80109a8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	370c      	adds	r7, #12
 80109ae:	46bd      	mov	sp, r7
 80109b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b4:	4770      	bx	lr

080109b6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80109b6:	b480      	push	{r7}
 80109b8:	b087      	sub	sp, #28
 80109ba:	af00      	add	r7, sp, #0
 80109bc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80109c2:	697b      	ldr	r3, [r7, #20]
 80109c4:	781b      	ldrb	r3, [r3, #0]
 80109c6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	3301      	adds	r3, #1
 80109cc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80109ce:	697b      	ldr	r3, [r7, #20]
 80109d0:	781b      	ldrb	r3, [r3, #0]
 80109d2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80109d4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80109d8:	021b      	lsls	r3, r3, #8
 80109da:	b21a      	sxth	r2, r3
 80109dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80109e0:	4313      	orrs	r3, r2
 80109e2:	b21b      	sxth	r3, r3
 80109e4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80109e6:	89fb      	ldrh	r3, [r7, #14]
}
 80109e8:	4618      	mov	r0, r3
 80109ea:	371c      	adds	r7, #28
 80109ec:	46bd      	mov	sp, r7
 80109ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f2:	4770      	bx	lr

080109f4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
 80109fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80109fe:	2300      	movs	r3, #0
 8010a00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a02:	683b      	ldr	r3, [r7, #0]
 8010a04:	781b      	ldrb	r3, [r3, #0]
 8010a06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010a0a:	2b40      	cmp	r3, #64	@ 0x40
 8010a0c:	d005      	beq.n	8010a1a <USBD_StdDevReq+0x26>
 8010a0e:	2b40      	cmp	r3, #64	@ 0x40
 8010a10:	d857      	bhi.n	8010ac2 <USBD_StdDevReq+0xce>
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d00f      	beq.n	8010a36 <USBD_StdDevReq+0x42>
 8010a16:	2b20      	cmp	r3, #32
 8010a18:	d153      	bne.n	8010ac2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	32ae      	adds	r2, #174	@ 0xae
 8010a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a28:	689b      	ldr	r3, [r3, #8]
 8010a2a:	6839      	ldr	r1, [r7, #0]
 8010a2c:	6878      	ldr	r0, [r7, #4]
 8010a2e:	4798      	blx	r3
 8010a30:	4603      	mov	r3, r0
 8010a32:	73fb      	strb	r3, [r7, #15]
      break;
 8010a34:	e04a      	b.n	8010acc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	785b      	ldrb	r3, [r3, #1]
 8010a3a:	2b09      	cmp	r3, #9
 8010a3c:	d83b      	bhi.n	8010ab6 <USBD_StdDevReq+0xc2>
 8010a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8010a44 <USBD_StdDevReq+0x50>)
 8010a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a44:	08010a99 	.word	0x08010a99
 8010a48:	08010aad 	.word	0x08010aad
 8010a4c:	08010ab7 	.word	0x08010ab7
 8010a50:	08010aa3 	.word	0x08010aa3
 8010a54:	08010ab7 	.word	0x08010ab7
 8010a58:	08010a77 	.word	0x08010a77
 8010a5c:	08010a6d 	.word	0x08010a6d
 8010a60:	08010ab7 	.word	0x08010ab7
 8010a64:	08010a8f 	.word	0x08010a8f
 8010a68:	08010a81 	.word	0x08010a81
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010a6c:	6839      	ldr	r1, [r7, #0]
 8010a6e:	6878      	ldr	r0, [r7, #4]
 8010a70:	f000 fa3c 	bl	8010eec <USBD_GetDescriptor>
          break;
 8010a74:	e024      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010a76:	6839      	ldr	r1, [r7, #0]
 8010a78:	6878      	ldr	r0, [r7, #4]
 8010a7a:	f000 fbcb 	bl	8011214 <USBD_SetAddress>
          break;
 8010a7e:	e01f      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010a80:	6839      	ldr	r1, [r7, #0]
 8010a82:	6878      	ldr	r0, [r7, #4]
 8010a84:	f000 fc0a 	bl	801129c <USBD_SetConfig>
 8010a88:	4603      	mov	r3, r0
 8010a8a:	73fb      	strb	r3, [r7, #15]
          break;
 8010a8c:	e018      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010a8e:	6839      	ldr	r1, [r7, #0]
 8010a90:	6878      	ldr	r0, [r7, #4]
 8010a92:	f000 fcad 	bl	80113f0 <USBD_GetConfig>
          break;
 8010a96:	e013      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010a98:	6839      	ldr	r1, [r7, #0]
 8010a9a:	6878      	ldr	r0, [r7, #4]
 8010a9c:	f000 fcde 	bl	801145c <USBD_GetStatus>
          break;
 8010aa0:	e00e      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010aa2:	6839      	ldr	r1, [r7, #0]
 8010aa4:	6878      	ldr	r0, [r7, #4]
 8010aa6:	f000 fd0d 	bl	80114c4 <USBD_SetFeature>
          break;
 8010aaa:	e009      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010aac:	6839      	ldr	r1, [r7, #0]
 8010aae:	6878      	ldr	r0, [r7, #4]
 8010ab0:	f000 fd31 	bl	8011516 <USBD_ClrFeature>
          break;
 8010ab4:	e004      	b.n	8010ac0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010ab6:	6839      	ldr	r1, [r7, #0]
 8010ab8:	6878      	ldr	r0, [r7, #4]
 8010aba:	f000 fd88 	bl	80115ce <USBD_CtlError>
          break;
 8010abe:	bf00      	nop
      }
      break;
 8010ac0:	e004      	b.n	8010acc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010ac2:	6839      	ldr	r1, [r7, #0]
 8010ac4:	6878      	ldr	r0, [r7, #4]
 8010ac6:	f000 fd82 	bl	80115ce <USBD_CtlError>
      break;
 8010aca:	bf00      	nop
  }

  return ret;
 8010acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	3710      	adds	r7, #16
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	bd80      	pop	{r7, pc}
 8010ad6:	bf00      	nop

08010ad8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b084      	sub	sp, #16
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	6078      	str	r0, [r7, #4]
 8010ae0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ae6:	683b      	ldr	r3, [r7, #0]
 8010ae8:	781b      	ldrb	r3, [r3, #0]
 8010aea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010aee:	2b40      	cmp	r3, #64	@ 0x40
 8010af0:	d005      	beq.n	8010afe <USBD_StdItfReq+0x26>
 8010af2:	2b40      	cmp	r3, #64	@ 0x40
 8010af4:	d852      	bhi.n	8010b9c <USBD_StdItfReq+0xc4>
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d001      	beq.n	8010afe <USBD_StdItfReq+0x26>
 8010afa:	2b20      	cmp	r3, #32
 8010afc:	d14e      	bne.n	8010b9c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b04:	b2db      	uxtb	r3, r3
 8010b06:	3b01      	subs	r3, #1
 8010b08:	2b02      	cmp	r3, #2
 8010b0a:	d840      	bhi.n	8010b8e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	889b      	ldrh	r3, [r3, #4]
 8010b10:	b2db      	uxtb	r3, r3
 8010b12:	2b01      	cmp	r3, #1
 8010b14:	d836      	bhi.n	8010b84 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	889b      	ldrh	r3, [r3, #4]
 8010b1a:	b2db      	uxtb	r3, r3
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f7ff ff2f 	bl	8010982 <USBD_CoreFindIF>
 8010b24:	4603      	mov	r3, r0
 8010b26:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010b28:	7bbb      	ldrb	r3, [r7, #14]
 8010b2a:	2bff      	cmp	r3, #255	@ 0xff
 8010b2c:	d01d      	beq.n	8010b6a <USBD_StdItfReq+0x92>
 8010b2e:	7bbb      	ldrb	r3, [r7, #14]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d11a      	bne.n	8010b6a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010b34:	7bba      	ldrb	r2, [r7, #14]
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	32ae      	adds	r2, #174	@ 0xae
 8010b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b3e:	689b      	ldr	r3, [r3, #8]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d00f      	beq.n	8010b64 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010b44:	7bba      	ldrb	r2, [r7, #14]
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010b4c:	7bba      	ldrb	r2, [r7, #14]
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	32ae      	adds	r2, #174	@ 0xae
 8010b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b56:	689b      	ldr	r3, [r3, #8]
 8010b58:	6839      	ldr	r1, [r7, #0]
 8010b5a:	6878      	ldr	r0, [r7, #4]
 8010b5c:	4798      	blx	r3
 8010b5e:	4603      	mov	r3, r0
 8010b60:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010b62:	e004      	b.n	8010b6e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010b64:	2303      	movs	r3, #3
 8010b66:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010b68:	e001      	b.n	8010b6e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010b6a:	2303      	movs	r3, #3
 8010b6c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	88db      	ldrh	r3, [r3, #6]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d110      	bne.n	8010b98 <USBD_StdItfReq+0xc0>
 8010b76:	7bfb      	ldrb	r3, [r7, #15]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d10d      	bne.n	8010b98 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010b7c:	6878      	ldr	r0, [r7, #4]
 8010b7e:	f000 fde0 	bl	8011742 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010b82:	e009      	b.n	8010b98 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010b84:	6839      	ldr	r1, [r7, #0]
 8010b86:	6878      	ldr	r0, [r7, #4]
 8010b88:	f000 fd21 	bl	80115ce <USBD_CtlError>
          break;
 8010b8c:	e004      	b.n	8010b98 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010b8e:	6839      	ldr	r1, [r7, #0]
 8010b90:	6878      	ldr	r0, [r7, #4]
 8010b92:	f000 fd1c 	bl	80115ce <USBD_CtlError>
          break;
 8010b96:	e000      	b.n	8010b9a <USBD_StdItfReq+0xc2>
          break;
 8010b98:	bf00      	nop
      }
      break;
 8010b9a:	e004      	b.n	8010ba6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010b9c:	6839      	ldr	r1, [r7, #0]
 8010b9e:	6878      	ldr	r0, [r7, #4]
 8010ba0:	f000 fd15 	bl	80115ce <USBD_CtlError>
      break;
 8010ba4:	bf00      	nop
  }

  return ret;
 8010ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ba8:	4618      	mov	r0, r3
 8010baa:	3710      	adds	r7, #16
 8010bac:	46bd      	mov	sp, r7
 8010bae:	bd80      	pop	{r7, pc}

08010bb0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b084      	sub	sp, #16
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]
 8010bb8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010bba:	2300      	movs	r3, #0
 8010bbc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010bbe:	683b      	ldr	r3, [r7, #0]
 8010bc0:	889b      	ldrh	r3, [r3, #4]
 8010bc2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	781b      	ldrb	r3, [r3, #0]
 8010bc8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010bcc:	2b40      	cmp	r3, #64	@ 0x40
 8010bce:	d007      	beq.n	8010be0 <USBD_StdEPReq+0x30>
 8010bd0:	2b40      	cmp	r3, #64	@ 0x40
 8010bd2:	f200 817f 	bhi.w	8010ed4 <USBD_StdEPReq+0x324>
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d02a      	beq.n	8010c30 <USBD_StdEPReq+0x80>
 8010bda:	2b20      	cmp	r3, #32
 8010bdc:	f040 817a 	bne.w	8010ed4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010be0:	7bbb      	ldrb	r3, [r7, #14]
 8010be2:	4619      	mov	r1, r3
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f7ff fed9 	bl	801099c <USBD_CoreFindEP>
 8010bea:	4603      	mov	r3, r0
 8010bec:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010bee:	7b7b      	ldrb	r3, [r7, #13]
 8010bf0:	2bff      	cmp	r3, #255	@ 0xff
 8010bf2:	f000 8174 	beq.w	8010ede <USBD_StdEPReq+0x32e>
 8010bf6:	7b7b      	ldrb	r3, [r7, #13]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	f040 8170 	bne.w	8010ede <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8010bfe:	7b7a      	ldrb	r2, [r7, #13]
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010c06:	7b7a      	ldrb	r2, [r7, #13]
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	32ae      	adds	r2, #174	@ 0xae
 8010c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c10:	689b      	ldr	r3, [r3, #8]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	f000 8163 	beq.w	8010ede <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010c18:	7b7a      	ldrb	r2, [r7, #13]
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	32ae      	adds	r2, #174	@ 0xae
 8010c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c22:	689b      	ldr	r3, [r3, #8]
 8010c24:	6839      	ldr	r1, [r7, #0]
 8010c26:	6878      	ldr	r0, [r7, #4]
 8010c28:	4798      	blx	r3
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010c2e:	e156      	b.n	8010ede <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	785b      	ldrb	r3, [r3, #1]
 8010c34:	2b03      	cmp	r3, #3
 8010c36:	d008      	beq.n	8010c4a <USBD_StdEPReq+0x9a>
 8010c38:	2b03      	cmp	r3, #3
 8010c3a:	f300 8145 	bgt.w	8010ec8 <USBD_StdEPReq+0x318>
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	f000 809b 	beq.w	8010d7a <USBD_StdEPReq+0x1ca>
 8010c44:	2b01      	cmp	r3, #1
 8010c46:	d03c      	beq.n	8010cc2 <USBD_StdEPReq+0x112>
 8010c48:	e13e      	b.n	8010ec8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c50:	b2db      	uxtb	r3, r3
 8010c52:	2b02      	cmp	r3, #2
 8010c54:	d002      	beq.n	8010c5c <USBD_StdEPReq+0xac>
 8010c56:	2b03      	cmp	r3, #3
 8010c58:	d016      	beq.n	8010c88 <USBD_StdEPReq+0xd8>
 8010c5a:	e02c      	b.n	8010cb6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c5c:	7bbb      	ldrb	r3, [r7, #14]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d00d      	beq.n	8010c7e <USBD_StdEPReq+0xce>
 8010c62:	7bbb      	ldrb	r3, [r7, #14]
 8010c64:	2b80      	cmp	r3, #128	@ 0x80
 8010c66:	d00a      	beq.n	8010c7e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c68:	7bbb      	ldrb	r3, [r7, #14]
 8010c6a:	4619      	mov	r1, r3
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f004 fd43 	bl	80156f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c72:	2180      	movs	r1, #128	@ 0x80
 8010c74:	6878      	ldr	r0, [r7, #4]
 8010c76:	f004 fd3f 	bl	80156f8 <USBD_LL_StallEP>
 8010c7a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010c7c:	e020      	b.n	8010cc0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010c7e:	6839      	ldr	r1, [r7, #0]
 8010c80:	6878      	ldr	r0, [r7, #4]
 8010c82:	f000 fca4 	bl	80115ce <USBD_CtlError>
              break;
 8010c86:	e01b      	b.n	8010cc0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	885b      	ldrh	r3, [r3, #2]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d10e      	bne.n	8010cae <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010c90:	7bbb      	ldrb	r3, [r7, #14]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00b      	beq.n	8010cae <USBD_StdEPReq+0xfe>
 8010c96:	7bbb      	ldrb	r3, [r7, #14]
 8010c98:	2b80      	cmp	r3, #128	@ 0x80
 8010c9a:	d008      	beq.n	8010cae <USBD_StdEPReq+0xfe>
 8010c9c:	683b      	ldr	r3, [r7, #0]
 8010c9e:	88db      	ldrh	r3, [r3, #6]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d104      	bne.n	8010cae <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010ca4:	7bbb      	ldrb	r3, [r7, #14]
 8010ca6:	4619      	mov	r1, r3
 8010ca8:	6878      	ldr	r0, [r7, #4]
 8010caa:	f004 fd25 	bl	80156f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010cae:	6878      	ldr	r0, [r7, #4]
 8010cb0:	f000 fd47 	bl	8011742 <USBD_CtlSendStatus>

              break;
 8010cb4:	e004      	b.n	8010cc0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8010cb6:	6839      	ldr	r1, [r7, #0]
 8010cb8:	6878      	ldr	r0, [r7, #4]
 8010cba:	f000 fc88 	bl	80115ce <USBD_CtlError>
              break;
 8010cbe:	bf00      	nop
          }
          break;
 8010cc0:	e107      	b.n	8010ed2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cc8:	b2db      	uxtb	r3, r3
 8010cca:	2b02      	cmp	r3, #2
 8010ccc:	d002      	beq.n	8010cd4 <USBD_StdEPReq+0x124>
 8010cce:	2b03      	cmp	r3, #3
 8010cd0:	d016      	beq.n	8010d00 <USBD_StdEPReq+0x150>
 8010cd2:	e04b      	b.n	8010d6c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010cd4:	7bbb      	ldrb	r3, [r7, #14]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d00d      	beq.n	8010cf6 <USBD_StdEPReq+0x146>
 8010cda:	7bbb      	ldrb	r3, [r7, #14]
 8010cdc:	2b80      	cmp	r3, #128	@ 0x80
 8010cde:	d00a      	beq.n	8010cf6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010ce0:	7bbb      	ldrb	r3, [r7, #14]
 8010ce2:	4619      	mov	r1, r3
 8010ce4:	6878      	ldr	r0, [r7, #4]
 8010ce6:	f004 fd07 	bl	80156f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010cea:	2180      	movs	r1, #128	@ 0x80
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	f004 fd03 	bl	80156f8 <USBD_LL_StallEP>
 8010cf2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010cf4:	e040      	b.n	8010d78 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8010cf6:	6839      	ldr	r1, [r7, #0]
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f000 fc68 	bl	80115ce <USBD_CtlError>
              break;
 8010cfe:	e03b      	b.n	8010d78 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010d00:	683b      	ldr	r3, [r7, #0]
 8010d02:	885b      	ldrh	r3, [r3, #2]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d136      	bne.n	8010d76 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010d08:	7bbb      	ldrb	r3, [r7, #14]
 8010d0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d004      	beq.n	8010d1c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010d12:	7bbb      	ldrb	r3, [r7, #14]
 8010d14:	4619      	mov	r1, r3
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f004 fd0d 	bl	8015736 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010d1c:	6878      	ldr	r0, [r7, #4]
 8010d1e:	f000 fd10 	bl	8011742 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010d22:	7bbb      	ldrb	r3, [r7, #14]
 8010d24:	4619      	mov	r1, r3
 8010d26:	6878      	ldr	r0, [r7, #4]
 8010d28:	f7ff fe38 	bl	801099c <USBD_CoreFindEP>
 8010d2c:	4603      	mov	r3, r0
 8010d2e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010d30:	7b7b      	ldrb	r3, [r7, #13]
 8010d32:	2bff      	cmp	r3, #255	@ 0xff
 8010d34:	d01f      	beq.n	8010d76 <USBD_StdEPReq+0x1c6>
 8010d36:	7b7b      	ldrb	r3, [r7, #13]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d11c      	bne.n	8010d76 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010d3c:	7b7a      	ldrb	r2, [r7, #13]
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010d44:	7b7a      	ldrb	r2, [r7, #13]
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	32ae      	adds	r2, #174	@ 0xae
 8010d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d4e:	689b      	ldr	r3, [r3, #8]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d010      	beq.n	8010d76 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010d54:	7b7a      	ldrb	r2, [r7, #13]
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	32ae      	adds	r2, #174	@ 0xae
 8010d5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d5e:	689b      	ldr	r3, [r3, #8]
 8010d60:	6839      	ldr	r1, [r7, #0]
 8010d62:	6878      	ldr	r0, [r7, #4]
 8010d64:	4798      	blx	r3
 8010d66:	4603      	mov	r3, r0
 8010d68:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010d6a:	e004      	b.n	8010d76 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010d6c:	6839      	ldr	r1, [r7, #0]
 8010d6e:	6878      	ldr	r0, [r7, #4]
 8010d70:	f000 fc2d 	bl	80115ce <USBD_CtlError>
              break;
 8010d74:	e000      	b.n	8010d78 <USBD_StdEPReq+0x1c8>
              break;
 8010d76:	bf00      	nop
          }
          break;
 8010d78:	e0ab      	b.n	8010ed2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d80:	b2db      	uxtb	r3, r3
 8010d82:	2b02      	cmp	r3, #2
 8010d84:	d002      	beq.n	8010d8c <USBD_StdEPReq+0x1dc>
 8010d86:	2b03      	cmp	r3, #3
 8010d88:	d032      	beq.n	8010df0 <USBD_StdEPReq+0x240>
 8010d8a:	e097      	b.n	8010ebc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010d8c:	7bbb      	ldrb	r3, [r7, #14]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d007      	beq.n	8010da2 <USBD_StdEPReq+0x1f2>
 8010d92:	7bbb      	ldrb	r3, [r7, #14]
 8010d94:	2b80      	cmp	r3, #128	@ 0x80
 8010d96:	d004      	beq.n	8010da2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010d98:	6839      	ldr	r1, [r7, #0]
 8010d9a:	6878      	ldr	r0, [r7, #4]
 8010d9c:	f000 fc17 	bl	80115ce <USBD_CtlError>
                break;
 8010da0:	e091      	b.n	8010ec6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010da2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	da0b      	bge.n	8010dc2 <USBD_StdEPReq+0x212>
 8010daa:	7bbb      	ldrb	r3, [r7, #14]
 8010dac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010db0:	4613      	mov	r3, r2
 8010db2:	009b      	lsls	r3, r3, #2
 8010db4:	4413      	add	r3, r2
 8010db6:	009b      	lsls	r3, r3, #2
 8010db8:	3310      	adds	r3, #16
 8010dba:	687a      	ldr	r2, [r7, #4]
 8010dbc:	4413      	add	r3, r2
 8010dbe:	3304      	adds	r3, #4
 8010dc0:	e00b      	b.n	8010dda <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010dc2:	7bbb      	ldrb	r3, [r7, #14]
 8010dc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010dc8:	4613      	mov	r3, r2
 8010dca:	009b      	lsls	r3, r3, #2
 8010dcc:	4413      	add	r3, r2
 8010dce:	009b      	lsls	r3, r3, #2
 8010dd0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010dd4:	687a      	ldr	r2, [r7, #4]
 8010dd6:	4413      	add	r3, r2
 8010dd8:	3304      	adds	r3, #4
 8010dda:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010ddc:	68bb      	ldr	r3, [r7, #8]
 8010dde:	2200      	movs	r2, #0
 8010de0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010de2:	68bb      	ldr	r3, [r7, #8]
 8010de4:	2202      	movs	r2, #2
 8010de6:	4619      	mov	r1, r3
 8010de8:	6878      	ldr	r0, [r7, #4]
 8010dea:	f000 fc6d 	bl	80116c8 <USBD_CtlSendData>
              break;
 8010dee:	e06a      	b.n	8010ec6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010df0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	da11      	bge.n	8010e1c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010df8:	7bbb      	ldrb	r3, [r7, #14]
 8010dfa:	f003 020f 	and.w	r2, r3, #15
 8010dfe:	6879      	ldr	r1, [r7, #4]
 8010e00:	4613      	mov	r3, r2
 8010e02:	009b      	lsls	r3, r3, #2
 8010e04:	4413      	add	r3, r2
 8010e06:	009b      	lsls	r3, r3, #2
 8010e08:	440b      	add	r3, r1
 8010e0a:	3324      	adds	r3, #36	@ 0x24
 8010e0c:	881b      	ldrh	r3, [r3, #0]
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d117      	bne.n	8010e42 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010e12:	6839      	ldr	r1, [r7, #0]
 8010e14:	6878      	ldr	r0, [r7, #4]
 8010e16:	f000 fbda 	bl	80115ce <USBD_CtlError>
                  break;
 8010e1a:	e054      	b.n	8010ec6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010e1c:	7bbb      	ldrb	r3, [r7, #14]
 8010e1e:	f003 020f 	and.w	r2, r3, #15
 8010e22:	6879      	ldr	r1, [r7, #4]
 8010e24:	4613      	mov	r3, r2
 8010e26:	009b      	lsls	r3, r3, #2
 8010e28:	4413      	add	r3, r2
 8010e2a:	009b      	lsls	r3, r3, #2
 8010e2c:	440b      	add	r3, r1
 8010e2e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010e32:	881b      	ldrh	r3, [r3, #0]
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d104      	bne.n	8010e42 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010e38:	6839      	ldr	r1, [r7, #0]
 8010e3a:	6878      	ldr	r0, [r7, #4]
 8010e3c:	f000 fbc7 	bl	80115ce <USBD_CtlError>
                  break;
 8010e40:	e041      	b.n	8010ec6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010e42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	da0b      	bge.n	8010e62 <USBD_StdEPReq+0x2b2>
 8010e4a:	7bbb      	ldrb	r3, [r7, #14]
 8010e4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010e50:	4613      	mov	r3, r2
 8010e52:	009b      	lsls	r3, r3, #2
 8010e54:	4413      	add	r3, r2
 8010e56:	009b      	lsls	r3, r3, #2
 8010e58:	3310      	adds	r3, #16
 8010e5a:	687a      	ldr	r2, [r7, #4]
 8010e5c:	4413      	add	r3, r2
 8010e5e:	3304      	adds	r3, #4
 8010e60:	e00b      	b.n	8010e7a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010e62:	7bbb      	ldrb	r3, [r7, #14]
 8010e64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010e68:	4613      	mov	r3, r2
 8010e6a:	009b      	lsls	r3, r3, #2
 8010e6c:	4413      	add	r3, r2
 8010e6e:	009b      	lsls	r3, r3, #2
 8010e70:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010e74:	687a      	ldr	r2, [r7, #4]
 8010e76:	4413      	add	r3, r2
 8010e78:	3304      	adds	r3, #4
 8010e7a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010e7c:	7bbb      	ldrb	r3, [r7, #14]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d002      	beq.n	8010e88 <USBD_StdEPReq+0x2d8>
 8010e82:	7bbb      	ldrb	r3, [r7, #14]
 8010e84:	2b80      	cmp	r3, #128	@ 0x80
 8010e86:	d103      	bne.n	8010e90 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8010e88:	68bb      	ldr	r3, [r7, #8]
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	601a      	str	r2, [r3, #0]
 8010e8e:	e00e      	b.n	8010eae <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010e90:	7bbb      	ldrb	r3, [r7, #14]
 8010e92:	4619      	mov	r1, r3
 8010e94:	6878      	ldr	r0, [r7, #4]
 8010e96:	f004 fc6d 	bl	8015774 <USBD_LL_IsStallEP>
 8010e9a:	4603      	mov	r3, r0
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d003      	beq.n	8010ea8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010ea0:	68bb      	ldr	r3, [r7, #8]
 8010ea2:	2201      	movs	r2, #1
 8010ea4:	601a      	str	r2, [r3, #0]
 8010ea6:	e002      	b.n	8010eae <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8010ea8:	68bb      	ldr	r3, [r7, #8]
 8010eaa:	2200      	movs	r2, #0
 8010eac:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010eae:	68bb      	ldr	r3, [r7, #8]
 8010eb0:	2202      	movs	r2, #2
 8010eb2:	4619      	mov	r1, r3
 8010eb4:	6878      	ldr	r0, [r7, #4]
 8010eb6:	f000 fc07 	bl	80116c8 <USBD_CtlSendData>
              break;
 8010eba:	e004      	b.n	8010ec6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010ebc:	6839      	ldr	r1, [r7, #0]
 8010ebe:	6878      	ldr	r0, [r7, #4]
 8010ec0:	f000 fb85 	bl	80115ce <USBD_CtlError>
              break;
 8010ec4:	bf00      	nop
          }
          break;
 8010ec6:	e004      	b.n	8010ed2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8010ec8:	6839      	ldr	r1, [r7, #0]
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f000 fb7f 	bl	80115ce <USBD_CtlError>
          break;
 8010ed0:	bf00      	nop
      }
      break;
 8010ed2:	e005      	b.n	8010ee0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8010ed4:	6839      	ldr	r1, [r7, #0]
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f000 fb79 	bl	80115ce <USBD_CtlError>
      break;
 8010edc:	e000      	b.n	8010ee0 <USBD_StdEPReq+0x330>
      break;
 8010ede:	bf00      	nop
  }

  return ret;
 8010ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	3710      	adds	r7, #16
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	bd80      	pop	{r7, pc}
	...

08010eec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010eec:	b580      	push	{r7, lr}
 8010eee:	b084      	sub	sp, #16
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	6078      	str	r0, [r7, #4]
 8010ef4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010efa:	2300      	movs	r3, #0
 8010efc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010efe:	2300      	movs	r3, #0
 8010f00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010f02:	683b      	ldr	r3, [r7, #0]
 8010f04:	885b      	ldrh	r3, [r3, #2]
 8010f06:	0a1b      	lsrs	r3, r3, #8
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	3b01      	subs	r3, #1
 8010f0c:	2b0e      	cmp	r3, #14
 8010f0e:	f200 8152 	bhi.w	80111b6 <USBD_GetDescriptor+0x2ca>
 8010f12:	a201      	add	r2, pc, #4	@ (adr r2, 8010f18 <USBD_GetDescriptor+0x2c>)
 8010f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f18:	08010f89 	.word	0x08010f89
 8010f1c:	08010fa1 	.word	0x08010fa1
 8010f20:	08010fe1 	.word	0x08010fe1
 8010f24:	080111b7 	.word	0x080111b7
 8010f28:	080111b7 	.word	0x080111b7
 8010f2c:	08011157 	.word	0x08011157
 8010f30:	08011183 	.word	0x08011183
 8010f34:	080111b7 	.word	0x080111b7
 8010f38:	080111b7 	.word	0x080111b7
 8010f3c:	080111b7 	.word	0x080111b7
 8010f40:	080111b7 	.word	0x080111b7
 8010f44:	080111b7 	.word	0x080111b7
 8010f48:	080111b7 	.word	0x080111b7
 8010f4c:	080111b7 	.word	0x080111b7
 8010f50:	08010f55 	.word	0x08010f55
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f5a:	69db      	ldr	r3, [r3, #28]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d00b      	beq.n	8010f78 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f66:	69db      	ldr	r3, [r3, #28]
 8010f68:	687a      	ldr	r2, [r7, #4]
 8010f6a:	7c12      	ldrb	r2, [r2, #16]
 8010f6c:	f107 0108 	add.w	r1, r7, #8
 8010f70:	4610      	mov	r0, r2
 8010f72:	4798      	blx	r3
 8010f74:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010f76:	e126      	b.n	80111c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010f78:	6839      	ldr	r1, [r7, #0]
 8010f7a:	6878      	ldr	r0, [r7, #4]
 8010f7c:	f000 fb27 	bl	80115ce <USBD_CtlError>
        err++;
 8010f80:	7afb      	ldrb	r3, [r7, #11]
 8010f82:	3301      	adds	r3, #1
 8010f84:	72fb      	strb	r3, [r7, #11]
      break;
 8010f86:	e11e      	b.n	80111c6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	687a      	ldr	r2, [r7, #4]
 8010f92:	7c12      	ldrb	r2, [r2, #16]
 8010f94:	f107 0108 	add.w	r1, r7, #8
 8010f98:	4610      	mov	r0, r2
 8010f9a:	4798      	blx	r3
 8010f9c:	60f8      	str	r0, [r7, #12]
      break;
 8010f9e:	e112      	b.n	80111c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	7c1b      	ldrb	r3, [r3, #16]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d10d      	bne.n	8010fc4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fb0:	f107 0208 	add.w	r2, r7, #8
 8010fb4:	4610      	mov	r0, r2
 8010fb6:	4798      	blx	r3
 8010fb8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	3301      	adds	r3, #1
 8010fbe:	2202      	movs	r2, #2
 8010fc0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010fc2:	e100      	b.n	80111c6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fcc:	f107 0208 	add.w	r2, r7, #8
 8010fd0:	4610      	mov	r0, r2
 8010fd2:	4798      	blx	r3
 8010fd4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	3301      	adds	r3, #1
 8010fda:	2202      	movs	r2, #2
 8010fdc:	701a      	strb	r2, [r3, #0]
      break;
 8010fde:	e0f2      	b.n	80111c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	885b      	ldrh	r3, [r3, #2]
 8010fe4:	b2db      	uxtb	r3, r3
 8010fe6:	2b05      	cmp	r3, #5
 8010fe8:	f200 80ac 	bhi.w	8011144 <USBD_GetDescriptor+0x258>
 8010fec:	a201      	add	r2, pc, #4	@ (adr r2, 8010ff4 <USBD_GetDescriptor+0x108>)
 8010fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ff2:	bf00      	nop
 8010ff4:	0801100d 	.word	0x0801100d
 8010ff8:	08011041 	.word	0x08011041
 8010ffc:	08011075 	.word	0x08011075
 8011000:	080110a9 	.word	0x080110a9
 8011004:	080110dd 	.word	0x080110dd
 8011008:	08011111 	.word	0x08011111
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011012:	685b      	ldr	r3, [r3, #4]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d00b      	beq.n	8011030 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801101e:	685b      	ldr	r3, [r3, #4]
 8011020:	687a      	ldr	r2, [r7, #4]
 8011022:	7c12      	ldrb	r2, [r2, #16]
 8011024:	f107 0108 	add.w	r1, r7, #8
 8011028:	4610      	mov	r0, r2
 801102a:	4798      	blx	r3
 801102c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801102e:	e091      	b.n	8011154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011030:	6839      	ldr	r1, [r7, #0]
 8011032:	6878      	ldr	r0, [r7, #4]
 8011034:	f000 facb 	bl	80115ce <USBD_CtlError>
            err++;
 8011038:	7afb      	ldrb	r3, [r7, #11]
 801103a:	3301      	adds	r3, #1
 801103c:	72fb      	strb	r3, [r7, #11]
          break;
 801103e:	e089      	b.n	8011154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011046:	689b      	ldr	r3, [r3, #8]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d00b      	beq.n	8011064 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011052:	689b      	ldr	r3, [r3, #8]
 8011054:	687a      	ldr	r2, [r7, #4]
 8011056:	7c12      	ldrb	r2, [r2, #16]
 8011058:	f107 0108 	add.w	r1, r7, #8
 801105c:	4610      	mov	r0, r2
 801105e:	4798      	blx	r3
 8011060:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011062:	e077      	b.n	8011154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011064:	6839      	ldr	r1, [r7, #0]
 8011066:	6878      	ldr	r0, [r7, #4]
 8011068:	f000 fab1 	bl	80115ce <USBD_CtlError>
            err++;
 801106c:	7afb      	ldrb	r3, [r7, #11]
 801106e:	3301      	adds	r3, #1
 8011070:	72fb      	strb	r3, [r7, #11]
          break;
 8011072:	e06f      	b.n	8011154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801107a:	68db      	ldr	r3, [r3, #12]
 801107c:	2b00      	cmp	r3, #0
 801107e:	d00b      	beq.n	8011098 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011086:	68db      	ldr	r3, [r3, #12]
 8011088:	687a      	ldr	r2, [r7, #4]
 801108a:	7c12      	ldrb	r2, [r2, #16]
 801108c:	f107 0108 	add.w	r1, r7, #8
 8011090:	4610      	mov	r0, r2
 8011092:	4798      	blx	r3
 8011094:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011096:	e05d      	b.n	8011154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011098:	6839      	ldr	r1, [r7, #0]
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f000 fa97 	bl	80115ce <USBD_CtlError>
            err++;
 80110a0:	7afb      	ldrb	r3, [r7, #11]
 80110a2:	3301      	adds	r3, #1
 80110a4:	72fb      	strb	r3, [r7, #11]
          break;
 80110a6:	e055      	b.n	8011154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ae:	691b      	ldr	r3, [r3, #16]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d00b      	beq.n	80110cc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ba:	691b      	ldr	r3, [r3, #16]
 80110bc:	687a      	ldr	r2, [r7, #4]
 80110be:	7c12      	ldrb	r2, [r2, #16]
 80110c0:	f107 0108 	add.w	r1, r7, #8
 80110c4:	4610      	mov	r0, r2
 80110c6:	4798      	blx	r3
 80110c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110ca:	e043      	b.n	8011154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80110cc:	6839      	ldr	r1, [r7, #0]
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f000 fa7d 	bl	80115ce <USBD_CtlError>
            err++;
 80110d4:	7afb      	ldrb	r3, [r7, #11]
 80110d6:	3301      	adds	r3, #1
 80110d8:	72fb      	strb	r3, [r7, #11]
          break;
 80110da:	e03b      	b.n	8011154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110e2:	695b      	ldr	r3, [r3, #20]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d00b      	beq.n	8011100 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ee:	695b      	ldr	r3, [r3, #20]
 80110f0:	687a      	ldr	r2, [r7, #4]
 80110f2:	7c12      	ldrb	r2, [r2, #16]
 80110f4:	f107 0108 	add.w	r1, r7, #8
 80110f8:	4610      	mov	r0, r2
 80110fa:	4798      	blx	r3
 80110fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110fe:	e029      	b.n	8011154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011100:	6839      	ldr	r1, [r7, #0]
 8011102:	6878      	ldr	r0, [r7, #4]
 8011104:	f000 fa63 	bl	80115ce <USBD_CtlError>
            err++;
 8011108:	7afb      	ldrb	r3, [r7, #11]
 801110a:	3301      	adds	r3, #1
 801110c:	72fb      	strb	r3, [r7, #11]
          break;
 801110e:	e021      	b.n	8011154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011116:	699b      	ldr	r3, [r3, #24]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d00b      	beq.n	8011134 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011122:	699b      	ldr	r3, [r3, #24]
 8011124:	687a      	ldr	r2, [r7, #4]
 8011126:	7c12      	ldrb	r2, [r2, #16]
 8011128:	f107 0108 	add.w	r1, r7, #8
 801112c:	4610      	mov	r0, r2
 801112e:	4798      	blx	r3
 8011130:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011132:	e00f      	b.n	8011154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011134:	6839      	ldr	r1, [r7, #0]
 8011136:	6878      	ldr	r0, [r7, #4]
 8011138:	f000 fa49 	bl	80115ce <USBD_CtlError>
            err++;
 801113c:	7afb      	ldrb	r3, [r7, #11]
 801113e:	3301      	adds	r3, #1
 8011140:	72fb      	strb	r3, [r7, #11]
          break;
 8011142:	e007      	b.n	8011154 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011144:	6839      	ldr	r1, [r7, #0]
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	f000 fa41 	bl	80115ce <USBD_CtlError>
          err++;
 801114c:	7afb      	ldrb	r3, [r7, #11]
 801114e:	3301      	adds	r3, #1
 8011150:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8011152:	bf00      	nop
      }
      break;
 8011154:	e037      	b.n	80111c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	7c1b      	ldrb	r3, [r3, #16]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d109      	bne.n	8011172 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011166:	f107 0208 	add.w	r2, r7, #8
 801116a:	4610      	mov	r0, r2
 801116c:	4798      	blx	r3
 801116e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011170:	e029      	b.n	80111c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011172:	6839      	ldr	r1, [r7, #0]
 8011174:	6878      	ldr	r0, [r7, #4]
 8011176:	f000 fa2a 	bl	80115ce <USBD_CtlError>
        err++;
 801117a:	7afb      	ldrb	r3, [r7, #11]
 801117c:	3301      	adds	r3, #1
 801117e:	72fb      	strb	r3, [r7, #11]
      break;
 8011180:	e021      	b.n	80111c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	7c1b      	ldrb	r3, [r3, #16]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d10d      	bne.n	80111a6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011192:	f107 0208 	add.w	r2, r7, #8
 8011196:	4610      	mov	r0, r2
 8011198:	4798      	blx	r3
 801119a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	3301      	adds	r3, #1
 80111a0:	2207      	movs	r2, #7
 80111a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80111a4:	e00f      	b.n	80111c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80111a6:	6839      	ldr	r1, [r7, #0]
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	f000 fa10 	bl	80115ce <USBD_CtlError>
        err++;
 80111ae:	7afb      	ldrb	r3, [r7, #11]
 80111b0:	3301      	adds	r3, #1
 80111b2:	72fb      	strb	r3, [r7, #11]
      break;
 80111b4:	e007      	b.n	80111c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80111b6:	6839      	ldr	r1, [r7, #0]
 80111b8:	6878      	ldr	r0, [r7, #4]
 80111ba:	f000 fa08 	bl	80115ce <USBD_CtlError>
      err++;
 80111be:	7afb      	ldrb	r3, [r7, #11]
 80111c0:	3301      	adds	r3, #1
 80111c2:	72fb      	strb	r3, [r7, #11]
      break;
 80111c4:	bf00      	nop
  }

  if (err != 0U)
 80111c6:	7afb      	ldrb	r3, [r7, #11]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d11e      	bne.n	801120a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80111cc:	683b      	ldr	r3, [r7, #0]
 80111ce:	88db      	ldrh	r3, [r3, #6]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d016      	beq.n	8011202 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80111d4:	893b      	ldrh	r3, [r7, #8]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d00e      	beq.n	80111f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80111da:	683b      	ldr	r3, [r7, #0]
 80111dc:	88da      	ldrh	r2, [r3, #6]
 80111de:	893b      	ldrh	r3, [r7, #8]
 80111e0:	4293      	cmp	r3, r2
 80111e2:	bf28      	it	cs
 80111e4:	4613      	movcs	r3, r2
 80111e6:	b29b      	uxth	r3, r3
 80111e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80111ea:	893b      	ldrh	r3, [r7, #8]
 80111ec:	461a      	mov	r2, r3
 80111ee:	68f9      	ldr	r1, [r7, #12]
 80111f0:	6878      	ldr	r0, [r7, #4]
 80111f2:	f000 fa69 	bl	80116c8 <USBD_CtlSendData>
 80111f6:	e009      	b.n	801120c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80111f8:	6839      	ldr	r1, [r7, #0]
 80111fa:	6878      	ldr	r0, [r7, #4]
 80111fc:	f000 f9e7 	bl	80115ce <USBD_CtlError>
 8011200:	e004      	b.n	801120c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011202:	6878      	ldr	r0, [r7, #4]
 8011204:	f000 fa9d 	bl	8011742 <USBD_CtlSendStatus>
 8011208:	e000      	b.n	801120c <USBD_GetDescriptor+0x320>
    return;
 801120a:	bf00      	nop
  }
}
 801120c:	3710      	adds	r7, #16
 801120e:	46bd      	mov	sp, r7
 8011210:	bd80      	pop	{r7, pc}
 8011212:	bf00      	nop

08011214 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011214:	b580      	push	{r7, lr}
 8011216:	b084      	sub	sp, #16
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
 801121c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801121e:	683b      	ldr	r3, [r7, #0]
 8011220:	889b      	ldrh	r3, [r3, #4]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d131      	bne.n	801128a <USBD_SetAddress+0x76>
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	88db      	ldrh	r3, [r3, #6]
 801122a:	2b00      	cmp	r3, #0
 801122c:	d12d      	bne.n	801128a <USBD_SetAddress+0x76>
 801122e:	683b      	ldr	r3, [r7, #0]
 8011230:	885b      	ldrh	r3, [r3, #2]
 8011232:	2b7f      	cmp	r3, #127	@ 0x7f
 8011234:	d829      	bhi.n	801128a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011236:	683b      	ldr	r3, [r7, #0]
 8011238:	885b      	ldrh	r3, [r3, #2]
 801123a:	b2db      	uxtb	r3, r3
 801123c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011240:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011248:	b2db      	uxtb	r3, r3
 801124a:	2b03      	cmp	r3, #3
 801124c:	d104      	bne.n	8011258 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801124e:	6839      	ldr	r1, [r7, #0]
 8011250:	6878      	ldr	r0, [r7, #4]
 8011252:	f000 f9bc 	bl	80115ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011256:	e01d      	b.n	8011294 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	7bfa      	ldrb	r2, [r7, #15]
 801125c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011260:	7bfb      	ldrb	r3, [r7, #15]
 8011262:	4619      	mov	r1, r3
 8011264:	6878      	ldr	r0, [r7, #4]
 8011266:	f004 fab1 	bl	80157cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801126a:	6878      	ldr	r0, [r7, #4]
 801126c:	f000 fa69 	bl	8011742 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011270:	7bfb      	ldrb	r3, [r7, #15]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d004      	beq.n	8011280 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	2202      	movs	r2, #2
 801127a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801127e:	e009      	b.n	8011294 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	2201      	movs	r2, #1
 8011284:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011288:	e004      	b.n	8011294 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801128a:	6839      	ldr	r1, [r7, #0]
 801128c:	6878      	ldr	r0, [r7, #4]
 801128e:	f000 f99e 	bl	80115ce <USBD_CtlError>
  }
}
 8011292:	bf00      	nop
 8011294:	bf00      	nop
 8011296:	3710      	adds	r7, #16
 8011298:	46bd      	mov	sp, r7
 801129a:	bd80      	pop	{r7, pc}

0801129c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801129c:	b580      	push	{r7, lr}
 801129e:	b084      	sub	sp, #16
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	6078      	str	r0, [r7, #4]
 80112a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80112a6:	2300      	movs	r3, #0
 80112a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80112aa:	683b      	ldr	r3, [r7, #0]
 80112ac:	885b      	ldrh	r3, [r3, #2]
 80112ae:	b2da      	uxtb	r2, r3
 80112b0:	4b4e      	ldr	r3, [pc, #312]	@ (80113ec <USBD_SetConfig+0x150>)
 80112b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80112b4:	4b4d      	ldr	r3, [pc, #308]	@ (80113ec <USBD_SetConfig+0x150>)
 80112b6:	781b      	ldrb	r3, [r3, #0]
 80112b8:	2b01      	cmp	r3, #1
 80112ba:	d905      	bls.n	80112c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80112bc:	6839      	ldr	r1, [r7, #0]
 80112be:	6878      	ldr	r0, [r7, #4]
 80112c0:	f000 f985 	bl	80115ce <USBD_CtlError>
    return USBD_FAIL;
 80112c4:	2303      	movs	r3, #3
 80112c6:	e08c      	b.n	80113e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112ce:	b2db      	uxtb	r3, r3
 80112d0:	2b02      	cmp	r3, #2
 80112d2:	d002      	beq.n	80112da <USBD_SetConfig+0x3e>
 80112d4:	2b03      	cmp	r3, #3
 80112d6:	d029      	beq.n	801132c <USBD_SetConfig+0x90>
 80112d8:	e075      	b.n	80113c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80112da:	4b44      	ldr	r3, [pc, #272]	@ (80113ec <USBD_SetConfig+0x150>)
 80112dc:	781b      	ldrb	r3, [r3, #0]
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d020      	beq.n	8011324 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80112e2:	4b42      	ldr	r3, [pc, #264]	@ (80113ec <USBD_SetConfig+0x150>)
 80112e4:	781b      	ldrb	r3, [r3, #0]
 80112e6:	461a      	mov	r2, r3
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80112ec:	4b3f      	ldr	r3, [pc, #252]	@ (80113ec <USBD_SetConfig+0x150>)
 80112ee:	781b      	ldrb	r3, [r3, #0]
 80112f0:	4619      	mov	r1, r3
 80112f2:	6878      	ldr	r0, [r7, #4]
 80112f4:	f7ff f80d 	bl	8010312 <USBD_SetClassConfig>
 80112f8:	4603      	mov	r3, r0
 80112fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80112fc:	7bfb      	ldrb	r3, [r7, #15]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d008      	beq.n	8011314 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011302:	6839      	ldr	r1, [r7, #0]
 8011304:	6878      	ldr	r0, [r7, #4]
 8011306:	f000 f962 	bl	80115ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	2202      	movs	r2, #2
 801130e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011312:	e065      	b.n	80113e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011314:	6878      	ldr	r0, [r7, #4]
 8011316:	f000 fa14 	bl	8011742 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	2203      	movs	r2, #3
 801131e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011322:	e05d      	b.n	80113e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011324:	6878      	ldr	r0, [r7, #4]
 8011326:	f000 fa0c 	bl	8011742 <USBD_CtlSendStatus>
      break;
 801132a:	e059      	b.n	80113e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801132c:	4b2f      	ldr	r3, [pc, #188]	@ (80113ec <USBD_SetConfig+0x150>)
 801132e:	781b      	ldrb	r3, [r3, #0]
 8011330:	2b00      	cmp	r3, #0
 8011332:	d112      	bne.n	801135a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2202      	movs	r2, #2
 8011338:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 801133c:	4b2b      	ldr	r3, [pc, #172]	@ (80113ec <USBD_SetConfig+0x150>)
 801133e:	781b      	ldrb	r3, [r3, #0]
 8011340:	461a      	mov	r2, r3
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011346:	4b29      	ldr	r3, [pc, #164]	@ (80113ec <USBD_SetConfig+0x150>)
 8011348:	781b      	ldrb	r3, [r3, #0]
 801134a:	4619      	mov	r1, r3
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f7fe fffc 	bl	801034a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011352:	6878      	ldr	r0, [r7, #4]
 8011354:	f000 f9f5 	bl	8011742 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011358:	e042      	b.n	80113e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801135a:	4b24      	ldr	r3, [pc, #144]	@ (80113ec <USBD_SetConfig+0x150>)
 801135c:	781b      	ldrb	r3, [r3, #0]
 801135e:	461a      	mov	r2, r3
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	685b      	ldr	r3, [r3, #4]
 8011364:	429a      	cmp	r2, r3
 8011366:	d02a      	beq.n	80113be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	685b      	ldr	r3, [r3, #4]
 801136c:	b2db      	uxtb	r3, r3
 801136e:	4619      	mov	r1, r3
 8011370:	6878      	ldr	r0, [r7, #4]
 8011372:	f7fe ffea 	bl	801034a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011376:	4b1d      	ldr	r3, [pc, #116]	@ (80113ec <USBD_SetConfig+0x150>)
 8011378:	781b      	ldrb	r3, [r3, #0]
 801137a:	461a      	mov	r2, r3
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011380:	4b1a      	ldr	r3, [pc, #104]	@ (80113ec <USBD_SetConfig+0x150>)
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	4619      	mov	r1, r3
 8011386:	6878      	ldr	r0, [r7, #4]
 8011388:	f7fe ffc3 	bl	8010312 <USBD_SetClassConfig>
 801138c:	4603      	mov	r3, r0
 801138e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011390:	7bfb      	ldrb	r3, [r7, #15]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d00f      	beq.n	80113b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011396:	6839      	ldr	r1, [r7, #0]
 8011398:	6878      	ldr	r0, [r7, #4]
 801139a:	f000 f918 	bl	80115ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	685b      	ldr	r3, [r3, #4]
 80113a2:	b2db      	uxtb	r3, r3
 80113a4:	4619      	mov	r1, r3
 80113a6:	6878      	ldr	r0, [r7, #4]
 80113a8:	f7fe ffcf 	bl	801034a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	2202      	movs	r2, #2
 80113b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80113b4:	e014      	b.n	80113e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80113b6:	6878      	ldr	r0, [r7, #4]
 80113b8:	f000 f9c3 	bl	8011742 <USBD_CtlSendStatus>
      break;
 80113bc:	e010      	b.n	80113e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f000 f9bf 	bl	8011742 <USBD_CtlSendStatus>
      break;
 80113c4:	e00c      	b.n	80113e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80113c6:	6839      	ldr	r1, [r7, #0]
 80113c8:	6878      	ldr	r0, [r7, #4]
 80113ca:	f000 f900 	bl	80115ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80113ce:	4b07      	ldr	r3, [pc, #28]	@ (80113ec <USBD_SetConfig+0x150>)
 80113d0:	781b      	ldrb	r3, [r3, #0]
 80113d2:	4619      	mov	r1, r3
 80113d4:	6878      	ldr	r0, [r7, #4]
 80113d6:	f7fe ffb8 	bl	801034a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80113da:	2303      	movs	r3, #3
 80113dc:	73fb      	strb	r3, [r7, #15]
      break;
 80113de:	bf00      	nop
  }

  return ret;
 80113e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80113e2:	4618      	mov	r0, r3
 80113e4:	3710      	adds	r7, #16
 80113e6:	46bd      	mov	sp, r7
 80113e8:	bd80      	pop	{r7, pc}
 80113ea:	bf00      	nop
 80113ec:	240001e0 	.word	0x240001e0

080113f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
 80113f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80113fa:	683b      	ldr	r3, [r7, #0]
 80113fc:	88db      	ldrh	r3, [r3, #6]
 80113fe:	2b01      	cmp	r3, #1
 8011400:	d004      	beq.n	801140c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011402:	6839      	ldr	r1, [r7, #0]
 8011404:	6878      	ldr	r0, [r7, #4]
 8011406:	f000 f8e2 	bl	80115ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801140a:	e023      	b.n	8011454 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011412:	b2db      	uxtb	r3, r3
 8011414:	2b02      	cmp	r3, #2
 8011416:	dc02      	bgt.n	801141e <USBD_GetConfig+0x2e>
 8011418:	2b00      	cmp	r3, #0
 801141a:	dc03      	bgt.n	8011424 <USBD_GetConfig+0x34>
 801141c:	e015      	b.n	801144a <USBD_GetConfig+0x5a>
 801141e:	2b03      	cmp	r3, #3
 8011420:	d00b      	beq.n	801143a <USBD_GetConfig+0x4a>
 8011422:	e012      	b.n	801144a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	2200      	movs	r2, #0
 8011428:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	3308      	adds	r3, #8
 801142e:	2201      	movs	r2, #1
 8011430:	4619      	mov	r1, r3
 8011432:	6878      	ldr	r0, [r7, #4]
 8011434:	f000 f948 	bl	80116c8 <USBD_CtlSendData>
        break;
 8011438:	e00c      	b.n	8011454 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	3304      	adds	r3, #4
 801143e:	2201      	movs	r2, #1
 8011440:	4619      	mov	r1, r3
 8011442:	6878      	ldr	r0, [r7, #4]
 8011444:	f000 f940 	bl	80116c8 <USBD_CtlSendData>
        break;
 8011448:	e004      	b.n	8011454 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801144a:	6839      	ldr	r1, [r7, #0]
 801144c:	6878      	ldr	r0, [r7, #4]
 801144e:	f000 f8be 	bl	80115ce <USBD_CtlError>
        break;
 8011452:	bf00      	nop
}
 8011454:	bf00      	nop
 8011456:	3708      	adds	r7, #8
 8011458:	46bd      	mov	sp, r7
 801145a:	bd80      	pop	{r7, pc}

0801145c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801145c:	b580      	push	{r7, lr}
 801145e:	b082      	sub	sp, #8
 8011460:	af00      	add	r7, sp, #0
 8011462:	6078      	str	r0, [r7, #4]
 8011464:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801146c:	b2db      	uxtb	r3, r3
 801146e:	3b01      	subs	r3, #1
 8011470:	2b02      	cmp	r3, #2
 8011472:	d81e      	bhi.n	80114b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	88db      	ldrh	r3, [r3, #6]
 8011478:	2b02      	cmp	r3, #2
 801147a:	d004      	beq.n	8011486 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801147c:	6839      	ldr	r1, [r7, #0]
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	f000 f8a5 	bl	80115ce <USBD_CtlError>
        break;
 8011484:	e01a      	b.n	80114bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	2201      	movs	r2, #1
 801148a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011492:	2b00      	cmp	r3, #0
 8011494:	d005      	beq.n	80114a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	68db      	ldr	r3, [r3, #12]
 801149a:	f043 0202 	orr.w	r2, r3, #2
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	330c      	adds	r3, #12
 80114a6:	2202      	movs	r2, #2
 80114a8:	4619      	mov	r1, r3
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f000 f90c 	bl	80116c8 <USBD_CtlSendData>
      break;
 80114b0:	e004      	b.n	80114bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80114b2:	6839      	ldr	r1, [r7, #0]
 80114b4:	6878      	ldr	r0, [r7, #4]
 80114b6:	f000 f88a 	bl	80115ce <USBD_CtlError>
      break;
 80114ba:	bf00      	nop
  }
}
 80114bc:	bf00      	nop
 80114be:	3708      	adds	r7, #8
 80114c0:	46bd      	mov	sp, r7
 80114c2:	bd80      	pop	{r7, pc}

080114c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b082      	sub	sp, #8
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
 80114cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80114ce:	683b      	ldr	r3, [r7, #0]
 80114d0:	885b      	ldrh	r3, [r3, #2]
 80114d2:	2b01      	cmp	r3, #1
 80114d4:	d107      	bne.n	80114e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	2201      	movs	r2, #1
 80114da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80114de:	6878      	ldr	r0, [r7, #4]
 80114e0:	f000 f92f 	bl	8011742 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80114e4:	e013      	b.n	801150e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	885b      	ldrh	r3, [r3, #2]
 80114ea:	2b02      	cmp	r3, #2
 80114ec:	d10b      	bne.n	8011506 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80114ee:	683b      	ldr	r3, [r7, #0]
 80114f0:	889b      	ldrh	r3, [r3, #4]
 80114f2:	0a1b      	lsrs	r3, r3, #8
 80114f4:	b29b      	uxth	r3, r3
 80114f6:	b2da      	uxtb	r2, r3
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80114fe:	6878      	ldr	r0, [r7, #4]
 8011500:	f000 f91f 	bl	8011742 <USBD_CtlSendStatus>
}
 8011504:	e003      	b.n	801150e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8011506:	6839      	ldr	r1, [r7, #0]
 8011508:	6878      	ldr	r0, [r7, #4]
 801150a:	f000 f860 	bl	80115ce <USBD_CtlError>
}
 801150e:	bf00      	nop
 8011510:	3708      	adds	r7, #8
 8011512:	46bd      	mov	sp, r7
 8011514:	bd80      	pop	{r7, pc}

08011516 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011516:	b580      	push	{r7, lr}
 8011518:	b082      	sub	sp, #8
 801151a:	af00      	add	r7, sp, #0
 801151c:	6078      	str	r0, [r7, #4]
 801151e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011526:	b2db      	uxtb	r3, r3
 8011528:	3b01      	subs	r3, #1
 801152a:	2b02      	cmp	r3, #2
 801152c:	d80b      	bhi.n	8011546 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801152e:	683b      	ldr	r3, [r7, #0]
 8011530:	885b      	ldrh	r3, [r3, #2]
 8011532:	2b01      	cmp	r3, #1
 8011534:	d10c      	bne.n	8011550 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2200      	movs	r2, #0
 801153a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801153e:	6878      	ldr	r0, [r7, #4]
 8011540:	f000 f8ff 	bl	8011742 <USBD_CtlSendStatus>
      }
      break;
 8011544:	e004      	b.n	8011550 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011546:	6839      	ldr	r1, [r7, #0]
 8011548:	6878      	ldr	r0, [r7, #4]
 801154a:	f000 f840 	bl	80115ce <USBD_CtlError>
      break;
 801154e:	e000      	b.n	8011552 <USBD_ClrFeature+0x3c>
      break;
 8011550:	bf00      	nop
  }
}
 8011552:	bf00      	nop
 8011554:	3708      	adds	r7, #8
 8011556:	46bd      	mov	sp, r7
 8011558:	bd80      	pop	{r7, pc}

0801155a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801155a:	b580      	push	{r7, lr}
 801155c:	b084      	sub	sp, #16
 801155e:	af00      	add	r7, sp, #0
 8011560:	6078      	str	r0, [r7, #4]
 8011562:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011564:	683b      	ldr	r3, [r7, #0]
 8011566:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	781a      	ldrb	r2, [r3, #0]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	3301      	adds	r3, #1
 8011574:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	781a      	ldrb	r2, [r3, #0]
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801157e:	68fb      	ldr	r3, [r7, #12]
 8011580:	3301      	adds	r3, #1
 8011582:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011584:	68f8      	ldr	r0, [r7, #12]
 8011586:	f7ff fa16 	bl	80109b6 <SWAPBYTE>
 801158a:	4603      	mov	r3, r0
 801158c:	461a      	mov	r2, r3
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	3301      	adds	r3, #1
 8011596:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	3301      	adds	r3, #1
 801159c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801159e:	68f8      	ldr	r0, [r7, #12]
 80115a0:	f7ff fa09 	bl	80109b6 <SWAPBYTE>
 80115a4:	4603      	mov	r3, r0
 80115a6:	461a      	mov	r2, r3
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	3301      	adds	r3, #1
 80115b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	3301      	adds	r3, #1
 80115b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80115b8:	68f8      	ldr	r0, [r7, #12]
 80115ba:	f7ff f9fc 	bl	80109b6 <SWAPBYTE>
 80115be:	4603      	mov	r3, r0
 80115c0:	461a      	mov	r2, r3
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	80da      	strh	r2, [r3, #6]
}
 80115c6:	bf00      	nop
 80115c8:	3710      	adds	r7, #16
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd80      	pop	{r7, pc}

080115ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80115ce:	b580      	push	{r7, lr}
 80115d0:	b082      	sub	sp, #8
 80115d2:	af00      	add	r7, sp, #0
 80115d4:	6078      	str	r0, [r7, #4]
 80115d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80115d8:	2180      	movs	r1, #128	@ 0x80
 80115da:	6878      	ldr	r0, [r7, #4]
 80115dc:	f004 f88c 	bl	80156f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80115e0:	2100      	movs	r1, #0
 80115e2:	6878      	ldr	r0, [r7, #4]
 80115e4:	f004 f888 	bl	80156f8 <USBD_LL_StallEP>
}
 80115e8:	bf00      	nop
 80115ea:	3708      	adds	r7, #8
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}

080115f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80115f0:	b580      	push	{r7, lr}
 80115f2:	b086      	sub	sp, #24
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	60f8      	str	r0, [r7, #12]
 80115f8:	60b9      	str	r1, [r7, #8]
 80115fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80115fc:	2300      	movs	r3, #0
 80115fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d042      	beq.n	801168c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801160a:	6938      	ldr	r0, [r7, #16]
 801160c:	f000 f842 	bl	8011694 <USBD_GetLen>
 8011610:	4603      	mov	r3, r0
 8011612:	3301      	adds	r3, #1
 8011614:	005b      	lsls	r3, r3, #1
 8011616:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801161a:	d808      	bhi.n	801162e <USBD_GetString+0x3e>
 801161c:	6938      	ldr	r0, [r7, #16]
 801161e:	f000 f839 	bl	8011694 <USBD_GetLen>
 8011622:	4603      	mov	r3, r0
 8011624:	3301      	adds	r3, #1
 8011626:	b29b      	uxth	r3, r3
 8011628:	005b      	lsls	r3, r3, #1
 801162a:	b29a      	uxth	r2, r3
 801162c:	e001      	b.n	8011632 <USBD_GetString+0x42>
 801162e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011636:	7dfb      	ldrb	r3, [r7, #23]
 8011638:	68ba      	ldr	r2, [r7, #8]
 801163a:	4413      	add	r3, r2
 801163c:	687a      	ldr	r2, [r7, #4]
 801163e:	7812      	ldrb	r2, [r2, #0]
 8011640:	701a      	strb	r2, [r3, #0]
  idx++;
 8011642:	7dfb      	ldrb	r3, [r7, #23]
 8011644:	3301      	adds	r3, #1
 8011646:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011648:	7dfb      	ldrb	r3, [r7, #23]
 801164a:	68ba      	ldr	r2, [r7, #8]
 801164c:	4413      	add	r3, r2
 801164e:	2203      	movs	r2, #3
 8011650:	701a      	strb	r2, [r3, #0]
  idx++;
 8011652:	7dfb      	ldrb	r3, [r7, #23]
 8011654:	3301      	adds	r3, #1
 8011656:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011658:	e013      	b.n	8011682 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801165a:	7dfb      	ldrb	r3, [r7, #23]
 801165c:	68ba      	ldr	r2, [r7, #8]
 801165e:	4413      	add	r3, r2
 8011660:	693a      	ldr	r2, [r7, #16]
 8011662:	7812      	ldrb	r2, [r2, #0]
 8011664:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011666:	693b      	ldr	r3, [r7, #16]
 8011668:	3301      	adds	r3, #1
 801166a:	613b      	str	r3, [r7, #16]
    idx++;
 801166c:	7dfb      	ldrb	r3, [r7, #23]
 801166e:	3301      	adds	r3, #1
 8011670:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011672:	7dfb      	ldrb	r3, [r7, #23]
 8011674:	68ba      	ldr	r2, [r7, #8]
 8011676:	4413      	add	r3, r2
 8011678:	2200      	movs	r2, #0
 801167a:	701a      	strb	r2, [r3, #0]
    idx++;
 801167c:	7dfb      	ldrb	r3, [r7, #23]
 801167e:	3301      	adds	r3, #1
 8011680:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011682:	693b      	ldr	r3, [r7, #16]
 8011684:	781b      	ldrb	r3, [r3, #0]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d1e7      	bne.n	801165a <USBD_GetString+0x6a>
 801168a:	e000      	b.n	801168e <USBD_GetString+0x9e>
    return;
 801168c:	bf00      	nop
  }
}
 801168e:	3718      	adds	r7, #24
 8011690:	46bd      	mov	sp, r7
 8011692:	bd80      	pop	{r7, pc}

08011694 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011694:	b480      	push	{r7}
 8011696:	b085      	sub	sp, #20
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801169c:	2300      	movs	r3, #0
 801169e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80116a4:	e005      	b.n	80116b2 <USBD_GetLen+0x1e>
  {
    len++;
 80116a6:	7bfb      	ldrb	r3, [r7, #15]
 80116a8:	3301      	adds	r3, #1
 80116aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80116ac:	68bb      	ldr	r3, [r7, #8]
 80116ae:	3301      	adds	r3, #1
 80116b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	781b      	ldrb	r3, [r3, #0]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d1f5      	bne.n	80116a6 <USBD_GetLen+0x12>
  }

  return len;
 80116ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80116bc:	4618      	mov	r0, r3
 80116be:	3714      	adds	r7, #20
 80116c0:	46bd      	mov	sp, r7
 80116c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116c6:	4770      	bx	lr

080116c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b084      	sub	sp, #16
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	60f8      	str	r0, [r7, #12]
 80116d0:	60b9      	str	r1, [r7, #8]
 80116d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	2202      	movs	r2, #2
 80116d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	687a      	ldr	r2, [r7, #4]
 80116e6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	68ba      	ldr	r2, [r7, #8]
 80116ec:	2100      	movs	r1, #0
 80116ee:	68f8      	ldr	r0, [r7, #12]
 80116f0:	f004 f88b 	bl	801580a <USBD_LL_Transmit>

  return USBD_OK;
 80116f4:	2300      	movs	r3, #0
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3710      	adds	r7, #16
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}

080116fe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80116fe:	b580      	push	{r7, lr}
 8011700:	b084      	sub	sp, #16
 8011702:	af00      	add	r7, sp, #0
 8011704:	60f8      	str	r0, [r7, #12]
 8011706:	60b9      	str	r1, [r7, #8]
 8011708:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	68ba      	ldr	r2, [r7, #8]
 801170e:	2100      	movs	r1, #0
 8011710:	68f8      	ldr	r0, [r7, #12]
 8011712:	f004 f87a 	bl	801580a <USBD_LL_Transmit>

  return USBD_OK;
 8011716:	2300      	movs	r3, #0
}
 8011718:	4618      	mov	r0, r3
 801171a:	3710      	adds	r7, #16
 801171c:	46bd      	mov	sp, r7
 801171e:	bd80      	pop	{r7, pc}

08011720 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011720:	b580      	push	{r7, lr}
 8011722:	b084      	sub	sp, #16
 8011724:	af00      	add	r7, sp, #0
 8011726:	60f8      	str	r0, [r7, #12]
 8011728:	60b9      	str	r1, [r7, #8]
 801172a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	68ba      	ldr	r2, [r7, #8]
 8011730:	2100      	movs	r1, #0
 8011732:	68f8      	ldr	r0, [r7, #12]
 8011734:	f004 f88a 	bl	801584c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011738:	2300      	movs	r3, #0
}
 801173a:	4618      	mov	r0, r3
 801173c:	3710      	adds	r7, #16
 801173e:	46bd      	mov	sp, r7
 8011740:	bd80      	pop	{r7, pc}

08011742 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011742:	b580      	push	{r7, lr}
 8011744:	b082      	sub	sp, #8
 8011746:	af00      	add	r7, sp, #0
 8011748:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	2204      	movs	r2, #4
 801174e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011752:	2300      	movs	r3, #0
 8011754:	2200      	movs	r2, #0
 8011756:	2100      	movs	r1, #0
 8011758:	6878      	ldr	r0, [r7, #4]
 801175a:	f004 f856 	bl	801580a <USBD_LL_Transmit>

  return USBD_OK;
 801175e:	2300      	movs	r3, #0
}
 8011760:	4618      	mov	r0, r3
 8011762:	3708      	adds	r7, #8
 8011764:	46bd      	mov	sp, r7
 8011766:	bd80      	pop	{r7, pc}

08011768 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011768:	b580      	push	{r7, lr}
 801176a:	b082      	sub	sp, #8
 801176c:	af00      	add	r7, sp, #0
 801176e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	2205      	movs	r2, #5
 8011774:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011778:	2300      	movs	r3, #0
 801177a:	2200      	movs	r2, #0
 801177c:	2100      	movs	r1, #0
 801177e:	6878      	ldr	r0, [r7, #4]
 8011780:	f004 f864 	bl	801584c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011784:	2300      	movs	r3, #0
}
 8011786:	4618      	mov	r0, r3
 8011788:	3708      	adds	r7, #8
 801178a:	46bd      	mov	sp, r7
 801178c:	bd80      	pop	{r7, pc}

0801178e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 801178e:	b580      	push	{r7, lr}
 8011790:	b084      	sub	sp, #16
 8011792:	af00      	add	r7, sp, #0
 8011794:	60f8      	str	r0, [r7, #12]
 8011796:	60b9      	str	r1, [r7, #8]
 8011798:	4613      	mov	r3, r2
 801179a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d101      	bne.n	80117a6 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80117a2:	2302      	movs	r3, #2
 80117a4:	e029      	b.n	80117fa <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	79fa      	ldrb	r2, [r7, #7]
 80117aa:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	2200      	movs	r2, #0
 80117b2:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	2200      	movs	r2, #0
 80117ba:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80117be:	68f8      	ldr	r0, [r7, #12]
 80117c0:	f000 f81f 	bl	8011802 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	2200      	movs	r2, #0
 80117c8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	2200      	movs	r2, #0
 80117d0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	2200      	movs	r2, #0
 80117d8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	2200      	movs	r2, #0
 80117e0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80117e4:	68bb      	ldr	r3, [r7, #8]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d003      	beq.n	80117f2 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	68ba      	ldr	r2, [r7, #8]
 80117ee:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80117f2:	68f8      	ldr	r0, [r7, #12]
 80117f4:	f004 fa68 	bl	8015cc8 <USBH_LL_Init>

  return USBH_OK;
 80117f8:	2300      	movs	r3, #0
}
 80117fa:	4618      	mov	r0, r3
 80117fc:	3710      	adds	r7, #16
 80117fe:	46bd      	mov	sp, r7
 8011800:	bd80      	pop	{r7, pc}

08011802 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8011802:	b580      	push	{r7, lr}
 8011804:	b084      	sub	sp, #16
 8011806:	af00      	add	r7, sp, #0
 8011808:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 801180a:	2300      	movs	r3, #0
 801180c:	60fb      	str	r3, [r7, #12]
 801180e:	e00a      	b.n	8011826 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 8011810:	687a      	ldr	r2, [r7, #4]
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8011818:	009b      	lsls	r3, r3, #2
 801181a:	4413      	add	r3, r2
 801181c:	2200      	movs	r2, #0
 801181e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	3301      	adds	r3, #1
 8011824:	60fb      	str	r3, [r7, #12]
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	2b0f      	cmp	r3, #15
 801182a:	d9f1      	bls.n	8011810 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 801182c:	2300      	movs	r3, #0
 801182e:	60fb      	str	r3, [r7, #12]
 8011830:	e009      	b.n	8011846 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8011832:	687a      	ldr	r2, [r7, #4]
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	4413      	add	r3, r2
 8011838:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801183c:	2200      	movs	r2, #0
 801183e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	3301      	adds	r3, #1
 8011844:	60fb      	str	r3, [r7, #12]
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801184c:	d3f1      	bcc.n	8011832 <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	2200      	movs	r2, #0
 8011852:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	2200      	movs	r2, #0
 8011858:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	2201      	movs	r2, #1
 801185e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	2200      	movs	r2, #0
 8011864:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	2201      	movs	r2, #1
 801186c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	2240      	movs	r2, #64	@ 0x40
 8011872:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	2200      	movs	r2, #0
 8011878:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2200      	movs	r2, #0
 801187e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	2201      	movs	r2, #1
 8011886:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	2200      	movs	r2, #0
 801188e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	2200      	movs	r2, #0
 8011896:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	331c      	adds	r3, #28
 801189e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80118a2:	2100      	movs	r1, #0
 80118a4:	4618      	mov	r0, r3
 80118a6:	f005 f8fd 	bl	8016aa4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80118b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80118b4:	2100      	movs	r1, #0
 80118b6:	4618      	mov	r0, r3
 80118b8:	f005 f8f4 	bl	8016aa4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80118c2:	2212      	movs	r2, #18
 80118c4:	2100      	movs	r1, #0
 80118c6:	4618      	mov	r0, r3
 80118c8:	f005 f8ec 	bl	8016aa4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80118d2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80118d6:	2100      	movs	r1, #0
 80118d8:	4618      	mov	r0, r3
 80118da:	f005 f8e3 	bl	8016aa4 <memset>

  return USBH_OK;
 80118de:	2300      	movs	r3, #0
}
 80118e0:	4618      	mov	r0, r3
 80118e2:	3710      	adds	r7, #16
 80118e4:	46bd      	mov	sp, r7
 80118e6:	bd80      	pop	{r7, pc}

080118e8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80118e8:	b480      	push	{r7}
 80118ea:	b085      	sub	sp, #20
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
 80118f0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80118f2:	2300      	movs	r3, #0
 80118f4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80118f6:	683b      	ldr	r3, [r7, #0]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d018      	beq.n	801192e <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8011902:	2b05      	cmp	r3, #5
 8011904:	d810      	bhi.n	8011928 <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 801190c:	1c59      	adds	r1, r3, #1
 801190e:	687a      	ldr	r2, [r7, #4]
 8011910:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 8011914:	687a      	ldr	r2, [r7, #4]
 8011916:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 801191a:	009b      	lsls	r3, r3, #2
 801191c:	4413      	add	r3, r2
 801191e:	683a      	ldr	r2, [r7, #0]
 8011920:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8011922:	2300      	movs	r3, #0
 8011924:	73fb      	strb	r3, [r7, #15]
 8011926:	e004      	b.n	8011932 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8011928:	2302      	movs	r3, #2
 801192a:	73fb      	strb	r3, [r7, #15]
 801192c:	e001      	b.n	8011932 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 801192e:	2302      	movs	r3, #2
 8011930:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011932:	7bfb      	ldrb	r3, [r7, #15]
}
 8011934:	4618      	mov	r0, r3
 8011936:	3714      	adds	r7, #20
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr

08011940 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8011940:	b480      	push	{r7}
 8011942:	b085      	sub	sp, #20
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
 8011948:	460b      	mov	r3, r1
 801194a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 801194c:	2300      	movs	r3, #0
 801194e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8011956:	78fa      	ldrb	r2, [r7, #3]
 8011958:	429a      	cmp	r2, r3
 801195a:	d204      	bcs.n	8011966 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	78fa      	ldrb	r2, [r7, #3]
 8011960:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8011964:	e001      	b.n	801196a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8011966:	2302      	movs	r3, #2
 8011968:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801196a:	7bfb      	ldrb	r3, [r7, #15]
}
 801196c:	4618      	mov	r0, r3
 801196e:	3714      	adds	r7, #20
 8011970:	46bd      	mov	sp, r7
 8011972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011976:	4770      	bx	lr

08011978 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b082      	sub	sp, #8
 801197c:	af00      	add	r7, sp, #0
 801197e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8011980:	6878      	ldr	r0, [r7, #4]
 8011982:	f004 f9e3 	bl	8015d4c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8011986:	2101      	movs	r1, #1
 8011988:	6878      	ldr	r0, [r7, #4]
 801198a:	f004 fafc 	bl	8015f86 <USBH_LL_DriverVBUS>

  return USBH_OK;
 801198e:	2300      	movs	r3, #0
}
 8011990:	4618      	mov	r0, r3
 8011992:	3708      	adds	r7, #8
 8011994:	46bd      	mov	sp, r7
 8011996:	bd80      	pop	{r7, pc}

08011998 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b088      	sub	sp, #32
 801199c:	af04      	add	r7, sp, #16
 801199e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80119a0:	2302      	movs	r3, #2
 80119a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80119a4:	2300      	movs	r3, #0
 80119a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80119ae:	b2db      	uxtb	r3, r3
 80119b0:	2b01      	cmp	r3, #1
 80119b2:	d102      	bne.n	80119ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2203      	movs	r2, #3
 80119b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	781b      	ldrb	r3, [r3, #0]
 80119be:	b2db      	uxtb	r3, r3
 80119c0:	2b0b      	cmp	r3, #11
 80119c2:	f200 81c0 	bhi.w	8011d46 <USBH_Process+0x3ae>
 80119c6:	a201      	add	r2, pc, #4	@ (adr r2, 80119cc <USBH_Process+0x34>)
 80119c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119cc:	080119fd 	.word	0x080119fd
 80119d0:	08011a2f 	.word	0x08011a2f
 80119d4:	08011a99 	.word	0x08011a99
 80119d8:	08011ce1 	.word	0x08011ce1
 80119dc:	08011d47 	.word	0x08011d47
 80119e0:	08011b39 	.word	0x08011b39
 80119e4:	08011c87 	.word	0x08011c87
 80119e8:	08011b6f 	.word	0x08011b6f
 80119ec:	08011b8f 	.word	0x08011b8f
 80119f0:	08011bad 	.word	0x08011bad
 80119f4:	08011bf1 	.word	0x08011bf1
 80119f8:	08011cc9 	.word	0x08011cc9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8011a02:	b2db      	uxtb	r3, r3
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	f000 81a0 	beq.w	8011d4a <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	2201      	movs	r2, #1
 8011a0e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8011a10:	20c8      	movs	r0, #200	@ 0xc8
 8011a12:	f004 faf9 	bl	8016008 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8011a16:	6878      	ldr	r0, [r7, #4]
 8011a18:	f004 f9f5 	bl	8015e06 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	2200      	movs	r2, #0
 8011a20:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	2200      	movs	r2, #0
 8011a28:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8011a2c:	e18d      	b.n	8011d4a <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8011a34:	b2db      	uxtb	r3, r3
 8011a36:	2b01      	cmp	r3, #1
 8011a38:	d107      	bne.n	8011a4a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	2200      	movs	r2, #0
 8011a3e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2202      	movs	r2, #2
 8011a46:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011a48:	e18e      	b.n	8011d68 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8011a50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011a54:	d914      	bls.n	8011a80 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8011a5c:	3301      	adds	r3, #1
 8011a5e:	b2da      	uxtb	r2, r3
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8011a6c:	2b03      	cmp	r3, #3
 8011a6e:	d903      	bls.n	8011a78 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	220d      	movs	r2, #13
 8011a74:	701a      	strb	r2, [r3, #0]
      break;
 8011a76:	e177      	b.n	8011d68 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	701a      	strb	r2, [r3, #0]
      break;
 8011a7e:	e173      	b.n	8011d68 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8011a86:	f103 020a 	add.w	r2, r3, #10
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 8011a90:	200a      	movs	r0, #10
 8011a92:	f004 fab9 	bl	8016008 <USBH_Delay>
      break;
 8011a96:	e167      	b.n	8011d68 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d005      	beq.n	8011aae <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011aa8:	2104      	movs	r1, #4
 8011aaa:	6878      	ldr	r0, [r7, #4]
 8011aac:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8011aae:	2064      	movs	r0, #100	@ 0x64
 8011ab0:	f004 faaa 	bl	8016008 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8011ab4:	6878      	ldr	r0, [r7, #4]
 8011ab6:	f004 f97f 	bl	8015db8 <USBH_LL_GetSpeed>
 8011aba:	4603      	mov	r3, r0
 8011abc:	461a      	mov	r2, r3
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2205      	movs	r2, #5
 8011ac8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8011aca:	2100      	movs	r1, #0
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f001 faa6 	bl	801301e <USBH_AllocPipe>
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	461a      	mov	r2, r3
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8011ada:	2180      	movs	r1, #128	@ 0x80
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f001 fa9e 	bl	801301e <USBH_AllocPipe>
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	461a      	mov	r2, r3
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	7919      	ldrb	r1, [r3, #4]
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8011afa:	687a      	ldr	r2, [r7, #4]
 8011afc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8011afe:	9202      	str	r2, [sp, #8]
 8011b00:	2200      	movs	r2, #0
 8011b02:	9201      	str	r2, [sp, #4]
 8011b04:	9300      	str	r3, [sp, #0]
 8011b06:	4603      	mov	r3, r0
 8011b08:	2280      	movs	r2, #128	@ 0x80
 8011b0a:	6878      	ldr	r0, [r7, #4]
 8011b0c:	f001 fa58 	bl	8012fc0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	7959      	ldrb	r1, [r3, #5]
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8011b20:	687a      	ldr	r2, [r7, #4]
 8011b22:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8011b24:	9202      	str	r2, [sp, #8]
 8011b26:	2200      	movs	r2, #0
 8011b28:	9201      	str	r2, [sp, #4]
 8011b2a:	9300      	str	r3, [sp, #0]
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	2200      	movs	r2, #0
 8011b30:	6878      	ldr	r0, [r7, #4]
 8011b32:	f001 fa45 	bl	8012fc0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011b36:	e117      	b.n	8011d68 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8011b38:	6878      	ldr	r0, [r7, #4]
 8011b3a:	f000 f91b 	bl	8011d74 <USBH_HandleEnum>
 8011b3e:	4603      	mov	r3, r0
 8011b40:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8011b42:	7bbb      	ldrb	r3, [r7, #14]
 8011b44:	b2db      	uxtb	r3, r3
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	f040 8101 	bne.w	8011d4e <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	2200      	movs	r2, #0
 8011b50:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8011b5a:	2b01      	cmp	r3, #1
 8011b5c:	d103      	bne.n	8011b66 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	2208      	movs	r2, #8
 8011b62:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8011b64:	e0f3      	b.n	8011d4e <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	2207      	movs	r2, #7
 8011b6a:	701a      	strb	r2, [r3, #0]
      break;
 8011b6c:	e0ef      	b.n	8011d4e <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	f000 80ec 	beq.w	8011d52 <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011b80:	2101      	movs	r1, #1
 8011b82:	6878      	ldr	r0, [r7, #4]
 8011b84:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	2208      	movs	r2, #8
 8011b8a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8011b8c:	e0e1      	b.n	8011d52 <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8011b94:	4619      	mov	r1, r3
 8011b96:	6878      	ldr	r0, [r7, #4]
 8011b98:	f000 fc43 	bl	8012422 <USBH_SetCfg>
 8011b9c:	4603      	mov	r3, r0
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	f040 80d9 	bne.w	8011d56 <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2209      	movs	r2, #9
 8011ba8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011baa:	e0d4      	b.n	8011d56 <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8011bb2:	f003 0320 	and.w	r3, r3, #32
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d016      	beq.n	8011be8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8011bba:	2101      	movs	r1, #1
 8011bbc:	6878      	ldr	r0, [r7, #4]
 8011bbe:	f000 fc53 	bl	8012468 <USBH_SetFeature>
 8011bc2:	4603      	mov	r3, r0
 8011bc4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8011bc6:	7bbb      	ldrb	r3, [r7, #14]
 8011bc8:	b2db      	uxtb	r3, r3
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d103      	bne.n	8011bd6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	220a      	movs	r2, #10
 8011bd2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011bd4:	e0c1      	b.n	8011d5a <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8011bd6:	7bbb      	ldrb	r3, [r7, #14]
 8011bd8:	b2db      	uxtb	r3, r3
 8011bda:	2b03      	cmp	r3, #3
 8011bdc:	f040 80bd 	bne.w	8011d5a <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	220a      	movs	r2, #10
 8011be4:	701a      	strb	r2, [r3, #0]
      break;
 8011be6:	e0b8      	b.n	8011d5a <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	220a      	movs	r2, #10
 8011bec:	701a      	strb	r2, [r3, #0]
      break;
 8011bee:	e0b4      	b.n	8011d5a <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	f000 80b1 	beq.w	8011d5e <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	2200      	movs	r2, #0
 8011c00:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8011c04:	2300      	movs	r3, #0
 8011c06:	73fb      	strb	r3, [r7, #15]
 8011c08:	e01a      	b.n	8011c40 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8011c0a:	7bfb      	ldrb	r3, [r7, #15]
 8011c0c:	687a      	ldr	r2, [r7, #4]
 8011c0e:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8011c12:	009b      	lsls	r3, r3, #2
 8011c14:	4413      	add	r3, r2
 8011c16:	685b      	ldr	r3, [r3, #4]
 8011c18:	791a      	ldrb	r2, [r3, #4]
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8011c20:	429a      	cmp	r2, r3
 8011c22:	d10a      	bne.n	8011c3a <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 8011c24:	7bfb      	ldrb	r3, [r7, #15]
 8011c26:	687a      	ldr	r2, [r7, #4]
 8011c28:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	4413      	add	r3, r2
 8011c30:	685a      	ldr	r2, [r3, #4]
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 8011c38:	e005      	b.n	8011c46 <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8011c3a:	7bfb      	ldrb	r3, [r7, #15]
 8011c3c:	3301      	adds	r3, #1
 8011c3e:	73fb      	strb	r3, [r7, #15]
 8011c40:	7bfb      	ldrb	r3, [r7, #15]
 8011c42:	2b05      	cmp	r3, #5
 8011c44:	d9e1      	bls.n	8011c0a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d016      	beq.n	8011c7e <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011c56:	689b      	ldr	r3, [r3, #8]
 8011c58:	6878      	ldr	r0, [r7, #4]
 8011c5a:	4798      	blx	r3
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d109      	bne.n	8011c76 <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	2206      	movs	r2, #6
 8011c66:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011c6e:	2103      	movs	r1, #3
 8011c70:	6878      	ldr	r0, [r7, #4]
 8011c72:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011c74:	e073      	b.n	8011d5e <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	220d      	movs	r2, #13
 8011c7a:	701a      	strb	r2, [r3, #0]
      break;
 8011c7c:	e06f      	b.n	8011d5e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	220d      	movs	r2, #13
 8011c82:	701a      	strb	r2, [r3, #0]
      break;
 8011c84:	e06b      	b.n	8011d5e <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d017      	beq.n	8011cc0 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011c96:	691b      	ldr	r3, [r3, #16]
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	4798      	blx	r3
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8011ca0:	7bbb      	ldrb	r3, [r7, #14]
 8011ca2:	b2db      	uxtb	r3, r3
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d103      	bne.n	8011cb0 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	220b      	movs	r2, #11
 8011cac:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011cae:	e058      	b.n	8011d62 <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8011cb0:	7bbb      	ldrb	r3, [r7, #14]
 8011cb2:	b2db      	uxtb	r3, r3
 8011cb4:	2b02      	cmp	r3, #2
 8011cb6:	d154      	bne.n	8011d62 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	220d      	movs	r2, #13
 8011cbc:	701a      	strb	r2, [r3, #0]
      break;
 8011cbe:	e050      	b.n	8011d62 <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	220d      	movs	r2, #13
 8011cc4:	701a      	strb	r2, [r3, #0]
      break;
 8011cc6:	e04c      	b.n	8011d62 <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d049      	beq.n	8011d66 <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011cd8:	695b      	ldr	r3, [r3, #20]
 8011cda:	6878      	ldr	r0, [r7, #4]
 8011cdc:	4798      	blx	r3
      }
      break;
 8011cde:	e042      	b.n	8011d66 <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8011ce8:	6878      	ldr	r0, [r7, #4]
 8011cea:	f7ff fd8a 	bl	8011802 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d009      	beq.n	8011d0c <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8011cfe:	68db      	ldr	r3, [r3, #12]
 8011d00:	6878      	ldr	r0, [r7, #4]
 8011d02:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2200      	movs	r2, #0
 8011d08:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d005      	beq.n	8011d22 <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8011d1c:	2105      	movs	r1, #5
 8011d1e:	6878      	ldr	r0, [r7, #4]
 8011d20:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8011d28:	b2db      	uxtb	r3, r3
 8011d2a:	2b01      	cmp	r3, #1
 8011d2c:	d107      	bne.n	8011d3e <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	2200      	movs	r2, #0
 8011d32:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8011d36:	6878      	ldr	r0, [r7, #4]
 8011d38:	f7ff fe1e 	bl	8011978 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8011d3c:	e014      	b.n	8011d68 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	f004 f804 	bl	8015d4c <USBH_LL_Start>
      break;
 8011d44:	e010      	b.n	8011d68 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 8011d46:	bf00      	nop
 8011d48:	e00e      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d4a:	bf00      	nop
 8011d4c:	e00c      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d4e:	bf00      	nop
 8011d50:	e00a      	b.n	8011d68 <USBH_Process+0x3d0>
    break;
 8011d52:	bf00      	nop
 8011d54:	e008      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d56:	bf00      	nop
 8011d58:	e006      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d5a:	bf00      	nop
 8011d5c:	e004      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d5e:	bf00      	nop
 8011d60:	e002      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d62:	bf00      	nop
 8011d64:	e000      	b.n	8011d68 <USBH_Process+0x3d0>
      break;
 8011d66:	bf00      	nop
  }
  return USBH_OK;
 8011d68:	2300      	movs	r3, #0
}
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	3710      	adds	r7, #16
 8011d6e:	46bd      	mov	sp, r7
 8011d70:	bd80      	pop	{r7, pc}
 8011d72:	bf00      	nop

08011d74 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b088      	sub	sp, #32
 8011d78:	af04      	add	r7, sp, #16
 8011d7a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8011d7c:	2301      	movs	r3, #1
 8011d7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8011d80:	2301      	movs	r3, #1
 8011d82:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	785b      	ldrb	r3, [r3, #1]
 8011d88:	2b07      	cmp	r3, #7
 8011d8a:	f200 81bd 	bhi.w	8012108 <USBH_HandleEnum+0x394>
 8011d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8011d94 <USBH_HandleEnum+0x20>)
 8011d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d94:	08011db5 	.word	0x08011db5
 8011d98:	08011e6f 	.word	0x08011e6f
 8011d9c:	08011ed9 	.word	0x08011ed9
 8011da0:	08011f63 	.word	0x08011f63
 8011da4:	08011fcd 	.word	0x08011fcd
 8011da8:	0801203d 	.word	0x0801203d
 8011dac:	08012083 	.word	0x08012083
 8011db0:	080120c9 	.word	0x080120c9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8011db4:	2108      	movs	r1, #8
 8011db6:	6878      	ldr	r0, [r7, #4]
 8011db8:	f000 fa50 	bl	801225c <USBH_Get_DevDesc>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011dc0:	7bbb      	ldrb	r3, [r7, #14]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d12e      	bne.n	8011e24 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	2201      	movs	r2, #1
 8011dd4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	7919      	ldrb	r1, [r3, #4]
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011de6:	687a      	ldr	r2, [r7, #4]
 8011de8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8011dea:	9202      	str	r2, [sp, #8]
 8011dec:	2200      	movs	r2, #0
 8011dee:	9201      	str	r2, [sp, #4]
 8011df0:	9300      	str	r3, [sp, #0]
 8011df2:	4603      	mov	r3, r0
 8011df4:	2280      	movs	r2, #128	@ 0x80
 8011df6:	6878      	ldr	r0, [r7, #4]
 8011df8:	f001 f8e2 	bl	8012fc0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	7959      	ldrb	r1, [r3, #5]
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011e0c:	687a      	ldr	r2, [r7, #4]
 8011e0e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011e10:	9202      	str	r2, [sp, #8]
 8011e12:	2200      	movs	r2, #0
 8011e14:	9201      	str	r2, [sp, #4]
 8011e16:	9300      	str	r3, [sp, #0]
 8011e18:	4603      	mov	r3, r0
 8011e1a:	2200      	movs	r2, #0
 8011e1c:	6878      	ldr	r0, [r7, #4]
 8011e1e:	f001 f8cf 	bl	8012fc0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8011e22:	e173      	b.n	801210c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011e24:	7bbb      	ldrb	r3, [r7, #14]
 8011e26:	2b03      	cmp	r3, #3
 8011e28:	f040 8170 	bne.w	801210c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011e32:	3301      	adds	r3, #1
 8011e34:	b2da      	uxtb	r2, r3
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011e42:	2b03      	cmp	r3, #3
 8011e44:	d903      	bls.n	8011e4e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	220d      	movs	r2, #13
 8011e4a:	701a      	strb	r2, [r3, #0]
      break;
 8011e4c:	e15e      	b.n	801210c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	795b      	ldrb	r3, [r3, #5]
 8011e52:	4619      	mov	r1, r3
 8011e54:	6878      	ldr	r0, [r7, #4]
 8011e56:	f001 f904 	bl	8013062 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	791b      	ldrb	r3, [r3, #4]
 8011e5e:	4619      	mov	r1, r3
 8011e60:	6878      	ldr	r0, [r7, #4]
 8011e62:	f001 f8fe 	bl	8013062 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	2200      	movs	r2, #0
 8011e6a:	701a      	strb	r2, [r3, #0]
      break;
 8011e6c:	e14e      	b.n	801210c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8011e6e:	2112      	movs	r1, #18
 8011e70:	6878      	ldr	r0, [r7, #4]
 8011e72:	f000 f9f3 	bl	801225c <USBH_Get_DevDesc>
 8011e76:	4603      	mov	r3, r0
 8011e78:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011e7a:	7bbb      	ldrb	r3, [r7, #14]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d103      	bne.n	8011e88 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	2202      	movs	r2, #2
 8011e84:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8011e86:	e143      	b.n	8012110 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011e88:	7bbb      	ldrb	r3, [r7, #14]
 8011e8a:	2b03      	cmp	r3, #3
 8011e8c:	f040 8140 	bne.w	8012110 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011e96:	3301      	adds	r3, #1
 8011e98:	b2da      	uxtb	r2, r3
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011ea6:	2b03      	cmp	r3, #3
 8011ea8:	d903      	bls.n	8011eb2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	220d      	movs	r2, #13
 8011eae:	701a      	strb	r2, [r3, #0]
      break;
 8011eb0:	e12e      	b.n	8012110 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	795b      	ldrb	r3, [r3, #5]
 8011eb6:	4619      	mov	r1, r3
 8011eb8:	6878      	ldr	r0, [r7, #4]
 8011eba:	f001 f8d2 	bl	8013062 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	791b      	ldrb	r3, [r3, #4]
 8011ec2:	4619      	mov	r1, r3
 8011ec4:	6878      	ldr	r0, [r7, #4]
 8011ec6:	f001 f8cc 	bl	8013062 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	2200      	movs	r2, #0
 8011ece:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	701a      	strb	r2, [r3, #0]
      break;
 8011ed6:	e11b      	b.n	8012110 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8011ed8:	2101      	movs	r1, #1
 8011eda:	6878      	ldr	r0, [r7, #4]
 8011edc:	f000 fa7d 	bl	80123da <USBH_SetAddress>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011ee4:	7bbb      	ldrb	r3, [r7, #14]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d130      	bne.n	8011f4c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8011eea:	2002      	movs	r0, #2
 8011eec:	f004 f88c 	bl	8016008 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	2201      	movs	r2, #1
 8011ef4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2203      	movs	r2, #3
 8011efc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	7919      	ldrb	r1, [r3, #4]
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011f0e:	687a      	ldr	r2, [r7, #4]
 8011f10:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8011f12:	9202      	str	r2, [sp, #8]
 8011f14:	2200      	movs	r2, #0
 8011f16:	9201      	str	r2, [sp, #4]
 8011f18:	9300      	str	r3, [sp, #0]
 8011f1a:	4603      	mov	r3, r0
 8011f1c:	2280      	movs	r2, #128	@ 0x80
 8011f1e:	6878      	ldr	r0, [r7, #4]
 8011f20:	f001 f84e 	bl	8012fc0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	7959      	ldrb	r1, [r3, #5]
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011f34:	687a      	ldr	r2, [r7, #4]
 8011f36:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011f38:	9202      	str	r2, [sp, #8]
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	9201      	str	r2, [sp, #4]
 8011f3e:	9300      	str	r3, [sp, #0]
 8011f40:	4603      	mov	r3, r0
 8011f42:	2200      	movs	r2, #0
 8011f44:	6878      	ldr	r0, [r7, #4]
 8011f46:	f001 f83b 	bl	8012fc0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8011f4a:	e0e3      	b.n	8012114 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011f4c:	7bbb      	ldrb	r3, [r7, #14]
 8011f4e:	2b03      	cmp	r3, #3
 8011f50:	f040 80e0 	bne.w	8012114 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	220d      	movs	r2, #13
 8011f58:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	2200      	movs	r2, #0
 8011f5e:	705a      	strb	r2, [r3, #1]
      break;
 8011f60:	e0d8      	b.n	8012114 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8011f62:	2109      	movs	r1, #9
 8011f64:	6878      	ldr	r0, [r7, #4]
 8011f66:	f000 f9a5 	bl	80122b4 <USBH_Get_CfgDesc>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011f6e:	7bbb      	ldrb	r3, [r7, #14]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d103      	bne.n	8011f7c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	2204      	movs	r2, #4
 8011f78:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8011f7a:	e0cd      	b.n	8012118 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011f7c:	7bbb      	ldrb	r3, [r7, #14]
 8011f7e:	2b03      	cmp	r3, #3
 8011f80:	f040 80ca 	bne.w	8012118 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011f8a:	3301      	adds	r3, #1
 8011f8c:	b2da      	uxtb	r2, r3
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011f9a:	2b03      	cmp	r3, #3
 8011f9c:	d903      	bls.n	8011fa6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	220d      	movs	r2, #13
 8011fa2:	701a      	strb	r2, [r3, #0]
      break;
 8011fa4:	e0b8      	b.n	8012118 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	795b      	ldrb	r3, [r3, #5]
 8011faa:	4619      	mov	r1, r3
 8011fac:	6878      	ldr	r0, [r7, #4]
 8011fae:	f001 f858 	bl	8013062 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	791b      	ldrb	r3, [r3, #4]
 8011fb6:	4619      	mov	r1, r3
 8011fb8:	6878      	ldr	r0, [r7, #4]
 8011fba:	f001 f852 	bl	8013062 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	2200      	movs	r2, #0
 8011fc8:	701a      	strb	r2, [r3, #0]
      break;
 8011fca:	e0a5      	b.n	8012118 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8011fd2:	4619      	mov	r1, r3
 8011fd4:	6878      	ldr	r0, [r7, #4]
 8011fd6:	f000 f96d 	bl	80122b4 <USBH_Get_CfgDesc>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011fde:	7bbb      	ldrb	r3, [r7, #14]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d103      	bne.n	8011fec <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	2205      	movs	r2, #5
 8011fe8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8011fea:	e097      	b.n	801211c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011fec:	7bbb      	ldrb	r3, [r7, #14]
 8011fee:	2b03      	cmp	r3, #3
 8011ff0:	f040 8094 	bne.w	801211c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8011ffa:	3301      	adds	r3, #1
 8011ffc:	b2da      	uxtb	r2, r3
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 801200a:	2b03      	cmp	r3, #3
 801200c:	d903      	bls.n	8012016 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	220d      	movs	r2, #13
 8012012:	701a      	strb	r2, [r3, #0]
      break;
 8012014:	e082      	b.n	801211c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	795b      	ldrb	r3, [r3, #5]
 801201a:	4619      	mov	r1, r3
 801201c:	6878      	ldr	r0, [r7, #4]
 801201e:	f001 f820 	bl	8013062 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	791b      	ldrb	r3, [r3, #4]
 8012026:	4619      	mov	r1, r3
 8012028:	6878      	ldr	r0, [r7, #4]
 801202a:	f001 f81a 	bl	8013062 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	2200      	movs	r2, #0
 8012032:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	2200      	movs	r2, #0
 8012038:	701a      	strb	r2, [r3, #0]
      break;
 801203a:	e06f      	b.n	801211c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8012042:	2b00      	cmp	r3, #0
 8012044:	d019      	beq.n	801207a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8012052:	23ff      	movs	r3, #255	@ 0xff
 8012054:	6878      	ldr	r0, [r7, #4]
 8012056:	f000 f957 	bl	8012308 <USBH_Get_StringDesc>
 801205a:	4603      	mov	r3, r0
 801205c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801205e:	7bbb      	ldrb	r3, [r7, #14]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d103      	bne.n	801206c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2206      	movs	r2, #6
 8012068:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801206a:	e059      	b.n	8012120 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801206c:	7bbb      	ldrb	r3, [r7, #14]
 801206e:	2b03      	cmp	r3, #3
 8012070:	d156      	bne.n	8012120 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	2206      	movs	r2, #6
 8012076:	705a      	strb	r2, [r3, #1]
      break;
 8012078:	e052      	b.n	8012120 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	2206      	movs	r2, #6
 801207e:	705a      	strb	r2, [r3, #1]
      break;
 8012080:	e04e      	b.n	8012120 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8012088:	2b00      	cmp	r3, #0
 801208a:	d019      	beq.n	80120c0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8012098:	23ff      	movs	r3, #255	@ 0xff
 801209a:	6878      	ldr	r0, [r7, #4]
 801209c:	f000 f934 	bl	8012308 <USBH_Get_StringDesc>
 80120a0:	4603      	mov	r3, r0
 80120a2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80120a4:	7bbb      	ldrb	r3, [r7, #14]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d103      	bne.n	80120b2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	2207      	movs	r2, #7
 80120ae:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80120b0:	e038      	b.n	8012124 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80120b2:	7bbb      	ldrb	r3, [r7, #14]
 80120b4:	2b03      	cmp	r3, #3
 80120b6:	d135      	bne.n	8012124 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	2207      	movs	r2, #7
 80120bc:	705a      	strb	r2, [r3, #1]
      break;
 80120be:	e031      	b.n	8012124 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	2207      	movs	r2, #7
 80120c4:	705a      	strb	r2, [r3, #1]
      break;
 80120c6:	e02d      	b.n	8012124 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d017      	beq.n	8012102 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80120de:	23ff      	movs	r3, #255	@ 0xff
 80120e0:	6878      	ldr	r0, [r7, #4]
 80120e2:	f000 f911 	bl	8012308 <USBH_Get_StringDesc>
 80120e6:	4603      	mov	r3, r0
 80120e8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80120ea:	7bbb      	ldrb	r3, [r7, #14]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d102      	bne.n	80120f6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80120f0:	2300      	movs	r3, #0
 80120f2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80120f4:	e018      	b.n	8012128 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80120f6:	7bbb      	ldrb	r3, [r7, #14]
 80120f8:	2b03      	cmp	r3, #3
 80120fa:	d115      	bne.n	8012128 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80120fc:	2300      	movs	r3, #0
 80120fe:	73fb      	strb	r3, [r7, #15]
      break;
 8012100:	e012      	b.n	8012128 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8012102:	2300      	movs	r3, #0
 8012104:	73fb      	strb	r3, [r7, #15]
      break;
 8012106:	e00f      	b.n	8012128 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8012108:	bf00      	nop
 801210a:	e00e      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 801210c:	bf00      	nop
 801210e:	e00c      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 8012110:	bf00      	nop
 8012112:	e00a      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 8012114:	bf00      	nop
 8012116:	e008      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 8012118:	bf00      	nop
 801211a:	e006      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 801211c:	bf00      	nop
 801211e:	e004      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 8012120:	bf00      	nop
 8012122:	e002      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 8012124:	bf00      	nop
 8012126:	e000      	b.n	801212a <USBH_HandleEnum+0x3b6>
      break;
 8012128:	bf00      	nop
  }
  return Status;
 801212a:	7bfb      	ldrb	r3, [r7, #15]
}
 801212c:	4618      	mov	r0, r3
 801212e:	3710      	adds	r7, #16
 8012130:	46bd      	mov	sp, r7
 8012132:	bd80      	pop	{r7, pc}

08012134 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8012134:	b480      	push	{r7}
 8012136:	b083      	sub	sp, #12
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
 801213c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	683a      	ldr	r2, [r7, #0]
 8012142:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 8012146:	bf00      	nop
 8012148:	370c      	adds	r7, #12
 801214a:	46bd      	mov	sp, r7
 801214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012150:	4770      	bx	lr

08012152 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8012152:	b580      	push	{r7, lr}
 8012154:	b082      	sub	sp, #8
 8012156:	af00      	add	r7, sp, #0
 8012158:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012160:	1c5a      	adds	r2, r3, #1
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 8012168:	6878      	ldr	r0, [r7, #4]
 801216a:	f000 f804 	bl	8012176 <USBH_HandleSof>
}
 801216e:	bf00      	nop
 8012170:	3708      	adds	r7, #8
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}

08012176 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8012176:	b580      	push	{r7, lr}
 8012178:	b082      	sub	sp, #8
 801217a:	af00      	add	r7, sp, #0
 801217c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	781b      	ldrb	r3, [r3, #0]
 8012182:	b2db      	uxtb	r3, r3
 8012184:	2b0b      	cmp	r3, #11
 8012186:	d10a      	bne.n	801219e <USBH_HandleSof+0x28>
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801218e:	2b00      	cmp	r3, #0
 8012190:	d005      	beq.n	801219e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8012198:	699b      	ldr	r3, [r3, #24]
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	4798      	blx	r3
  }
}
 801219e:	bf00      	nop
 80121a0:	3708      	adds	r7, #8
 80121a2:	46bd      	mov	sp, r7
 80121a4:	bd80      	pop	{r7, pc}

080121a6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80121a6:	b480      	push	{r7}
 80121a8:	b083      	sub	sp, #12
 80121aa:	af00      	add	r7, sp, #0
 80121ac:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	2201      	movs	r2, #1
 80121b2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80121b6:	bf00      	nop
}
 80121b8:	370c      	adds	r7, #12
 80121ba:	46bd      	mov	sp, r7
 80121bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c0:	4770      	bx	lr

080121c2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80121c2:	b480      	push	{r7}
 80121c4:	b083      	sub	sp, #12
 80121c6:	af00      	add	r7, sp, #0
 80121c8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	2200      	movs	r2, #0
 80121ce:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	2201      	movs	r2, #1
 80121d6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80121da:	bf00      	nop
}
 80121dc:	370c      	adds	r7, #12
 80121de:	46bd      	mov	sp, r7
 80121e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e4:	4770      	bx	lr

080121e6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80121e6:	b480      	push	{r7}
 80121e8:	b083      	sub	sp, #12
 80121ea:	af00      	add	r7, sp, #0
 80121ec:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2201      	movs	r2, #1
 80121f2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	2200      	movs	r2, #0
 80121fa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	2200      	movs	r2, #0
 8012202:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012206:	2300      	movs	r3, #0
}
 8012208:	4618      	mov	r0, r3
 801220a:	370c      	adds	r7, #12
 801220c:	46bd      	mov	sp, r7
 801220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012212:	4770      	bx	lr

08012214 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8012214:	b580      	push	{r7, lr}
 8012216:	b082      	sub	sp, #8
 8012218:	af00      	add	r7, sp, #0
 801221a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	2201      	movs	r2, #1
 8012220:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	2200      	movs	r2, #0
 8012228:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2200      	movs	r2, #0
 8012230:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8012234:	6878      	ldr	r0, [r7, #4]
 8012236:	f003 fda4 	bl	8015d82 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	791b      	ldrb	r3, [r3, #4]
 801223e:	4619      	mov	r1, r3
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f000 ff0e 	bl	8013062 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	795b      	ldrb	r3, [r3, #5]
 801224a:	4619      	mov	r1, r3
 801224c:	6878      	ldr	r0, [r7, #4]
 801224e:	f000 ff08 	bl	8013062 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8012252:	2300      	movs	r3, #0
}
 8012254:	4618      	mov	r0, r3
 8012256:	3708      	adds	r7, #8
 8012258:	46bd      	mov	sp, r7
 801225a:	bd80      	pop	{r7, pc}

0801225c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 801225c:	b580      	push	{r7, lr}
 801225e:	b086      	sub	sp, #24
 8012260:	af02      	add	r7, sp, #8
 8012262:	6078      	str	r0, [r7, #4]
 8012264:	460b      	mov	r3, r1
 8012266:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8012268:	887b      	ldrh	r3, [r7, #2]
 801226a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801226e:	d901      	bls.n	8012274 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8012270:	2303      	movs	r3, #3
 8012272:	e01b      	b.n	80122ac <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 801227a:	887b      	ldrh	r3, [r7, #2]
 801227c:	9300      	str	r3, [sp, #0]
 801227e:	4613      	mov	r3, r2
 8012280:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012284:	2100      	movs	r1, #0
 8012286:	6878      	ldr	r0, [r7, #4]
 8012288:	f000 f872 	bl	8012370 <USBH_GetDescriptor>
 801228c:	4603      	mov	r3, r0
 801228e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8012290:	7bfb      	ldrb	r3, [r7, #15]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d109      	bne.n	80122aa <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801229c:	887a      	ldrh	r2, [r7, #2]
 801229e:	4619      	mov	r1, r3
 80122a0:	6878      	ldr	r0, [r7, #4]
 80122a2:	f000 f929 	bl	80124f8 <USBH_ParseDevDesc>
 80122a6:	4603      	mov	r3, r0
 80122a8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80122aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80122ac:	4618      	mov	r0, r3
 80122ae:	3710      	adds	r7, #16
 80122b0:	46bd      	mov	sp, r7
 80122b2:	bd80      	pop	{r7, pc}

080122b4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b086      	sub	sp, #24
 80122b8:	af02      	add	r7, sp, #8
 80122ba:	6078      	str	r0, [r7, #4]
 80122bc:	460b      	mov	r3, r1
 80122be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	331c      	adds	r3, #28
 80122c4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80122c6:	887b      	ldrh	r3, [r7, #2]
 80122c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80122cc:	d901      	bls.n	80122d2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80122ce:	2303      	movs	r3, #3
 80122d0:	e016      	b.n	8012300 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80122d2:	887b      	ldrh	r3, [r7, #2]
 80122d4:	9300      	str	r3, [sp, #0]
 80122d6:	68bb      	ldr	r3, [r7, #8]
 80122d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80122dc:	2100      	movs	r1, #0
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f000 f846 	bl	8012370 <USBH_GetDescriptor>
 80122e4:	4603      	mov	r3, r0
 80122e6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80122e8:	7bfb      	ldrb	r3, [r7, #15]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d107      	bne.n	80122fe <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80122ee:	887b      	ldrh	r3, [r7, #2]
 80122f0:	461a      	mov	r2, r3
 80122f2:	68b9      	ldr	r1, [r7, #8]
 80122f4:	6878      	ldr	r0, [r7, #4]
 80122f6:	f000 f9af 	bl	8012658 <USBH_ParseCfgDesc>
 80122fa:	4603      	mov	r3, r0
 80122fc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80122fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8012300:	4618      	mov	r0, r3
 8012302:	3710      	adds	r7, #16
 8012304:	46bd      	mov	sp, r7
 8012306:	bd80      	pop	{r7, pc}

08012308 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b088      	sub	sp, #32
 801230c:	af02      	add	r7, sp, #8
 801230e:	60f8      	str	r0, [r7, #12]
 8012310:	607a      	str	r2, [r7, #4]
 8012312:	461a      	mov	r2, r3
 8012314:	460b      	mov	r3, r1
 8012316:	72fb      	strb	r3, [r7, #11]
 8012318:	4613      	mov	r3, r2
 801231a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 801231c:	893b      	ldrh	r3, [r7, #8]
 801231e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012322:	d802      	bhi.n	801232a <USBH_Get_StringDesc+0x22>
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d101      	bne.n	801232e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801232a:	2303      	movs	r3, #3
 801232c:	e01c      	b.n	8012368 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 801232e:	7afb      	ldrb	r3, [r7, #11]
 8012330:	b29b      	uxth	r3, r3
 8012332:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8012336:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 801233e:	893b      	ldrh	r3, [r7, #8]
 8012340:	9300      	str	r3, [sp, #0]
 8012342:	460b      	mov	r3, r1
 8012344:	2100      	movs	r1, #0
 8012346:	68f8      	ldr	r0, [r7, #12]
 8012348:	f000 f812 	bl	8012370 <USBH_GetDescriptor>
 801234c:	4603      	mov	r3, r0
 801234e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8012350:	7dfb      	ldrb	r3, [r7, #23]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d107      	bne.n	8012366 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 801235c:	893a      	ldrh	r2, [r7, #8]
 801235e:	6879      	ldr	r1, [r7, #4]
 8012360:	4618      	mov	r0, r3
 8012362:	f000 fb8c 	bl	8012a7e <USBH_ParseStringDesc>
  }

  return status;
 8012366:	7dfb      	ldrb	r3, [r7, #23]
}
 8012368:	4618      	mov	r0, r3
 801236a:	3718      	adds	r7, #24
 801236c:	46bd      	mov	sp, r7
 801236e:	bd80      	pop	{r7, pc}

08012370 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8012370:	b580      	push	{r7, lr}
 8012372:	b084      	sub	sp, #16
 8012374:	af00      	add	r7, sp, #0
 8012376:	60f8      	str	r0, [r7, #12]
 8012378:	607b      	str	r3, [r7, #4]
 801237a:	460b      	mov	r3, r1
 801237c:	72fb      	strb	r3, [r7, #11]
 801237e:	4613      	mov	r3, r2
 8012380:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	789b      	ldrb	r3, [r3, #2]
 8012386:	2b01      	cmp	r3, #1
 8012388:	d11c      	bne.n	80123c4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 801238a:	7afb      	ldrb	r3, [r7, #11]
 801238c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012390:	b2da      	uxtb	r2, r3
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	2206      	movs	r2, #6
 801239a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	893a      	ldrh	r2, [r7, #8]
 80123a0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80123a2:	893b      	ldrh	r3, [r7, #8]
 80123a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80123a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80123ac:	d104      	bne.n	80123b8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	f240 4209 	movw	r2, #1033	@ 0x409
 80123b4:	829a      	strh	r2, [r3, #20]
 80123b6:	e002      	b.n	80123be <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	2200      	movs	r2, #0
 80123bc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	8b3a      	ldrh	r2, [r7, #24]
 80123c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80123c4:	8b3b      	ldrh	r3, [r7, #24]
 80123c6:	461a      	mov	r2, r3
 80123c8:	6879      	ldr	r1, [r7, #4]
 80123ca:	68f8      	ldr	r0, [r7, #12]
 80123cc:	f000 fba4 	bl	8012b18 <USBH_CtlReq>
 80123d0:	4603      	mov	r3, r0
}
 80123d2:	4618      	mov	r0, r3
 80123d4:	3710      	adds	r7, #16
 80123d6:	46bd      	mov	sp, r7
 80123d8:	bd80      	pop	{r7, pc}

080123da <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80123da:	b580      	push	{r7, lr}
 80123dc:	b082      	sub	sp, #8
 80123de:	af00      	add	r7, sp, #0
 80123e0:	6078      	str	r0, [r7, #4]
 80123e2:	460b      	mov	r3, r1
 80123e4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	789b      	ldrb	r3, [r3, #2]
 80123ea:	2b01      	cmp	r3, #1
 80123ec:	d10f      	bne.n	801240e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	2200      	movs	r2, #0
 80123f2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	2205      	movs	r2, #5
 80123f8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80123fa:	78fb      	ldrb	r3, [r7, #3]
 80123fc:	b29a      	uxth	r2, r3
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	2200      	movs	r2, #0
 8012406:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	2200      	movs	r2, #0
 801240c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801240e:	2200      	movs	r2, #0
 8012410:	2100      	movs	r1, #0
 8012412:	6878      	ldr	r0, [r7, #4]
 8012414:	f000 fb80 	bl	8012b18 <USBH_CtlReq>
 8012418:	4603      	mov	r3, r0
}
 801241a:	4618      	mov	r0, r3
 801241c:	3708      	adds	r7, #8
 801241e:	46bd      	mov	sp, r7
 8012420:	bd80      	pop	{r7, pc}

08012422 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8012422:	b580      	push	{r7, lr}
 8012424:	b082      	sub	sp, #8
 8012426:	af00      	add	r7, sp, #0
 8012428:	6078      	str	r0, [r7, #4]
 801242a:	460b      	mov	r3, r1
 801242c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	789b      	ldrb	r3, [r3, #2]
 8012432:	2b01      	cmp	r3, #1
 8012434:	d10e      	bne.n	8012454 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	2200      	movs	r2, #0
 801243a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	2209      	movs	r2, #9
 8012440:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	887a      	ldrh	r2, [r7, #2]
 8012446:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	2200      	movs	r2, #0
 801244c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2200      	movs	r2, #0
 8012452:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8012454:	2200      	movs	r2, #0
 8012456:	2100      	movs	r1, #0
 8012458:	6878      	ldr	r0, [r7, #4]
 801245a:	f000 fb5d 	bl	8012b18 <USBH_CtlReq>
 801245e:	4603      	mov	r3, r0
}
 8012460:	4618      	mov	r0, r3
 8012462:	3708      	adds	r7, #8
 8012464:	46bd      	mov	sp, r7
 8012466:	bd80      	pop	{r7, pc}

08012468 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8012468:	b580      	push	{r7, lr}
 801246a:	b082      	sub	sp, #8
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]
 8012470:	460b      	mov	r3, r1
 8012472:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	789b      	ldrb	r3, [r3, #2]
 8012478:	2b01      	cmp	r3, #1
 801247a:	d10f      	bne.n	801249c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	2200      	movs	r2, #0
 8012480:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	2203      	movs	r2, #3
 8012486:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8012488:	78fb      	ldrb	r3, [r7, #3]
 801248a:	b29a      	uxth	r2, r3
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2200      	movs	r2, #0
 8012494:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2200      	movs	r2, #0
 801249a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801249c:	2200      	movs	r2, #0
 801249e:	2100      	movs	r1, #0
 80124a0:	6878      	ldr	r0, [r7, #4]
 80124a2:	f000 fb39 	bl	8012b18 <USBH_CtlReq>
 80124a6:	4603      	mov	r3, r0
}
 80124a8:	4618      	mov	r0, r3
 80124aa:	3708      	adds	r7, #8
 80124ac:	46bd      	mov	sp, r7
 80124ae:	bd80      	pop	{r7, pc}

080124b0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b082      	sub	sp, #8
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
 80124b8:	460b      	mov	r3, r1
 80124ba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	789b      	ldrb	r3, [r3, #2]
 80124c0:	2b01      	cmp	r3, #1
 80124c2:	d10f      	bne.n	80124e4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	2202      	movs	r2, #2
 80124c8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	2201      	movs	r2, #1
 80124ce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	2200      	movs	r2, #0
 80124d4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80124d6:	78fb      	ldrb	r3, [r7, #3]
 80124d8:	b29a      	uxth	r2, r3
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	2200      	movs	r2, #0
 80124e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80124e4:	2200      	movs	r2, #0
 80124e6:	2100      	movs	r1, #0
 80124e8:	6878      	ldr	r0, [r7, #4]
 80124ea:	f000 fb15 	bl	8012b18 <USBH_CtlReq>
 80124ee:	4603      	mov	r3, r0
}
 80124f0:	4618      	mov	r0, r3
 80124f2:	3708      	adds	r7, #8
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}

080124f8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80124f8:	b480      	push	{r7}
 80124fa:	b087      	sub	sp, #28
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	60f8      	str	r0, [r7, #12]
 8012500:	60b9      	str	r1, [r7, #8]
 8012502:	4613      	mov	r3, r2
 8012504:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	f203 3326 	addw	r3, r3, #806	@ 0x326
 801250c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 801250e:	2300      	movs	r3, #0
 8012510:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8012512:	68bb      	ldr	r3, [r7, #8]
 8012514:	2b00      	cmp	r3, #0
 8012516:	d101      	bne.n	801251c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8012518:	2302      	movs	r3, #2
 801251a:	e094      	b.n	8012646 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 801251c:	68bb      	ldr	r3, [r7, #8]
 801251e:	781a      	ldrb	r2, [r3, #0]
 8012520:	693b      	ldr	r3, [r7, #16]
 8012522:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8012524:	68bb      	ldr	r3, [r7, #8]
 8012526:	785a      	ldrb	r2, [r3, #1]
 8012528:	693b      	ldr	r3, [r7, #16]
 801252a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 801252c:	68bb      	ldr	r3, [r7, #8]
 801252e:	3302      	adds	r3, #2
 8012530:	781b      	ldrb	r3, [r3, #0]
 8012532:	461a      	mov	r2, r3
 8012534:	68bb      	ldr	r3, [r7, #8]
 8012536:	3303      	adds	r3, #3
 8012538:	781b      	ldrb	r3, [r3, #0]
 801253a:	021b      	lsls	r3, r3, #8
 801253c:	b29b      	uxth	r3, r3
 801253e:	4313      	orrs	r3, r2
 8012540:	b29a      	uxth	r2, r3
 8012542:	693b      	ldr	r3, [r7, #16]
 8012544:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	791a      	ldrb	r2, [r3, #4]
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 801254e:	68bb      	ldr	r3, [r7, #8]
 8012550:	795a      	ldrb	r2, [r3, #5]
 8012552:	693b      	ldr	r3, [r7, #16]
 8012554:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8012556:	68bb      	ldr	r3, [r7, #8]
 8012558:	799a      	ldrb	r2, [r3, #6]
 801255a:	693b      	ldr	r3, [r7, #16]
 801255c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	79da      	ldrb	r2, [r3, #7]
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801256c:	2b00      	cmp	r3, #0
 801256e:	d004      	beq.n	801257a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8012576:	2b01      	cmp	r3, #1
 8012578:	d11b      	bne.n	80125b2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 801257a:	693b      	ldr	r3, [r7, #16]
 801257c:	79db      	ldrb	r3, [r3, #7]
 801257e:	2b20      	cmp	r3, #32
 8012580:	dc0f      	bgt.n	80125a2 <USBH_ParseDevDesc+0xaa>
 8012582:	2b08      	cmp	r3, #8
 8012584:	db0f      	blt.n	80125a6 <USBH_ParseDevDesc+0xae>
 8012586:	3b08      	subs	r3, #8
 8012588:	4a32      	ldr	r2, [pc, #200]	@ (8012654 <USBH_ParseDevDesc+0x15c>)
 801258a:	fa22 f303 	lsr.w	r3, r2, r3
 801258e:	f003 0301 	and.w	r3, r3, #1
 8012592:	2b00      	cmp	r3, #0
 8012594:	bf14      	ite	ne
 8012596:	2301      	movne	r3, #1
 8012598:	2300      	moveq	r3, #0
 801259a:	b2db      	uxtb	r3, r3
 801259c:	2b00      	cmp	r3, #0
 801259e:	d106      	bne.n	80125ae <USBH_ParseDevDesc+0xb6>
 80125a0:	e001      	b.n	80125a6 <USBH_ParseDevDesc+0xae>
 80125a2:	2b40      	cmp	r3, #64	@ 0x40
 80125a4:	d003      	beq.n	80125ae <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80125a6:	693b      	ldr	r3, [r7, #16]
 80125a8:	2208      	movs	r2, #8
 80125aa:	71da      	strb	r2, [r3, #7]
        break;
 80125ac:	e000      	b.n	80125b0 <USBH_ParseDevDesc+0xb8>
        break;
 80125ae:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80125b0:	e00e      	b.n	80125d0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80125b8:	2b02      	cmp	r3, #2
 80125ba:	d107      	bne.n	80125cc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80125bc:	693b      	ldr	r3, [r7, #16]
 80125be:	79db      	ldrb	r3, [r3, #7]
 80125c0:	2b08      	cmp	r3, #8
 80125c2:	d005      	beq.n	80125d0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80125c4:	693b      	ldr	r3, [r7, #16]
 80125c6:	2208      	movs	r2, #8
 80125c8:	71da      	strb	r2, [r3, #7]
 80125ca:	e001      	b.n	80125d0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80125cc:	2303      	movs	r3, #3
 80125ce:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80125d0:	88fb      	ldrh	r3, [r7, #6]
 80125d2:	2b08      	cmp	r3, #8
 80125d4:	d936      	bls.n	8012644 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80125d6:	68bb      	ldr	r3, [r7, #8]
 80125d8:	3308      	adds	r3, #8
 80125da:	781b      	ldrb	r3, [r3, #0]
 80125dc:	461a      	mov	r2, r3
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	3309      	adds	r3, #9
 80125e2:	781b      	ldrb	r3, [r3, #0]
 80125e4:	021b      	lsls	r3, r3, #8
 80125e6:	b29b      	uxth	r3, r3
 80125e8:	4313      	orrs	r3, r2
 80125ea:	b29a      	uxth	r2, r3
 80125ec:	693b      	ldr	r3, [r7, #16]
 80125ee:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80125f0:	68bb      	ldr	r3, [r7, #8]
 80125f2:	330a      	adds	r3, #10
 80125f4:	781b      	ldrb	r3, [r3, #0]
 80125f6:	461a      	mov	r2, r3
 80125f8:	68bb      	ldr	r3, [r7, #8]
 80125fa:	330b      	adds	r3, #11
 80125fc:	781b      	ldrb	r3, [r3, #0]
 80125fe:	021b      	lsls	r3, r3, #8
 8012600:	b29b      	uxth	r3, r3
 8012602:	4313      	orrs	r3, r2
 8012604:	b29a      	uxth	r2, r3
 8012606:	693b      	ldr	r3, [r7, #16]
 8012608:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 801260a:	68bb      	ldr	r3, [r7, #8]
 801260c:	330c      	adds	r3, #12
 801260e:	781b      	ldrb	r3, [r3, #0]
 8012610:	461a      	mov	r2, r3
 8012612:	68bb      	ldr	r3, [r7, #8]
 8012614:	330d      	adds	r3, #13
 8012616:	781b      	ldrb	r3, [r3, #0]
 8012618:	021b      	lsls	r3, r3, #8
 801261a:	b29b      	uxth	r3, r3
 801261c:	4313      	orrs	r3, r2
 801261e:	b29a      	uxth	r2, r3
 8012620:	693b      	ldr	r3, [r7, #16]
 8012622:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8012624:	68bb      	ldr	r3, [r7, #8]
 8012626:	7b9a      	ldrb	r2, [r3, #14]
 8012628:	693b      	ldr	r3, [r7, #16]
 801262a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 801262c:	68bb      	ldr	r3, [r7, #8]
 801262e:	7bda      	ldrb	r2, [r3, #15]
 8012630:	693b      	ldr	r3, [r7, #16]
 8012632:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8012634:	68bb      	ldr	r3, [r7, #8]
 8012636:	7c1a      	ldrb	r2, [r3, #16]
 8012638:	693b      	ldr	r3, [r7, #16]
 801263a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 801263c:	68bb      	ldr	r3, [r7, #8]
 801263e:	7c5a      	ldrb	r2, [r3, #17]
 8012640:	693b      	ldr	r3, [r7, #16]
 8012642:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8012644:	7dfb      	ldrb	r3, [r7, #23]
}
 8012646:	4618      	mov	r0, r3
 8012648:	371c      	adds	r7, #28
 801264a:	46bd      	mov	sp, r7
 801264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012650:	4770      	bx	lr
 8012652:	bf00      	nop
 8012654:	01000101 	.word	0x01000101

08012658 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8012658:	b580      	push	{r7, lr}
 801265a:	b08c      	sub	sp, #48	@ 0x30
 801265c:	af00      	add	r7, sp, #0
 801265e:	60f8      	str	r0, [r7, #12]
 8012660:	60b9      	str	r1, [r7, #8]
 8012662:	4613      	mov	r3, r2
 8012664:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 801266c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 801266e:	2300      	movs	r3, #0
 8012670:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8012674:	2300      	movs	r3, #0
 8012676:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 801267a:	2300      	movs	r3, #0
 801267c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	2b00      	cmp	r3, #0
 8012684:	d101      	bne.n	801268a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8012686:	2302      	movs	r3, #2
 8012688:	e0de      	b.n	8012848 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 801268a:	68bb      	ldr	r3, [r7, #8]
 801268c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 801268e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012690:	781b      	ldrb	r3, [r3, #0]
 8012692:	2b09      	cmp	r3, #9
 8012694:	d002      	beq.n	801269c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8012696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012698:	2209      	movs	r2, #9
 801269a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 801269c:	68bb      	ldr	r3, [r7, #8]
 801269e:	781a      	ldrb	r2, [r3, #0]
 80126a0:	6a3b      	ldr	r3, [r7, #32]
 80126a2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80126a4:	68bb      	ldr	r3, [r7, #8]
 80126a6:	785a      	ldrb	r2, [r3, #1]
 80126a8:	6a3b      	ldr	r3, [r7, #32]
 80126aa:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	3302      	adds	r3, #2
 80126b0:	781b      	ldrb	r3, [r3, #0]
 80126b2:	461a      	mov	r2, r3
 80126b4:	68bb      	ldr	r3, [r7, #8]
 80126b6:	3303      	adds	r3, #3
 80126b8:	781b      	ldrb	r3, [r3, #0]
 80126ba:	021b      	lsls	r3, r3, #8
 80126bc:	b29b      	uxth	r3, r3
 80126be:	4313      	orrs	r3, r2
 80126c0:	b29b      	uxth	r3, r3
 80126c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80126c6:	bf28      	it	cs
 80126c8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80126cc:	b29a      	uxth	r2, r3
 80126ce:	6a3b      	ldr	r3, [r7, #32]
 80126d0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	791a      	ldrb	r2, [r3, #4]
 80126d6:	6a3b      	ldr	r3, [r7, #32]
 80126d8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80126da:	68bb      	ldr	r3, [r7, #8]
 80126dc:	795a      	ldrb	r2, [r3, #5]
 80126de:	6a3b      	ldr	r3, [r7, #32]
 80126e0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80126e2:	68bb      	ldr	r3, [r7, #8]
 80126e4:	799a      	ldrb	r2, [r3, #6]
 80126e6:	6a3b      	ldr	r3, [r7, #32]
 80126e8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80126ea:	68bb      	ldr	r3, [r7, #8]
 80126ec:	79da      	ldrb	r2, [r3, #7]
 80126ee:	6a3b      	ldr	r3, [r7, #32]
 80126f0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80126f2:	68bb      	ldr	r3, [r7, #8]
 80126f4:	7a1a      	ldrb	r2, [r3, #8]
 80126f6:	6a3b      	ldr	r3, [r7, #32]
 80126f8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80126fa:	88fb      	ldrh	r3, [r7, #6]
 80126fc:	2b09      	cmp	r3, #9
 80126fe:	f240 80a1 	bls.w	8012844 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8012702:	2309      	movs	r3, #9
 8012704:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8012706:	2300      	movs	r3, #0
 8012708:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 801270a:	e085      	b.n	8012818 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 801270c:	f107 0316 	add.w	r3, r7, #22
 8012710:	4619      	mov	r1, r3
 8012712:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012714:	f000 f9e6 	bl	8012ae4 <USBH_GetNextDesc>
 8012718:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 801271a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801271c:	785b      	ldrb	r3, [r3, #1]
 801271e:	2b04      	cmp	r3, #4
 8012720:	d17a      	bne.n	8012818 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8012722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012724:	781b      	ldrb	r3, [r3, #0]
 8012726:	2b09      	cmp	r3, #9
 8012728:	d002      	beq.n	8012730 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 801272a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801272c:	2209      	movs	r2, #9
 801272e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8012730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012734:	2232      	movs	r2, #50	@ 0x32
 8012736:	fb02 f303 	mul.w	r3, r2, r3
 801273a:	3308      	adds	r3, #8
 801273c:	6a3a      	ldr	r2, [r7, #32]
 801273e:	4413      	add	r3, r2
 8012740:	3302      	adds	r3, #2
 8012742:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8012744:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012746:	69f8      	ldr	r0, [r7, #28]
 8012748:	f000 f882 	bl	8012850 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 801274c:	2300      	movs	r3, #0
 801274e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8012752:	2300      	movs	r3, #0
 8012754:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8012756:	e043      	b.n	80127e0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8012758:	f107 0316 	add.w	r3, r7, #22
 801275c:	4619      	mov	r1, r3
 801275e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012760:	f000 f9c0 	bl	8012ae4 <USBH_GetNextDesc>
 8012764:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012768:	785b      	ldrb	r3, [r3, #1]
 801276a:	2b05      	cmp	r3, #5
 801276c:	d138      	bne.n	80127e0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 801276e:	69fb      	ldr	r3, [r7, #28]
 8012770:	795b      	ldrb	r3, [r3, #5]
 8012772:	2b01      	cmp	r3, #1
 8012774:	d113      	bne.n	801279e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8012776:	69fb      	ldr	r3, [r7, #28]
 8012778:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 801277a:	2b02      	cmp	r3, #2
 801277c:	d003      	beq.n	8012786 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 801277e:	69fb      	ldr	r3, [r7, #28]
 8012780:	799b      	ldrb	r3, [r3, #6]
 8012782:	2b03      	cmp	r3, #3
 8012784:	d10b      	bne.n	801279e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8012786:	69fb      	ldr	r3, [r7, #28]
 8012788:	79db      	ldrb	r3, [r3, #7]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d10b      	bne.n	80127a6 <USBH_ParseCfgDesc+0x14e>
 801278e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012790:	781b      	ldrb	r3, [r3, #0]
 8012792:	2b09      	cmp	r3, #9
 8012794:	d007      	beq.n	80127a6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8012796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012798:	2209      	movs	r2, #9
 801279a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801279c:	e003      	b.n	80127a6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 801279e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127a0:	2207      	movs	r2, #7
 80127a2:	701a      	strb	r2, [r3, #0]
 80127a4:	e000      	b.n	80127a8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80127a6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80127a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80127ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80127b0:	3201      	adds	r2, #1
 80127b2:	00d2      	lsls	r2, r2, #3
 80127b4:	2132      	movs	r1, #50	@ 0x32
 80127b6:	fb01 f303 	mul.w	r3, r1, r3
 80127ba:	4413      	add	r3, r2
 80127bc:	3308      	adds	r3, #8
 80127be:	6a3a      	ldr	r2, [r7, #32]
 80127c0:	4413      	add	r3, r2
 80127c2:	3304      	adds	r3, #4
 80127c4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80127c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80127c8:	69b9      	ldr	r1, [r7, #24]
 80127ca:	68f8      	ldr	r0, [r7, #12]
 80127cc:	f000 f86f 	bl	80128ae <USBH_ParseEPDesc>
 80127d0:	4603      	mov	r3, r0
 80127d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80127d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80127da:	3301      	adds	r3, #1
 80127dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80127e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80127e4:	2b04      	cmp	r3, #4
 80127e6:	d80a      	bhi.n	80127fe <USBH_ParseCfgDesc+0x1a6>
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	791b      	ldrb	r3, [r3, #4]
 80127ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80127f0:	429a      	cmp	r2, r3
 80127f2:	d204      	bcs.n	80127fe <USBH_ParseCfgDesc+0x1a6>
 80127f4:	6a3b      	ldr	r3, [r7, #32]
 80127f6:	885a      	ldrh	r2, [r3, #2]
 80127f8:	8afb      	ldrh	r3, [r7, #22]
 80127fa:	429a      	cmp	r2, r3
 80127fc:	d8ac      	bhi.n	8012758 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80127fe:	69fb      	ldr	r3, [r7, #28]
 8012800:	791b      	ldrb	r3, [r3, #4]
 8012802:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8012806:	429a      	cmp	r2, r3
 8012808:	d201      	bcs.n	801280e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 801280a:	2303      	movs	r3, #3
 801280c:	e01c      	b.n	8012848 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 801280e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012812:	3301      	adds	r3, #1
 8012814:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8012818:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801281c:	2b04      	cmp	r3, #4
 801281e:	d805      	bhi.n	801282c <USBH_ParseCfgDesc+0x1d4>
 8012820:	6a3b      	ldr	r3, [r7, #32]
 8012822:	885a      	ldrh	r2, [r3, #2]
 8012824:	8afb      	ldrh	r3, [r7, #22]
 8012826:	429a      	cmp	r2, r3
 8012828:	f63f af70 	bhi.w	801270c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 801282c:	6a3b      	ldr	r3, [r7, #32]
 801282e:	791b      	ldrb	r3, [r3, #4]
 8012830:	2b05      	cmp	r3, #5
 8012832:	bf28      	it	cs
 8012834:	2305      	movcs	r3, #5
 8012836:	b2db      	uxtb	r3, r3
 8012838:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801283c:	429a      	cmp	r2, r3
 801283e:	d201      	bcs.n	8012844 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8012840:	2303      	movs	r3, #3
 8012842:	e001      	b.n	8012848 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8012844:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012848:	4618      	mov	r0, r3
 801284a:	3730      	adds	r7, #48	@ 0x30
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}

08012850 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8012850:	b480      	push	{r7}
 8012852:	b083      	sub	sp, #12
 8012854:	af00      	add	r7, sp, #0
 8012856:	6078      	str	r0, [r7, #4]
 8012858:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 801285a:	683b      	ldr	r3, [r7, #0]
 801285c:	781a      	ldrb	r2, [r3, #0]
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8012862:	683b      	ldr	r3, [r7, #0]
 8012864:	785a      	ldrb	r2, [r3, #1]
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 801286a:	683b      	ldr	r3, [r7, #0]
 801286c:	789a      	ldrb	r2, [r3, #2]
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8012872:	683b      	ldr	r3, [r7, #0]
 8012874:	78da      	ldrb	r2, [r3, #3]
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 801287a:	683b      	ldr	r3, [r7, #0]
 801287c:	791a      	ldrb	r2, [r3, #4]
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	795a      	ldrb	r2, [r3, #5]
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	799a      	ldrb	r2, [r3, #6]
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8012892:	683b      	ldr	r3, [r7, #0]
 8012894:	79da      	ldrb	r2, [r3, #7]
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 801289a:	683b      	ldr	r3, [r7, #0]
 801289c:	7a1a      	ldrb	r2, [r3, #8]
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	721a      	strb	r2, [r3, #8]
}
 80128a2:	bf00      	nop
 80128a4:	370c      	adds	r7, #12
 80128a6:	46bd      	mov	sp, r7
 80128a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ac:	4770      	bx	lr

080128ae <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80128ae:	b480      	push	{r7}
 80128b0:	b087      	sub	sp, #28
 80128b2:	af00      	add	r7, sp, #0
 80128b4:	60f8      	str	r0, [r7, #12]
 80128b6:	60b9      	str	r1, [r7, #8]
 80128b8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80128ba:	2300      	movs	r3, #0
 80128bc:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	781a      	ldrb	r2, [r3, #0]
 80128c2:	68bb      	ldr	r3, [r7, #8]
 80128c4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	785a      	ldrb	r2, [r3, #1]
 80128ca:	68bb      	ldr	r3, [r7, #8]
 80128cc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	789a      	ldrb	r2, [r3, #2]
 80128d2:	68bb      	ldr	r3, [r7, #8]
 80128d4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	78da      	ldrb	r2, [r3, #3]
 80128da:	68bb      	ldr	r3, [r7, #8]
 80128dc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	3304      	adds	r3, #4
 80128e2:	781b      	ldrb	r3, [r3, #0]
 80128e4:	461a      	mov	r2, r3
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	3305      	adds	r3, #5
 80128ea:	781b      	ldrb	r3, [r3, #0]
 80128ec:	021b      	lsls	r3, r3, #8
 80128ee:	b29b      	uxth	r3, r3
 80128f0:	4313      	orrs	r3, r2
 80128f2:	b29a      	uxth	r2, r3
 80128f4:	68bb      	ldr	r3, [r7, #8]
 80128f6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	799a      	ldrb	r2, [r3, #6]
 80128fc:	68bb      	ldr	r3, [r7, #8]
 80128fe:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8012900:	68bb      	ldr	r3, [r7, #8]
 8012902:	889b      	ldrh	r3, [r3, #4]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d009      	beq.n	801291c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8012908:	68bb      	ldr	r3, [r7, #8]
 801290a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801290c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012910:	d804      	bhi.n	801291c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8012912:	68bb      	ldr	r3, [r7, #8]
 8012914:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8012916:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801291a:	d901      	bls.n	8012920 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 801291c:	2303      	movs	r3, #3
 801291e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8012920:	68fb      	ldr	r3, [r7, #12]
 8012922:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012926:	2b00      	cmp	r3, #0
 8012928:	d136      	bne.n	8012998 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 801292a:	68bb      	ldr	r3, [r7, #8]
 801292c:	78db      	ldrb	r3, [r3, #3]
 801292e:	f003 0303 	and.w	r3, r3, #3
 8012932:	2b02      	cmp	r3, #2
 8012934:	d108      	bne.n	8012948 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8012936:	68bb      	ldr	r3, [r7, #8]
 8012938:	889b      	ldrh	r3, [r3, #4]
 801293a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801293e:	f240 8097 	bls.w	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012942:	2303      	movs	r3, #3
 8012944:	75fb      	strb	r3, [r7, #23]
 8012946:	e093      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8012948:	68bb      	ldr	r3, [r7, #8]
 801294a:	78db      	ldrb	r3, [r3, #3]
 801294c:	f003 0303 	and.w	r3, r3, #3
 8012950:	2b00      	cmp	r3, #0
 8012952:	d107      	bne.n	8012964 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8012954:	68bb      	ldr	r3, [r7, #8]
 8012956:	889b      	ldrh	r3, [r3, #4]
 8012958:	2b40      	cmp	r3, #64	@ 0x40
 801295a:	f240 8089 	bls.w	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801295e:	2303      	movs	r3, #3
 8012960:	75fb      	strb	r3, [r7, #23]
 8012962:	e085      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8012964:	68bb      	ldr	r3, [r7, #8]
 8012966:	78db      	ldrb	r3, [r3, #3]
 8012968:	f003 0303 	and.w	r3, r3, #3
 801296c:	2b01      	cmp	r3, #1
 801296e:	d005      	beq.n	801297c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8012970:	68bb      	ldr	r3, [r7, #8]
 8012972:	78db      	ldrb	r3, [r3, #3]
 8012974:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8012978:	2b03      	cmp	r3, #3
 801297a:	d10a      	bne.n	8012992 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 801297c:	68bb      	ldr	r3, [r7, #8]
 801297e:	799b      	ldrb	r3, [r3, #6]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d003      	beq.n	801298c <USBH_ParseEPDesc+0xde>
 8012984:	68bb      	ldr	r3, [r7, #8]
 8012986:	799b      	ldrb	r3, [r3, #6]
 8012988:	2b10      	cmp	r3, #16
 801298a:	d970      	bls.n	8012a6e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 801298c:	2303      	movs	r3, #3
 801298e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8012990:	e06d      	b.n	8012a6e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012992:	2303      	movs	r3, #3
 8012994:	75fb      	strb	r3, [r7, #23]
 8012996:	e06b      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801299e:	2b01      	cmp	r3, #1
 80129a0:	d13c      	bne.n	8012a1c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80129a2:	68bb      	ldr	r3, [r7, #8]
 80129a4:	78db      	ldrb	r3, [r3, #3]
 80129a6:	f003 0303 	and.w	r3, r3, #3
 80129aa:	2b02      	cmp	r3, #2
 80129ac:	d005      	beq.n	80129ba <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80129ae:	68bb      	ldr	r3, [r7, #8]
 80129b0:	78db      	ldrb	r3, [r3, #3]
 80129b2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d106      	bne.n	80129c8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80129ba:	68bb      	ldr	r3, [r7, #8]
 80129bc:	889b      	ldrh	r3, [r3, #4]
 80129be:	2b40      	cmp	r3, #64	@ 0x40
 80129c0:	d956      	bls.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80129c2:	2303      	movs	r3, #3
 80129c4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80129c6:	e053      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80129c8:	68bb      	ldr	r3, [r7, #8]
 80129ca:	78db      	ldrb	r3, [r3, #3]
 80129cc:	f003 0303 	and.w	r3, r3, #3
 80129d0:	2b01      	cmp	r3, #1
 80129d2:	d10e      	bne.n	80129f2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80129d4:	68bb      	ldr	r3, [r7, #8]
 80129d6:	799b      	ldrb	r3, [r3, #6]
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d007      	beq.n	80129ec <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80129dc:	68bb      	ldr	r3, [r7, #8]
 80129de:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80129e0:	2b10      	cmp	r3, #16
 80129e2:	d803      	bhi.n	80129ec <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80129e4:	68bb      	ldr	r3, [r7, #8]
 80129e6:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80129e8:	2b40      	cmp	r3, #64	@ 0x40
 80129ea:	d941      	bls.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80129ec:	2303      	movs	r3, #3
 80129ee:	75fb      	strb	r3, [r7, #23]
 80129f0:	e03e      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80129f2:	68bb      	ldr	r3, [r7, #8]
 80129f4:	78db      	ldrb	r3, [r3, #3]
 80129f6:	f003 0303 	and.w	r3, r3, #3
 80129fa:	2b03      	cmp	r3, #3
 80129fc:	d10b      	bne.n	8012a16 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80129fe:	68bb      	ldr	r3, [r7, #8]
 8012a00:	799b      	ldrb	r3, [r3, #6]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d004      	beq.n	8012a10 <USBH_ParseEPDesc+0x162>
 8012a06:	68bb      	ldr	r3, [r7, #8]
 8012a08:	889b      	ldrh	r3, [r3, #4]
 8012a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012a0e:	d32f      	bcc.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012a10:	2303      	movs	r3, #3
 8012a12:	75fb      	strb	r3, [r7, #23]
 8012a14:	e02c      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012a16:	2303      	movs	r3, #3
 8012a18:	75fb      	strb	r3, [r7, #23]
 8012a1a:	e029      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012a22:	2b02      	cmp	r3, #2
 8012a24:	d120      	bne.n	8012a68 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8012a26:	68bb      	ldr	r3, [r7, #8]
 8012a28:	78db      	ldrb	r3, [r3, #3]
 8012a2a:	f003 0303 	and.w	r3, r3, #3
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d106      	bne.n	8012a40 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8012a32:	68bb      	ldr	r3, [r7, #8]
 8012a34:	889b      	ldrh	r3, [r3, #4]
 8012a36:	2b08      	cmp	r3, #8
 8012a38:	d01a      	beq.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012a3a:	2303      	movs	r3, #3
 8012a3c:	75fb      	strb	r3, [r7, #23]
 8012a3e:	e017      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8012a40:	68bb      	ldr	r3, [r7, #8]
 8012a42:	78db      	ldrb	r3, [r3, #3]
 8012a44:	f003 0303 	and.w	r3, r3, #3
 8012a48:	2b03      	cmp	r3, #3
 8012a4a:	d10a      	bne.n	8012a62 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8012a4c:	68bb      	ldr	r3, [r7, #8]
 8012a4e:	799b      	ldrb	r3, [r3, #6]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d003      	beq.n	8012a5c <USBH_ParseEPDesc+0x1ae>
 8012a54:	68bb      	ldr	r3, [r7, #8]
 8012a56:	889b      	ldrh	r3, [r3, #4]
 8012a58:	2b08      	cmp	r3, #8
 8012a5a:	d909      	bls.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012a5c:	2303      	movs	r3, #3
 8012a5e:	75fb      	strb	r3, [r7, #23]
 8012a60:	e006      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012a62:	2303      	movs	r3, #3
 8012a64:	75fb      	strb	r3, [r7, #23]
 8012a66:	e003      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8012a68:	2303      	movs	r3, #3
 8012a6a:	75fb      	strb	r3, [r7, #23]
 8012a6c:	e000      	b.n	8012a70 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8012a6e:	bf00      	nop
  }

  return status;
 8012a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	371c      	adds	r7, #28
 8012a76:	46bd      	mov	sp, r7
 8012a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a7c:	4770      	bx	lr

08012a7e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8012a7e:	b480      	push	{r7}
 8012a80:	b087      	sub	sp, #28
 8012a82:	af00      	add	r7, sp, #0
 8012a84:	60f8      	str	r0, [r7, #12]
 8012a86:	60b9      	str	r1, [r7, #8]
 8012a88:	4613      	mov	r3, r2
 8012a8a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	3301      	adds	r3, #1
 8012a90:	781b      	ldrb	r3, [r3, #0]
 8012a92:	2b03      	cmp	r3, #3
 8012a94:	d120      	bne.n	8012ad8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	781b      	ldrb	r3, [r3, #0]
 8012a9a:	1e9a      	subs	r2, r3, #2
 8012a9c:	88fb      	ldrh	r3, [r7, #6]
 8012a9e:	4293      	cmp	r3, r2
 8012aa0:	bf28      	it	cs
 8012aa2:	4613      	movcs	r3, r2
 8012aa4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	3302      	adds	r3, #2
 8012aaa:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8012aac:	2300      	movs	r3, #0
 8012aae:	82fb      	strh	r3, [r7, #22]
 8012ab0:	e00b      	b.n	8012aca <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8012ab2:	8afb      	ldrh	r3, [r7, #22]
 8012ab4:	68fa      	ldr	r2, [r7, #12]
 8012ab6:	4413      	add	r3, r2
 8012ab8:	781a      	ldrb	r2, [r3, #0]
 8012aba:	68bb      	ldr	r3, [r7, #8]
 8012abc:	701a      	strb	r2, [r3, #0]
      pdest++;
 8012abe:	68bb      	ldr	r3, [r7, #8]
 8012ac0:	3301      	adds	r3, #1
 8012ac2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8012ac4:	8afb      	ldrh	r3, [r7, #22]
 8012ac6:	3302      	adds	r3, #2
 8012ac8:	82fb      	strh	r3, [r7, #22]
 8012aca:	8afa      	ldrh	r2, [r7, #22]
 8012acc:	8abb      	ldrh	r3, [r7, #20]
 8012ace:	429a      	cmp	r2, r3
 8012ad0:	d3ef      	bcc.n	8012ab2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8012ad2:	68bb      	ldr	r3, [r7, #8]
 8012ad4:	2200      	movs	r2, #0
 8012ad6:	701a      	strb	r2, [r3, #0]
  }
}
 8012ad8:	bf00      	nop
 8012ada:	371c      	adds	r7, #28
 8012adc:	46bd      	mov	sp, r7
 8012ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae2:	4770      	bx	lr

08012ae4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012ae4:	b480      	push	{r7}
 8012ae6:	b085      	sub	sp, #20
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	6078      	str	r0, [r7, #4]
 8012aec:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8012aee:	683b      	ldr	r3, [r7, #0]
 8012af0:	881b      	ldrh	r3, [r3, #0]
 8012af2:	687a      	ldr	r2, [r7, #4]
 8012af4:	7812      	ldrb	r2, [r2, #0]
 8012af6:	4413      	add	r3, r2
 8012af8:	b29a      	uxth	r2, r3
 8012afa:	683b      	ldr	r3, [r7, #0]
 8012afc:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	781b      	ldrb	r3, [r3, #0]
 8012b02:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	4413      	add	r3, r2
 8012b08:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012b0a:	68fb      	ldr	r3, [r7, #12]
}
 8012b0c:	4618      	mov	r0, r3
 8012b0e:	3714      	adds	r7, #20
 8012b10:	46bd      	mov	sp, r7
 8012b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b16:	4770      	bx	lr

08012b18 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b086      	sub	sp, #24
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	60f8      	str	r0, [r7, #12]
 8012b20:	60b9      	str	r1, [r7, #8]
 8012b22:	4613      	mov	r3, r2
 8012b24:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8012b26:	2301      	movs	r3, #1
 8012b28:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	789b      	ldrb	r3, [r3, #2]
 8012b2e:	2b01      	cmp	r3, #1
 8012b30:	d002      	beq.n	8012b38 <USBH_CtlReq+0x20>
 8012b32:	2b02      	cmp	r3, #2
 8012b34:	d00f      	beq.n	8012b56 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8012b36:	e027      	b.n	8012b88 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	68ba      	ldr	r2, [r7, #8]
 8012b3c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	88fa      	ldrh	r2, [r7, #6]
 8012b42:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	2201      	movs	r2, #1
 8012b48:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	2202      	movs	r2, #2
 8012b4e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8012b50:	2301      	movs	r3, #1
 8012b52:	75fb      	strb	r3, [r7, #23]
      break;
 8012b54:	e018      	b.n	8012b88 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8012b56:	68f8      	ldr	r0, [r7, #12]
 8012b58:	f000 f81c 	bl	8012b94 <USBH_HandleControl>
 8012b5c:	4603      	mov	r3, r0
 8012b5e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8012b60:	7dfb      	ldrb	r3, [r7, #23]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d002      	beq.n	8012b6c <USBH_CtlReq+0x54>
 8012b66:	7dfb      	ldrb	r3, [r7, #23]
 8012b68:	2b03      	cmp	r3, #3
 8012b6a:	d106      	bne.n	8012b7a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	2201      	movs	r2, #1
 8012b70:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	2200      	movs	r2, #0
 8012b76:	761a      	strb	r2, [r3, #24]
      break;
 8012b78:	e005      	b.n	8012b86 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8012b7a:	7dfb      	ldrb	r3, [r7, #23]
 8012b7c:	2b02      	cmp	r3, #2
 8012b7e:	d102      	bne.n	8012b86 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	2201      	movs	r2, #1
 8012b84:	709a      	strb	r2, [r3, #2]
      break;
 8012b86:	bf00      	nop
  }
  return status;
 8012b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	3718      	adds	r7, #24
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bd80      	pop	{r7, pc}
	...

08012b94 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8012b94:	b580      	push	{r7, lr}
 8012b96:	b086      	sub	sp, #24
 8012b98:	af02      	add	r7, sp, #8
 8012b9a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8012b9c:	2301      	movs	r3, #1
 8012b9e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	7e1b      	ldrb	r3, [r3, #24]
 8012ba8:	3b01      	subs	r3, #1
 8012baa:	2b0a      	cmp	r3, #10
 8012bac:	f200 8157 	bhi.w	8012e5e <USBH_HandleControl+0x2ca>
 8012bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8012bb8 <USBH_HandleControl+0x24>)
 8012bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bb6:	bf00      	nop
 8012bb8:	08012be5 	.word	0x08012be5
 8012bbc:	08012bff 	.word	0x08012bff
 8012bc0:	08012c69 	.word	0x08012c69
 8012bc4:	08012c8f 	.word	0x08012c8f
 8012bc8:	08012cc9 	.word	0x08012cc9
 8012bcc:	08012cf3 	.word	0x08012cf3
 8012bd0:	08012d45 	.word	0x08012d45
 8012bd4:	08012d67 	.word	0x08012d67
 8012bd8:	08012da3 	.word	0x08012da3
 8012bdc:	08012dc9 	.word	0x08012dc9
 8012be0:	08012e07 	.word	0x08012e07
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	f103 0110 	add.w	r1, r3, #16
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	795b      	ldrb	r3, [r3, #5]
 8012bee:	461a      	mov	r2, r3
 8012bf0:	6878      	ldr	r0, [r7, #4]
 8012bf2:	f000 f945 	bl	8012e80 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	2202      	movs	r2, #2
 8012bfa:	761a      	strb	r2, [r3, #24]
      break;
 8012bfc:	e13a      	b.n	8012e74 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	795b      	ldrb	r3, [r3, #5]
 8012c02:	4619      	mov	r1, r3
 8012c04:	6878      	ldr	r0, [r7, #4]
 8012c06:	f003 f9ab 	bl	8015f60 <USBH_LL_GetURBState>
 8012c0a:	4603      	mov	r3, r0
 8012c0c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8012c0e:	7bbb      	ldrb	r3, [r7, #14]
 8012c10:	2b01      	cmp	r3, #1
 8012c12:	d11e      	bne.n	8012c52 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	7c1b      	ldrb	r3, [r3, #16]
 8012c18:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012c1c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	8adb      	ldrh	r3, [r3, #22]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d00a      	beq.n	8012c3c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8012c26:	7b7b      	ldrb	r3, [r7, #13]
 8012c28:	2b80      	cmp	r3, #128	@ 0x80
 8012c2a:	d103      	bne.n	8012c34 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	2203      	movs	r2, #3
 8012c30:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012c32:	e116      	b.n	8012e62 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	2205      	movs	r2, #5
 8012c38:	761a      	strb	r2, [r3, #24]
      break;
 8012c3a:	e112      	b.n	8012e62 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8012c3c:	7b7b      	ldrb	r3, [r7, #13]
 8012c3e:	2b80      	cmp	r3, #128	@ 0x80
 8012c40:	d103      	bne.n	8012c4a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	2209      	movs	r2, #9
 8012c46:	761a      	strb	r2, [r3, #24]
      break;
 8012c48:	e10b      	b.n	8012e62 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	2207      	movs	r2, #7
 8012c4e:	761a      	strb	r2, [r3, #24]
      break;
 8012c50:	e107      	b.n	8012e62 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8012c52:	7bbb      	ldrb	r3, [r7, #14]
 8012c54:	2b04      	cmp	r3, #4
 8012c56:	d003      	beq.n	8012c60 <USBH_HandleControl+0xcc>
 8012c58:	7bbb      	ldrb	r3, [r7, #14]
 8012c5a:	2b02      	cmp	r3, #2
 8012c5c:	f040 8101 	bne.w	8012e62 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	220b      	movs	r2, #11
 8012c64:	761a      	strb	r2, [r3, #24]
      break;
 8012c66:	e0fc      	b.n	8012e62 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012c6e:	b29a      	uxth	r2, r3
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	6899      	ldr	r1, [r3, #8]
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	899a      	ldrh	r2, [r3, #12]
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	791b      	ldrb	r3, [r3, #4]
 8012c80:	6878      	ldr	r0, [r7, #4]
 8012c82:	f000 f93c 	bl	8012efe <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	2204      	movs	r2, #4
 8012c8a:	761a      	strb	r2, [r3, #24]
      break;
 8012c8c:	e0f2      	b.n	8012e74 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	791b      	ldrb	r3, [r3, #4]
 8012c92:	4619      	mov	r1, r3
 8012c94:	6878      	ldr	r0, [r7, #4]
 8012c96:	f003 f963 	bl	8015f60 <USBH_LL_GetURBState>
 8012c9a:	4603      	mov	r3, r0
 8012c9c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8012c9e:	7bbb      	ldrb	r3, [r7, #14]
 8012ca0:	2b01      	cmp	r3, #1
 8012ca2:	d103      	bne.n	8012cac <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	2209      	movs	r2, #9
 8012ca8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012caa:	e0dc      	b.n	8012e66 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8012cac:	7bbb      	ldrb	r3, [r7, #14]
 8012cae:	2b05      	cmp	r3, #5
 8012cb0:	d102      	bne.n	8012cb8 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8012cb2:	2303      	movs	r3, #3
 8012cb4:	73fb      	strb	r3, [r7, #15]
      break;
 8012cb6:	e0d6      	b.n	8012e66 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8012cb8:	7bbb      	ldrb	r3, [r7, #14]
 8012cba:	2b04      	cmp	r3, #4
 8012cbc:	f040 80d3 	bne.w	8012e66 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	220b      	movs	r2, #11
 8012cc4:	761a      	strb	r2, [r3, #24]
      break;
 8012cc6:	e0ce      	b.n	8012e66 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	6899      	ldr	r1, [r3, #8]
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	899a      	ldrh	r2, [r3, #12]
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	795b      	ldrb	r3, [r3, #5]
 8012cd4:	2001      	movs	r0, #1
 8012cd6:	9000      	str	r0, [sp, #0]
 8012cd8:	6878      	ldr	r0, [r7, #4]
 8012cda:	f000 f8eb 	bl	8012eb4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012ce4:	b29a      	uxth	r2, r3
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	2206      	movs	r2, #6
 8012cee:	761a      	strb	r2, [r3, #24]
      break;
 8012cf0:	e0c0      	b.n	8012e74 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	795b      	ldrb	r3, [r3, #5]
 8012cf6:	4619      	mov	r1, r3
 8012cf8:	6878      	ldr	r0, [r7, #4]
 8012cfa:	f003 f931 	bl	8015f60 <USBH_LL_GetURBState>
 8012cfe:	4603      	mov	r3, r0
 8012d00:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8012d02:	7bbb      	ldrb	r3, [r7, #14]
 8012d04:	2b01      	cmp	r3, #1
 8012d06:	d103      	bne.n	8012d10 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	2207      	movs	r2, #7
 8012d0c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012d0e:	e0ac      	b.n	8012e6a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8012d10:	7bbb      	ldrb	r3, [r7, #14]
 8012d12:	2b05      	cmp	r3, #5
 8012d14:	d105      	bne.n	8012d22 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	220c      	movs	r2, #12
 8012d1a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8012d1c:	2303      	movs	r3, #3
 8012d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8012d20:	e0a3      	b.n	8012e6a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8012d22:	7bbb      	ldrb	r3, [r7, #14]
 8012d24:	2b02      	cmp	r3, #2
 8012d26:	d103      	bne.n	8012d30 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	2205      	movs	r2, #5
 8012d2c:	761a      	strb	r2, [r3, #24]
      break;
 8012d2e:	e09c      	b.n	8012e6a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8012d30:	7bbb      	ldrb	r3, [r7, #14]
 8012d32:	2b04      	cmp	r3, #4
 8012d34:	f040 8099 	bne.w	8012e6a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	220b      	movs	r2, #11
 8012d3c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8012d3e:	2302      	movs	r3, #2
 8012d40:	73fb      	strb	r3, [r7, #15]
      break;
 8012d42:	e092      	b.n	8012e6a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	791b      	ldrb	r3, [r3, #4]
 8012d48:	2200      	movs	r2, #0
 8012d4a:	2100      	movs	r1, #0
 8012d4c:	6878      	ldr	r0, [r7, #4]
 8012d4e:	f000 f8d6 	bl	8012efe <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012d58:	b29a      	uxth	r2, r3
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	2208      	movs	r2, #8
 8012d62:	761a      	strb	r2, [r3, #24]

      break;
 8012d64:	e086      	b.n	8012e74 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	791b      	ldrb	r3, [r3, #4]
 8012d6a:	4619      	mov	r1, r3
 8012d6c:	6878      	ldr	r0, [r7, #4]
 8012d6e:	f003 f8f7 	bl	8015f60 <USBH_LL_GetURBState>
 8012d72:	4603      	mov	r3, r0
 8012d74:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8012d76:	7bbb      	ldrb	r3, [r7, #14]
 8012d78:	2b01      	cmp	r3, #1
 8012d7a:	d105      	bne.n	8012d88 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	220d      	movs	r2, #13
 8012d80:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8012d82:	2300      	movs	r3, #0
 8012d84:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012d86:	e072      	b.n	8012e6e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8012d88:	7bbb      	ldrb	r3, [r7, #14]
 8012d8a:	2b04      	cmp	r3, #4
 8012d8c:	d103      	bne.n	8012d96 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	220b      	movs	r2, #11
 8012d92:	761a      	strb	r2, [r3, #24]
      break;
 8012d94:	e06b      	b.n	8012e6e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8012d96:	7bbb      	ldrb	r3, [r7, #14]
 8012d98:	2b05      	cmp	r3, #5
 8012d9a:	d168      	bne.n	8012e6e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8012d9c:	2303      	movs	r3, #3
 8012d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8012da0:	e065      	b.n	8012e6e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	795b      	ldrb	r3, [r3, #5]
 8012da6:	2201      	movs	r2, #1
 8012da8:	9200      	str	r2, [sp, #0]
 8012daa:	2200      	movs	r2, #0
 8012dac:	2100      	movs	r1, #0
 8012dae:	6878      	ldr	r0, [r7, #4]
 8012db0:	f000 f880 	bl	8012eb4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8012dba:	b29a      	uxth	r2, r3
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	220a      	movs	r2, #10
 8012dc4:	761a      	strb	r2, [r3, #24]
      break;
 8012dc6:	e055      	b.n	8012e74 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	795b      	ldrb	r3, [r3, #5]
 8012dcc:	4619      	mov	r1, r3
 8012dce:	6878      	ldr	r0, [r7, #4]
 8012dd0:	f003 f8c6 	bl	8015f60 <USBH_LL_GetURBState>
 8012dd4:	4603      	mov	r3, r0
 8012dd6:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8012dd8:	7bbb      	ldrb	r3, [r7, #14]
 8012dda:	2b01      	cmp	r3, #1
 8012ddc:	d105      	bne.n	8012dea <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8012dde:	2300      	movs	r3, #0
 8012de0:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	220d      	movs	r2, #13
 8012de6:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8012de8:	e043      	b.n	8012e72 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8012dea:	7bbb      	ldrb	r3, [r7, #14]
 8012dec:	2b02      	cmp	r3, #2
 8012dee:	d103      	bne.n	8012df8 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	2209      	movs	r2, #9
 8012df4:	761a      	strb	r2, [r3, #24]
      break;
 8012df6:	e03c      	b.n	8012e72 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8012df8:	7bbb      	ldrb	r3, [r7, #14]
 8012dfa:	2b04      	cmp	r3, #4
 8012dfc:	d139      	bne.n	8012e72 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	220b      	movs	r2, #11
 8012e02:	761a      	strb	r2, [r3, #24]
      break;
 8012e04:	e035      	b.n	8012e72 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	7e5b      	ldrb	r3, [r3, #25]
 8012e0a:	3301      	adds	r3, #1
 8012e0c:	b2da      	uxtb	r2, r3
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	765a      	strb	r2, [r3, #25]
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	7e5b      	ldrb	r3, [r3, #25]
 8012e16:	2b02      	cmp	r3, #2
 8012e18:	d806      	bhi.n	8012e28 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	2201      	movs	r2, #1
 8012e1e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	2201      	movs	r2, #1
 8012e24:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8012e26:	e025      	b.n	8012e74 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8012e2e:	2106      	movs	r1, #6
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	2200      	movs	r2, #0
 8012e38:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	795b      	ldrb	r3, [r3, #5]
 8012e3e:	4619      	mov	r1, r3
 8012e40:	6878      	ldr	r0, [r7, #4]
 8012e42:	f000 f90e 	bl	8013062 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	791b      	ldrb	r3, [r3, #4]
 8012e4a:	4619      	mov	r1, r3
 8012e4c:	6878      	ldr	r0, [r7, #4]
 8012e4e:	f000 f908 	bl	8013062 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	2200      	movs	r2, #0
 8012e56:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8012e58:	2302      	movs	r3, #2
 8012e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8012e5c:	e00a      	b.n	8012e74 <USBH_HandleControl+0x2e0>

    default:
      break;
 8012e5e:	bf00      	nop
 8012e60:	e008      	b.n	8012e74 <USBH_HandleControl+0x2e0>
      break;
 8012e62:	bf00      	nop
 8012e64:	e006      	b.n	8012e74 <USBH_HandleControl+0x2e0>
      break;
 8012e66:	bf00      	nop
 8012e68:	e004      	b.n	8012e74 <USBH_HandleControl+0x2e0>
      break;
 8012e6a:	bf00      	nop
 8012e6c:	e002      	b.n	8012e74 <USBH_HandleControl+0x2e0>
      break;
 8012e6e:	bf00      	nop
 8012e70:	e000      	b.n	8012e74 <USBH_HandleControl+0x2e0>
      break;
 8012e72:	bf00      	nop
  }

  return status;
 8012e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e76:	4618      	mov	r0, r3
 8012e78:	3710      	adds	r7, #16
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	bd80      	pop	{r7, pc}
 8012e7e:	bf00      	nop

08012e80 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b088      	sub	sp, #32
 8012e84:	af04      	add	r7, sp, #16
 8012e86:	60f8      	str	r0, [r7, #12]
 8012e88:	60b9      	str	r1, [r7, #8]
 8012e8a:	4613      	mov	r3, r2
 8012e8c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012e8e:	79f9      	ldrb	r1, [r7, #7]
 8012e90:	2300      	movs	r3, #0
 8012e92:	9303      	str	r3, [sp, #12]
 8012e94:	2308      	movs	r3, #8
 8012e96:	9302      	str	r3, [sp, #8]
 8012e98:	68bb      	ldr	r3, [r7, #8]
 8012e9a:	9301      	str	r3, [sp, #4]
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	9300      	str	r3, [sp, #0]
 8012ea0:	2300      	movs	r3, #0
 8012ea2:	2200      	movs	r2, #0
 8012ea4:	68f8      	ldr	r0, [r7, #12]
 8012ea6:	f003 f82a 	bl	8015efe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8012eaa:	2300      	movs	r3, #0
}
 8012eac:	4618      	mov	r0, r3
 8012eae:	3710      	adds	r7, #16
 8012eb0:	46bd      	mov	sp, r7
 8012eb2:	bd80      	pop	{r7, pc}

08012eb4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b088      	sub	sp, #32
 8012eb8:	af04      	add	r7, sp, #16
 8012eba:	60f8      	str	r0, [r7, #12]
 8012ebc:	60b9      	str	r1, [r7, #8]
 8012ebe:	4611      	mov	r1, r2
 8012ec0:	461a      	mov	r2, r3
 8012ec2:	460b      	mov	r3, r1
 8012ec4:	80fb      	strh	r3, [r7, #6]
 8012ec6:	4613      	mov	r3, r2
 8012ec8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d001      	beq.n	8012ed8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012ed8:	7979      	ldrb	r1, [r7, #5]
 8012eda:	7e3b      	ldrb	r3, [r7, #24]
 8012edc:	9303      	str	r3, [sp, #12]
 8012ede:	88fb      	ldrh	r3, [r7, #6]
 8012ee0:	9302      	str	r3, [sp, #8]
 8012ee2:	68bb      	ldr	r3, [r7, #8]
 8012ee4:	9301      	str	r3, [sp, #4]
 8012ee6:	2301      	movs	r3, #1
 8012ee8:	9300      	str	r3, [sp, #0]
 8012eea:	2300      	movs	r3, #0
 8012eec:	2200      	movs	r2, #0
 8012eee:	68f8      	ldr	r0, [r7, #12]
 8012ef0:	f003 f805 	bl	8015efe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8012ef4:	2300      	movs	r3, #0
}
 8012ef6:	4618      	mov	r0, r3
 8012ef8:	3710      	adds	r7, #16
 8012efa:	46bd      	mov	sp, r7
 8012efc:	bd80      	pop	{r7, pc}

08012efe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8012efe:	b580      	push	{r7, lr}
 8012f00:	b088      	sub	sp, #32
 8012f02:	af04      	add	r7, sp, #16
 8012f04:	60f8      	str	r0, [r7, #12]
 8012f06:	60b9      	str	r1, [r7, #8]
 8012f08:	4611      	mov	r1, r2
 8012f0a:	461a      	mov	r2, r3
 8012f0c:	460b      	mov	r3, r1
 8012f0e:	80fb      	strh	r3, [r7, #6]
 8012f10:	4613      	mov	r3, r2
 8012f12:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012f14:	7979      	ldrb	r1, [r7, #5]
 8012f16:	2300      	movs	r3, #0
 8012f18:	9303      	str	r3, [sp, #12]
 8012f1a:	88fb      	ldrh	r3, [r7, #6]
 8012f1c:	9302      	str	r3, [sp, #8]
 8012f1e:	68bb      	ldr	r3, [r7, #8]
 8012f20:	9301      	str	r3, [sp, #4]
 8012f22:	2301      	movs	r3, #1
 8012f24:	9300      	str	r3, [sp, #0]
 8012f26:	2300      	movs	r3, #0
 8012f28:	2201      	movs	r2, #1
 8012f2a:	68f8      	ldr	r0, [r7, #12]
 8012f2c:	f002 ffe7 	bl	8015efe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8012f30:	2300      	movs	r3, #0

}
 8012f32:	4618      	mov	r0, r3
 8012f34:	3710      	adds	r7, #16
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}

08012f3a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8012f3a:	b580      	push	{r7, lr}
 8012f3c:	b088      	sub	sp, #32
 8012f3e:	af04      	add	r7, sp, #16
 8012f40:	60f8      	str	r0, [r7, #12]
 8012f42:	60b9      	str	r1, [r7, #8]
 8012f44:	4611      	mov	r1, r2
 8012f46:	461a      	mov	r2, r3
 8012f48:	460b      	mov	r3, r1
 8012f4a:	80fb      	strh	r3, [r7, #6]
 8012f4c:	4613      	mov	r3, r2
 8012f4e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d001      	beq.n	8012f5e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012f5e:	7979      	ldrb	r1, [r7, #5]
 8012f60:	7e3b      	ldrb	r3, [r7, #24]
 8012f62:	9303      	str	r3, [sp, #12]
 8012f64:	88fb      	ldrh	r3, [r7, #6]
 8012f66:	9302      	str	r3, [sp, #8]
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	9301      	str	r3, [sp, #4]
 8012f6c:	2301      	movs	r3, #1
 8012f6e:	9300      	str	r3, [sp, #0]
 8012f70:	2302      	movs	r3, #2
 8012f72:	2200      	movs	r2, #0
 8012f74:	68f8      	ldr	r0, [r7, #12]
 8012f76:	f002 ffc2 	bl	8015efe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8012f7a:	2300      	movs	r3, #0
}
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	3710      	adds	r7, #16
 8012f80:	46bd      	mov	sp, r7
 8012f82:	bd80      	pop	{r7, pc}

08012f84 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8012f84:	b580      	push	{r7, lr}
 8012f86:	b088      	sub	sp, #32
 8012f88:	af04      	add	r7, sp, #16
 8012f8a:	60f8      	str	r0, [r7, #12]
 8012f8c:	60b9      	str	r1, [r7, #8]
 8012f8e:	4611      	mov	r1, r2
 8012f90:	461a      	mov	r2, r3
 8012f92:	460b      	mov	r3, r1
 8012f94:	80fb      	strh	r3, [r7, #6]
 8012f96:	4613      	mov	r3, r2
 8012f98:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012f9a:	7979      	ldrb	r1, [r7, #5]
 8012f9c:	2300      	movs	r3, #0
 8012f9e:	9303      	str	r3, [sp, #12]
 8012fa0:	88fb      	ldrh	r3, [r7, #6]
 8012fa2:	9302      	str	r3, [sp, #8]
 8012fa4:	68bb      	ldr	r3, [r7, #8]
 8012fa6:	9301      	str	r3, [sp, #4]
 8012fa8:	2301      	movs	r3, #1
 8012faa:	9300      	str	r3, [sp, #0]
 8012fac:	2302      	movs	r3, #2
 8012fae:	2201      	movs	r2, #1
 8012fb0:	68f8      	ldr	r0, [r7, #12]
 8012fb2:	f002 ffa4 	bl	8015efe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8012fb6:	2300      	movs	r3, #0
}
 8012fb8:	4618      	mov	r0, r3
 8012fba:	3710      	adds	r7, #16
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}

08012fc0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b086      	sub	sp, #24
 8012fc4:	af04      	add	r7, sp, #16
 8012fc6:	6078      	str	r0, [r7, #4]
 8012fc8:	4608      	mov	r0, r1
 8012fca:	4611      	mov	r1, r2
 8012fcc:	461a      	mov	r2, r3
 8012fce:	4603      	mov	r3, r0
 8012fd0:	70fb      	strb	r3, [r7, #3]
 8012fd2:	460b      	mov	r3, r1
 8012fd4:	70bb      	strb	r3, [r7, #2]
 8012fd6:	4613      	mov	r3, r2
 8012fd8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8012fda:	7878      	ldrb	r0, [r7, #1]
 8012fdc:	78ba      	ldrb	r2, [r7, #2]
 8012fde:	78f9      	ldrb	r1, [r7, #3]
 8012fe0:	8b3b      	ldrh	r3, [r7, #24]
 8012fe2:	9302      	str	r3, [sp, #8]
 8012fe4:	7d3b      	ldrb	r3, [r7, #20]
 8012fe6:	9301      	str	r3, [sp, #4]
 8012fe8:	7c3b      	ldrb	r3, [r7, #16]
 8012fea:	9300      	str	r3, [sp, #0]
 8012fec:	4603      	mov	r3, r0
 8012fee:	6878      	ldr	r0, [r7, #4]
 8012ff0:	f002 ff37 	bl	8015e62 <USBH_LL_OpenPipe>

  return USBH_OK;
 8012ff4:	2300      	movs	r3, #0
}
 8012ff6:	4618      	mov	r0, r3
 8012ff8:	3708      	adds	r7, #8
 8012ffa:	46bd      	mov	sp, r7
 8012ffc:	bd80      	pop	{r7, pc}

08012ffe <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8012ffe:	b580      	push	{r7, lr}
 8013000:	b082      	sub	sp, #8
 8013002:	af00      	add	r7, sp, #0
 8013004:	6078      	str	r0, [r7, #4]
 8013006:	460b      	mov	r3, r1
 8013008:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 801300a:	78fb      	ldrb	r3, [r7, #3]
 801300c:	4619      	mov	r1, r3
 801300e:	6878      	ldr	r0, [r7, #4]
 8013010:	f002 ff56 	bl	8015ec0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8013014:	2300      	movs	r3, #0
}
 8013016:	4618      	mov	r0, r3
 8013018:	3708      	adds	r7, #8
 801301a:	46bd      	mov	sp, r7
 801301c:	bd80      	pop	{r7, pc}

0801301e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 801301e:	b580      	push	{r7, lr}
 8013020:	b084      	sub	sp, #16
 8013022:	af00      	add	r7, sp, #0
 8013024:	6078      	str	r0, [r7, #4]
 8013026:	460b      	mov	r3, r1
 8013028:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 801302a:	6878      	ldr	r0, [r7, #4]
 801302c:	f000 f839 	bl	80130a2 <USBH_GetFreePipe>
 8013030:	4603      	mov	r3, r0
 8013032:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8013034:	89fb      	ldrh	r3, [r7, #14]
 8013036:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801303a:	4293      	cmp	r3, r2
 801303c:	d00b      	beq.n	8013056 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 801303e:	78fa      	ldrb	r2, [r7, #3]
 8013040:	89fb      	ldrh	r3, [r7, #14]
 8013042:	f003 030f 	and.w	r3, r3, #15
 8013046:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801304a:	6879      	ldr	r1, [r7, #4]
 801304c:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8013050:	009b      	lsls	r3, r3, #2
 8013052:	440b      	add	r3, r1
 8013054:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8013056:	89fb      	ldrh	r3, [r7, #14]
 8013058:	b2db      	uxtb	r3, r3
}
 801305a:	4618      	mov	r0, r3
 801305c:	3710      	adds	r7, #16
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}

08013062 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8013062:	b480      	push	{r7}
 8013064:	b083      	sub	sp, #12
 8013066:	af00      	add	r7, sp, #0
 8013068:	6078      	str	r0, [r7, #4]
 801306a:	460b      	mov	r3, r1
 801306c:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 801306e:	78fb      	ldrb	r3, [r7, #3]
 8013070:	2b0f      	cmp	r3, #15
 8013072:	d80f      	bhi.n	8013094 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8013074:	78fb      	ldrb	r3, [r7, #3]
 8013076:	687a      	ldr	r2, [r7, #4]
 8013078:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 801307c:	009b      	lsls	r3, r3, #2
 801307e:	4413      	add	r3, r2
 8013080:	685a      	ldr	r2, [r3, #4]
 8013082:	78fb      	ldrb	r3, [r7, #3]
 8013084:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8013088:	6879      	ldr	r1, [r7, #4]
 801308a:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 801308e:	009b      	lsls	r3, r3, #2
 8013090:	440b      	add	r3, r1
 8013092:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8013094:	2300      	movs	r3, #0
}
 8013096:	4618      	mov	r0, r3
 8013098:	370c      	adds	r7, #12
 801309a:	46bd      	mov	sp, r7
 801309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a0:	4770      	bx	lr

080130a2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80130a2:	b480      	push	{r7}
 80130a4:	b085      	sub	sp, #20
 80130a6:	af00      	add	r7, sp, #0
 80130a8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80130aa:	2300      	movs	r3, #0
 80130ac:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80130ae:	2300      	movs	r3, #0
 80130b0:	73fb      	strb	r3, [r7, #15]
 80130b2:	e010      	b.n	80130d6 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80130b4:	7bfb      	ldrb	r3, [r7, #15]
 80130b6:	687a      	ldr	r2, [r7, #4]
 80130b8:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80130bc:	009b      	lsls	r3, r3, #2
 80130be:	4413      	add	r3, r2
 80130c0:	685b      	ldr	r3, [r3, #4]
 80130c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d102      	bne.n	80130d0 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 80130ca:	7bfb      	ldrb	r3, [r7, #15]
 80130cc:	b29b      	uxth	r3, r3
 80130ce:	e007      	b.n	80130e0 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80130d0:	7bfb      	ldrb	r3, [r7, #15]
 80130d2:	3301      	adds	r3, #1
 80130d4:	73fb      	strb	r3, [r7, #15]
 80130d6:	7bfb      	ldrb	r3, [r7, #15]
 80130d8:	2b0f      	cmp	r3, #15
 80130da:	d9eb      	bls.n	80130b4 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80130dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80130e0:	4618      	mov	r0, r3
 80130e2:	3714      	adds	r7, #20
 80130e4:	46bd      	mov	sp, r7
 80130e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ea:	4770      	bx	lr

080130ec <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b082      	sub	sp, #8
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 80130f4:	4a0c      	ldr	r2, [pc, #48]	@ (8013128 <AudioIn_Init+0x3c>)
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 80130fa:	4b0c      	ldr	r3, [pc, #48]	@ (801312c <AudioIn_Init+0x40>)
 80130fc:	2200      	movs	r2, #0
 80130fe:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 8013100:	4b0b      	ldr	r3, [pc, #44]	@ (8013130 <AudioIn_Init+0x44>)
 8013102:	2200      	movs	r2, #0
 8013104:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 8013106:	4b0b      	ldr	r3, [pc, #44]	@ (8013134 <AudioIn_Init+0x48>)
 8013108:	2200      	movs	r2, #0
 801310a:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 801310c:	4b0a      	ldr	r3, [pc, #40]	@ (8013138 <AudioIn_Init+0x4c>)
 801310e:	2200      	movs	r2, #0
 8013110:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 8013112:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8013116:	2100      	movs	r1, #0
 8013118:	4808      	ldr	r0, [pc, #32]	@ (801313c <AudioIn_Init+0x50>)
 801311a:	f003 fcc3 	bl	8016aa4 <memset>
}
 801311e:	bf00      	nop
 8013120:	3708      	adds	r7, #8
 8013122:	46bd      	mov	sp, r7
 8013124:	bd80      	pop	{r7, pc}
 8013126:	bf00      	nop
 8013128:	240041f4 	.word	0x240041f4
 801312c:	240041e4 	.word	0x240041e4
 8013130:	240041e8 	.word	0x240041e8
 8013134:	240041ec 	.word	0x240041ec
 8013138:	240041f0 	.word	0x240041f0
 801313c:	240001e4 	.word	0x240001e4

08013140 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 8013140:	b480      	push	{r7}
 8013142:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8013144:	4b0a      	ldr	r3, [pc, #40]	@ (8013170 <AudioIn_ProcessHalf+0x30>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	2b00      	cmp	r3, #0
 801314a:	d00b      	beq.n	8013164 <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 801314c:	4b09      	ldr	r3, [pc, #36]	@ (8013174 <AudioIn_ProcessHalf+0x34>)
 801314e:	2200      	movs	r2, #0
 8013150:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8013152:	4b09      	ldr	r3, [pc, #36]	@ (8013178 <AudioIn_ProcessHalf+0x38>)
 8013154:	2201      	movs	r2, #1
 8013156:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 8013158:	4b08      	ldr	r3, [pc, #32]	@ (801317c <AudioIn_ProcessHalf+0x3c>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	3301      	adds	r3, #1
 801315e:	4a07      	ldr	r2, [pc, #28]	@ (801317c <AudioIn_ProcessHalf+0x3c>)
 8013160:	6013      	str	r3, [r2, #0]
 8013162:	e000      	b.n	8013166 <AudioIn_ProcessHalf+0x26>
    return;
 8013164:	bf00      	nop
}
 8013166:	46bd      	mov	sp, r7
 8013168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801316c:	4770      	bx	lr
 801316e:	bf00      	nop
 8013170:	240041f4 	.word	0x240041f4
 8013174:	240041ec 	.word	0x240041ec
 8013178:	240041f0 	.word	0x240041f0
 801317c:	240041e4 	.word	0x240041e4

08013180 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8013180:	b480      	push	{r7}
 8013182:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8013184:	4b0a      	ldr	r3, [pc, #40]	@ (80131b0 <AudioIn_ProcessFull+0x30>)
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	2b00      	cmp	r3, #0
 801318a:	d00b      	beq.n	80131a4 <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 801318c:	4b09      	ldr	r3, [pc, #36]	@ (80131b4 <AudioIn_ProcessFull+0x34>)
 801318e:	2201      	movs	r2, #1
 8013190:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8013192:	4b09      	ldr	r3, [pc, #36]	@ (80131b8 <AudioIn_ProcessFull+0x38>)
 8013194:	2201      	movs	r2, #1
 8013196:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8013198:	4b08      	ldr	r3, [pc, #32]	@ (80131bc <AudioIn_ProcessFull+0x3c>)
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	3301      	adds	r3, #1
 801319e:	4a07      	ldr	r2, [pc, #28]	@ (80131bc <AudioIn_ProcessFull+0x3c>)
 80131a0:	6013      	str	r3, [r2, #0]
 80131a2:	e000      	b.n	80131a6 <AudioIn_ProcessFull+0x26>
    return;
 80131a4:	bf00      	nop
}
 80131a6:	46bd      	mov	sp, r7
 80131a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ac:	4770      	bx	lr
 80131ae:	bf00      	nop
 80131b0:	240041f4 	.word	0x240041f4
 80131b4:	240041ec 	.word	0x240041ec
 80131b8:	240041f0 	.word	0x240041f0
 80131bc:	240041e8 	.word	0x240041e8

080131c0 <AudioIn_DebugDump>:

void AudioIn_DebugDump(void)
{
 80131c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131c2:	b0c5      	sub	sp, #276	@ 0x114
 80131c4:	af08      	add	r7, sp, #32
  char buf[200];

  const char *header = "\r\n--- TDM8 RX DUMP ---\r\n";
 80131c6:	4b51      	ldr	r3, [pc, #324]	@ (801330c <AudioIn_DebugDump+0x14c>)
 80131c8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 80131cc:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 80131d0:	f7ed f886 	bl	80002e0 <strlen>
 80131d4:	4603      	mov	r3, r0
 80131d6:	b29a      	uxth	r2, r3
 80131d8:	2364      	movs	r3, #100	@ 0x64
 80131da:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80131de:	484c      	ldr	r0, [pc, #304]	@ (8013310 <AudioIn_DebugDump+0x150>)
 80131e0:	f7f9 fb14 	bl	800c80c <HAL_UART_Transmit>

  const int32_t *block = AudioIn_GetLatestBlock();
 80131e4:	f000 f8a4 	bl	8013330 <AudioIn_GetLatestBlock>
 80131e8:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if (block == NULL)
 80131ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d10f      	bne.n	8013214 <AudioIn_DebugDump+0x54>
  {
    const char *no_data = "No completed RX block available.\r\n";
 80131f4:	4b47      	ldr	r3, [pc, #284]	@ (8013314 <AudioIn_DebugDump+0x154>)
 80131f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_UART_Transmit(&huart1, (uint8_t *)no_data, (uint16_t)strlen(no_data), 100);
 80131fa:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 80131fe:	f7ed f86f 	bl	80002e0 <strlen>
 8013202:	4603      	mov	r3, r0
 8013204:	b29a      	uxth	r2, r3
 8013206:	2364      	movs	r3, #100	@ 0x64
 8013208:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 801320c:	4840      	ldr	r0, [pc, #256]	@ (8013310 <AudioIn_DebugDump+0x150>)
 801320e:	f7f9 fafd 	bl	800c80c <HAL_UART_Transmit>
 8013212:	e077      	b.n	8013304 <AudioIn_DebugDump+0x144>
    return;
  }

  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 8013214:	2300      	movs	r3, #0
 8013216:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801321a:	e06f      	b.n	80132fc <AudioIn_DebugDump+0x13c>
  {
    uint32_t idx = frame * AUDIO_IN_WORDS_PER_FRAME;
 801321c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8013220:	00db      	lsls	r3, r3, #3
 8013222:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    snprintf(buf, sizeof(buf),
             "F%02lu: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             (unsigned long)frame,
             (unsigned long)block[idx + 0],
 8013226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801322a:	009b      	lsls	r3, r3, #2
 801322c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013230:	4413      	add	r3, r2
 8013232:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013234:	4619      	mov	r1, r3
             (unsigned long)block[idx + 1],
 8013236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801323a:	3301      	adds	r3, #1
 801323c:	009b      	lsls	r3, r3, #2
 801323e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013242:	4413      	add	r3, r2
 8013244:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013246:	461c      	mov	r4, r3
             (unsigned long)block[idx + 2],
 8013248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801324c:	3302      	adds	r3, #2
 801324e:	009b      	lsls	r3, r3, #2
 8013250:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013254:	4413      	add	r3, r2
 8013256:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 8013258:	461d      	mov	r5, r3
             (unsigned long)block[idx + 3],
 801325a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801325e:	3303      	adds	r3, #3
 8013260:	009b      	lsls	r3, r3, #2
 8013262:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013266:	4413      	add	r3, r2
 8013268:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 801326a:	461e      	mov	r6, r3
             (unsigned long)block[idx + 4],
 801326c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013270:	3304      	adds	r3, #4
 8013272:	009b      	lsls	r3, r3, #2
 8013274:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8013278:	4413      	add	r3, r2
 801327a:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 801327c:	60fb      	str	r3, [r7, #12]
             (unsigned long)block[idx + 5],
 801327e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013282:	3305      	adds	r3, #5
 8013284:	009b      	lsls	r3, r3, #2
 8013286:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801328a:	4413      	add	r3, r2
 801328c:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 801328e:	60bb      	str	r3, [r7, #8]
             (unsigned long)block[idx + 6],
 8013290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013294:	3306      	adds	r3, #6
 8013296:	009b      	lsls	r3, r3, #2
 8013298:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801329c:	4413      	add	r3, r2
 801329e:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 80132a0:	607b      	str	r3, [r7, #4]
             (unsigned long)block[idx + 7]);
 80132a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80132a6:	3307      	adds	r3, #7
 80132a8:	009b      	lsls	r3, r3, #2
 80132aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80132ae:	4413      	add	r3, r2
 80132b0:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 80132b2:	f107 0014 	add.w	r0, r7, #20
 80132b6:	9307      	str	r3, [sp, #28]
 80132b8:	687a      	ldr	r2, [r7, #4]
 80132ba:	9206      	str	r2, [sp, #24]
 80132bc:	68ba      	ldr	r2, [r7, #8]
 80132be:	9205      	str	r2, [sp, #20]
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	9304      	str	r3, [sp, #16]
 80132c4:	9603      	str	r6, [sp, #12]
 80132c6:	9502      	str	r5, [sp, #8]
 80132c8:	9401      	str	r4, [sp, #4]
 80132ca:	9100      	str	r1, [sp, #0]
 80132cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80132d0:	4a11      	ldr	r2, [pc, #68]	@ (8013318 <AudioIn_DebugDump+0x158>)
 80132d2:	21c8      	movs	r1, #200	@ 0xc8
 80132d4:	f003 fbb0 	bl	8016a38 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 80132d8:	f107 0314 	add.w	r3, r7, #20
 80132dc:	4618      	mov	r0, r3
 80132de:	f7ec ffff 	bl	80002e0 <strlen>
 80132e2:	4603      	mov	r3, r0
 80132e4:	b29a      	uxth	r2, r3
 80132e6:	f107 0114 	add.w	r1, r7, #20
 80132ea:	2364      	movs	r3, #100	@ 0x64
 80132ec:	4808      	ldr	r0, [pc, #32]	@ (8013310 <AudioIn_DebugDump+0x150>)
 80132ee:	f7f9 fa8d 	bl	800c80c <HAL_UART_Transmit>
  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 80132f2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80132f6:	3301      	adds	r3, #1
 80132f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80132fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8013300:	2b07      	cmp	r3, #7
 8013302:	d98b      	bls.n	801321c <AudioIn_DebugDump+0x5c>
  }
}
 8013304:	37f4      	adds	r7, #244	@ 0xf4
 8013306:	46bd      	mov	sp, r7
 8013308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801330a:	bf00      	nop
 801330c:	0801725c 	.word	0x0801725c
 8013310:	240088e4 	.word	0x240088e4
 8013314:	08017278 	.word	0x08017278
 8013318:	0801729c 	.word	0x0801729c

0801331c <AudioIn_GetBuffer>:

int32_t *AudioIn_GetBuffer(void)
{
 801331c:	b480      	push	{r7}
 801331e:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 8013320:	4b02      	ldr	r3, [pc, #8]	@ (801332c <AudioIn_GetBuffer+0x10>)
}
 8013322:	4618      	mov	r0, r3
 8013324:	46bd      	mov	sp, r7
 8013326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801332a:	4770      	bx	lr
 801332c:	240001e4 	.word	0x240001e4

08013330 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 8013330:	b480      	push	{r7}
 8013332:	b083      	sub	sp, #12
 8013334:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 8013336:	4b0c      	ldr	r3, [pc, #48]	@ (8013368 <AudioIn_GetLatestBlock+0x38>)
 8013338:	781b      	ldrb	r3, [r3, #0]
 801333a:	b2db      	uxtb	r3, r3
 801333c:	f083 0301 	eor.w	r3, r3, #1
 8013340:	b2db      	uxtb	r3, r3
 8013342:	2b00      	cmp	r3, #0
 8013344:	d001      	beq.n	801334a <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 8013346:	2300      	movs	r3, #0
 8013348:	e007      	b.n	801335a <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 801334a:	4b08      	ldr	r3, [pc, #32]	@ (801336c <AudioIn_GetLatestBlock+0x3c>)
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	02db      	lsls	r3, r3, #11
 8013350:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	009b      	lsls	r3, r3, #2
 8013356:	4a06      	ldr	r2, [pc, #24]	@ (8013370 <AudioIn_GetLatestBlock+0x40>)
 8013358:	4413      	add	r3, r2
}
 801335a:	4618      	mov	r0, r3
 801335c:	370c      	adds	r7, #12
 801335e:	46bd      	mov	sp, r7
 8013360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013364:	4770      	bx	lr
 8013366:	bf00      	nop
 8013368:	240041f0 	.word	0x240041f0
 801336c:	240041ec 	.word	0x240041ec
 8013370:	240001e4 	.word	0x240001e4

08013374 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 8013374:	b480      	push	{r7}
 8013376:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 8013378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 801337c:	4618      	mov	r0, r3
 801337e:	46bd      	mov	sp, r7
 8013380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013384:	4770      	bx	lr
	...

08013388 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 8013388:	b480      	push	{r7}
 801338a:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 801338c:	4b03      	ldr	r3, [pc, #12]	@ (801339c <AudioIn_GetHalfEvents+0x14>)
 801338e:	681b      	ldr	r3, [r3, #0]
}
 8013390:	4618      	mov	r0, r3
 8013392:	46bd      	mov	sp, r7
 8013394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013398:	4770      	bx	lr
 801339a:	bf00      	nop
 801339c:	240041e4 	.word	0x240041e4

080133a0 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 80133a0:	b480      	push	{r7}
 80133a2:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 80133a4:	4b03      	ldr	r3, [pc, #12]	@ (80133b4 <AudioIn_GetFullEvents+0x14>)
 80133a6:	681b      	ldr	r3, [r3, #0]
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	46bd      	mov	sp, r7
 80133ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b0:	4770      	bx	lr
 80133b2:	bf00      	nop
 80133b4:	240041e8 	.word	0x240041e8

080133b8 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 80133b8:	b580      	push	{r7, lr}
 80133ba:	b08e      	sub	sp, #56	@ 0x38
 80133bc:	af00      	add	r7, sp, #0
 80133be:	6078      	str	r0, [r7, #4]
 80133c0:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	00db      	lsls	r3, r3, #3
 80133c6:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 80133c8:	f7ff ffb2 	bl	8013330 <AudioIn_GetLatestBlock>
 80133cc:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 80133ce:	2300      	movs	r3, #0
 80133d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80133d2:	e070      	b.n	80134b6 <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 80133d4:	4b3c      	ldr	r3, [pc, #240]	@ (80134c8 <audio_out_fill_samples+0x110>)
 80133d6:	781b      	ldrb	r3, [r3, #0]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d022      	beq.n	8013422 <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 80133dc:	4b3b      	ldr	r3, [pc, #236]	@ (80134cc <audio_out_fill_samples+0x114>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	0c1b      	lsrs	r3, r3, #16
 80133e2:	b2db      	uxtb	r3, r3
 80133e4:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 80133e6:	4a3a      	ldr	r2, [pc, #232]	@ (80134d0 <audio_out_fill_samples+0x118>)
 80133e8:	693b      	ldr	r3, [r7, #16]
 80133ea:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80133ee:	021b      	lsls	r3, r3, #8
 80133f0:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 80133f2:	2300      	movs	r3, #0
 80133f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80133f6:	e009      	b.n	801340c <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 80133f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80133fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133fc:	4413      	add	r3, r2
 80133fe:	4935      	ldr	r1, [pc, #212]	@ (80134d4 <audio_out_fill_samples+0x11c>)
 8013400:	68fa      	ldr	r2, [r7, #12]
 8013402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8013406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013408:	3301      	adds	r3, #1
 801340a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801340c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801340e:	2b07      	cmp	r3, #7
 8013410:	d9f2      	bls.n	80133f8 <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 8013412:	4b2e      	ldr	r3, [pc, #184]	@ (80134cc <audio_out_fill_samples+0x114>)
 8013414:	681a      	ldr	r2, [r3, #0]
 8013416:	4b30      	ldr	r3, [pc, #192]	@ (80134d8 <audio_out_fill_samples+0x120>)
 8013418:	681b      	ldr	r3, [r3, #0]
 801341a:	4413      	add	r3, r2
 801341c:	4a2b      	ldr	r2, [pc, #172]	@ (80134cc <audio_out_fill_samples+0x114>)
 801341e:	6013      	str	r3, [r2, #0]
 8013420:	e043      	b.n	80134aa <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 8013422:	4b2e      	ldr	r3, [pc, #184]	@ (80134dc <audio_out_fill_samples+0x124>)
 8013424:	781b      	ldrb	r3, [r3, #0]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d02f      	beq.n	801348a <audio_out_fill_samples+0xd2>
 801342a:	69fb      	ldr	r3, [r7, #28]
 801342c:	2b00      	cmp	r3, #0
 801342e:	d02c      	beq.n	801348a <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 8013430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013432:	00db      	lsls	r3, r3, #3
 8013434:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 8013436:	2306      	movs	r3, #6
 8013438:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 801343a:	2300      	movs	r3, #0
 801343c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801343e:	e00f      	b.n	8013460 <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 8013440:	69ba      	ldr	r2, [r7, #24]
 8013442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013444:	4413      	add	r3, r2
 8013446:	009b      	lsls	r3, r3, #2
 8013448:	69fa      	ldr	r2, [r7, #28]
 801344a:	441a      	add	r2, r3
 801344c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801344e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013450:	440b      	add	r3, r1
 8013452:	6812      	ldr	r2, [r2, #0]
 8013454:	491f      	ldr	r1, [pc, #124]	@ (80134d4 <audio_out_fill_samples+0x11c>)
 8013456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 801345a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801345c:	3301      	adds	r3, #1
 801345e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013462:	697b      	ldr	r3, [r7, #20]
 8013464:	429a      	cmp	r2, r3
 8013466:	d3eb      	bcc.n	8013440 <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013468:	697b      	ldr	r3, [r7, #20]
 801346a:	627b      	str	r3, [r7, #36]	@ 0x24
 801346c:	e009      	b.n	8013482 <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 801346e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013472:	4413      	add	r3, r2
 8013474:	4a17      	ldr	r2, [pc, #92]	@ (80134d4 <audio_out_fill_samples+0x11c>)
 8013476:	2100      	movs	r1, #0
 8013478:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 801347c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801347e:	3301      	adds	r3, #1
 8013480:	627b      	str	r3, [r7, #36]	@ 0x24
 8013482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013484:	2b07      	cmp	r3, #7
 8013486:	d9f2      	bls.n	801346e <audio_out_fill_samples+0xb6>
    {
 8013488:	e00f      	b.n	80134aa <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 801348a:	2300      	movs	r3, #0
 801348c:	623b      	str	r3, [r7, #32]
 801348e:	e009      	b.n	80134a4 <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 8013490:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013492:	6a3b      	ldr	r3, [r7, #32]
 8013494:	4413      	add	r3, r2
 8013496:	4a0f      	ldr	r2, [pc, #60]	@ (80134d4 <audio_out_fill_samples+0x11c>)
 8013498:	2100      	movs	r1, #0
 801349a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 801349e:	6a3b      	ldr	r3, [r7, #32]
 80134a0:	3301      	adds	r3, #1
 80134a2:	623b      	str	r3, [r7, #32]
 80134a4:	6a3b      	ldr	r3, [r7, #32]
 80134a6:	2b07      	cmp	r3, #7
 80134a8:	d9f2      	bls.n	8013490 <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 80134aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134ac:	3308      	adds	r3, #8
 80134ae:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 80134b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134b2:	3301      	adds	r3, #1
 80134b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80134b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80134b8:	683b      	ldr	r3, [r7, #0]
 80134ba:	429a      	cmp	r2, r3
 80134bc:	d38a      	bcc.n	80133d4 <audio_out_fill_samples+0x1c>
  }
}
 80134be:	bf00      	nop
 80134c0:	bf00      	nop
 80134c2:	3738      	adds	r7, #56	@ 0x38
 80134c4:	46bd      	mov	sp, r7
 80134c6:	bd80      	pop	{r7, pc}
 80134c8:	2400009e 	.word	0x2400009e
 80134cc:	24008200 	.word	0x24008200
 80134d0:	080176bc 	.word	0x080176bc
 80134d4:	240041f8 	.word	0x240041f8
 80134d8:	24008204 	.word	0x24008204
 80134dc:	2400820c 	.word	0x2400820c

080134e0 <AudioOut_DebugDump>:

void AudioOut_DebugDump(void)
{
 80134e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80134e2:	b0b9      	sub	sp, #228	@ 0xe4
 80134e4:	af08      	add	r7, sp, #32
  char buf[160];

  const char *header = "\r\n--- TDM8 TX DUMP ---\r\n";
 80134e6:	4b3e      	ldr	r3, [pc, #248]	@ (80135e0 <AudioOut_DebugDump+0x100>)
 80134e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 80134ec:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80134f0:	f7ec fef6 	bl	80002e0 <strlen>
 80134f4:	4603      	mov	r3, r0
 80134f6:	b29a      	uxth	r2, r3
 80134f8:	2364      	movs	r3, #100	@ 0x64
 80134fa:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80134fe:	4839      	ldr	r0, [pc, #228]	@ (80135e4 <AudioOut_DebugDump+0x104>)
 8013500:	f7f9 f984 	bl	800c80c <HAL_UART_Transmit>

  for (int frame = 0; frame < 8; frame++)
 8013504:	2300      	movs	r3, #0
 8013506:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801350a:	e05f      	b.n	80135cc <AudioOut_DebugDump+0xec>
  {
    int idx = frame * (int)AUDIO_OUT_WORDS_PER_FRAME;
 801350c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8013510:	00db      	lsls	r3, r3, #3
 8013512:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    snprintf(buf, sizeof(buf),
             "F%02d: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             frame,
             (unsigned long)audio_out_buffer[idx + 0],
 8013516:	4a34      	ldr	r2, [pc, #208]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 8013518:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801351c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 8013520:	4619      	mov	r1, r3
             (unsigned long)audio_out_buffer[idx + 1],
 8013522:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013526:	3301      	adds	r3, #1
 8013528:	4a2f      	ldr	r2, [pc, #188]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 801352a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 801352e:	461c      	mov	r4, r3
             (unsigned long)audio_out_buffer[idx + 2],
 8013530:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013534:	3302      	adds	r3, #2
 8013536:	4a2c      	ldr	r2, [pc, #176]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 8013538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 801353c:	461d      	mov	r5, r3
             (unsigned long)audio_out_buffer[idx + 3],
 801353e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013542:	3303      	adds	r3, #3
 8013544:	4a28      	ldr	r2, [pc, #160]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 8013546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 801354a:	461e      	mov	r6, r3
             (unsigned long)audio_out_buffer[idx + 4],
 801354c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013550:	3304      	adds	r3, #4
 8013552:	4a25      	ldr	r2, [pc, #148]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 8013554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 8013558:	60fb      	str	r3, [r7, #12]
             (unsigned long)audio_out_buffer[idx + 5],
 801355a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801355e:	3305      	adds	r3, #5
 8013560:	4a21      	ldr	r2, [pc, #132]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 8013562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 8013566:	60bb      	str	r3, [r7, #8]
             (unsigned long)audio_out_buffer[idx + 6],
 8013568:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801356c:	3306      	adds	r3, #6
 801356e:	4a1e      	ldr	r2, [pc, #120]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 8013570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 8013574:	607b      	str	r3, [r7, #4]
             (unsigned long)audio_out_buffer[idx + 7]);
 8013576:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801357a:	3307      	adds	r3, #7
 801357c:	4a1a      	ldr	r2, [pc, #104]	@ (80135e8 <AudioOut_DebugDump+0x108>)
 801357e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 8013582:	f107 0014 	add.w	r0, r7, #20
 8013586:	9307      	str	r3, [sp, #28]
 8013588:	687a      	ldr	r2, [r7, #4]
 801358a:	9206      	str	r2, [sp, #24]
 801358c:	68ba      	ldr	r2, [r7, #8]
 801358e:	9205      	str	r2, [sp, #20]
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	9304      	str	r3, [sp, #16]
 8013594:	9603      	str	r6, [sp, #12]
 8013596:	9502      	str	r5, [sp, #8]
 8013598:	9401      	str	r4, [sp, #4]
 801359a:	9100      	str	r1, [sp, #0]
 801359c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80135a0:	4a12      	ldr	r2, [pc, #72]	@ (80135ec <AudioOut_DebugDump+0x10c>)
 80135a2:	21a0      	movs	r1, #160	@ 0xa0
 80135a4:	f003 fa48 	bl	8016a38 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 80135a8:	f107 0314 	add.w	r3, r7, #20
 80135ac:	4618      	mov	r0, r3
 80135ae:	f7ec fe97 	bl	80002e0 <strlen>
 80135b2:	4603      	mov	r3, r0
 80135b4:	b29a      	uxth	r2, r3
 80135b6:	f107 0114 	add.w	r1, r7, #20
 80135ba:	2364      	movs	r3, #100	@ 0x64
 80135bc:	4809      	ldr	r0, [pc, #36]	@ (80135e4 <AudioOut_DebugDump+0x104>)
 80135be:	f7f9 f925 	bl	800c80c <HAL_UART_Transmit>
  for (int frame = 0; frame < 8; frame++)
 80135c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80135c6:	3301      	adds	r3, #1
 80135c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80135cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80135d0:	2b07      	cmp	r3, #7
 80135d2:	dd9b      	ble.n	801350c <AudioOut_DebugDump+0x2c>
  }
}
 80135d4:	bf00      	nop
 80135d6:	bf00      	nop
 80135d8:	37c4      	adds	r7, #196	@ 0xc4
 80135da:	46bd      	mov	sp, r7
 80135dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80135de:	bf00      	nop
 80135e0:	080172d8 	.word	0x080172d8
 80135e4:	240088e4 	.word	0x240088e4
 80135e8:	240041f8 	.word	0x240041f8
 80135ec:	080172f4 	.word	0x080172f4

080135f0 <AudioOut_Init>:

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 80135f0:	b580      	push	{r7, lr}
 80135f2:	b082      	sub	sp, #8
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 80135f8:	4a0c      	ldr	r2, [pc, #48]	@ (801362c <AudioOut_Init+0x3c>)
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 80135fe:	4b0c      	ldr	r3, [pc, #48]	@ (8013630 <AudioOut_Init+0x40>)
 8013600:	2200      	movs	r2, #0
 8013602:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 8013604:	4b0b      	ldr	r3, [pc, #44]	@ (8013634 <AudioOut_Init+0x44>)
 8013606:	f648 0288 	movw	r2, #34952	@ 0x8888
 801360a:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 801360c:	4b0a      	ldr	r3, [pc, #40]	@ (8013638 <AudioOut_Init+0x48>)
 801360e:	2200      	movs	r2, #0
 8013610:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 8013612:	4b0a      	ldr	r3, [pc, #40]	@ (801363c <AudioOut_Init+0x4c>)
 8013614:	2200      	movs	r2, #0
 8013616:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 8013618:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801361c:	2000      	movs	r0, #0
 801361e:	f7ff fecb 	bl	80133b8 <audio_out_fill_samples>
}
 8013622:	bf00      	nop
 8013624:	3708      	adds	r7, #8
 8013626:	46bd      	mov	sp, r7
 8013628:	bd80      	pop	{r7, pc}
 801362a:	bf00      	nop
 801362c:	24008208 	.word	0x24008208
 8013630:	24008200 	.word	0x24008200
 8013634:	24008204 	.word	0x24008204
 8013638:	240081f8 	.word	0x240081f8
 801363c:	240081fc 	.word	0x240081fc

08013640 <AudioOut_Start>:

void AudioOut_Start(void)
{
 8013640:	b580      	push	{r7, lr}
 8013642:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 8013644:	4b07      	ldr	r3, [pc, #28]	@ (8013664 <AudioOut_Start+0x24>)
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d008      	beq.n	801365e <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 801364c:	4b05      	ldr	r3, [pc, #20]	@ (8013664 <AudioOut_Start+0x24>)
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8013654:	4904      	ldr	r1, [pc, #16]	@ (8013668 <AudioOut_Start+0x28>)
 8013656:	4618      	mov	r0, r3
 8013658:	f7f8 fc1c 	bl	800be94 <HAL_SAI_Transmit_DMA>
 801365c:	e000      	b.n	8013660 <AudioOut_Start+0x20>
    return;
 801365e:	bf00      	nop
}
 8013660:	bd80      	pop	{r7, pc}
 8013662:	bf00      	nop
 8013664:	24008208 	.word	0x24008208
 8013668:	240041f8 	.word	0x240041f8

0801366c <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 801366c:	b580      	push	{r7, lr}
 801366e:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 8013670:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8013674:	2000      	movs	r0, #0
 8013676:	f7ff fe9f 	bl	80133b8 <audio_out_fill_samples>
  audio_out_half_events++;
 801367a:	4b03      	ldr	r3, [pc, #12]	@ (8013688 <AudioOut_ProcessHalf+0x1c>)
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	3301      	adds	r3, #1
 8013680:	4a01      	ldr	r2, [pc, #4]	@ (8013688 <AudioOut_ProcessHalf+0x1c>)
 8013682:	6013      	str	r3, [r2, #0]
}
 8013684:	bf00      	nop
 8013686:	bd80      	pop	{r7, pc}
 8013688:	240081f8 	.word	0x240081f8

0801368c <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 801368c:	b580      	push	{r7, lr}
 801368e:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 8013690:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8013694:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8013698:	f7ff fe8e 	bl	80133b8 <audio_out_fill_samples>
  audio_out_full_events++;
 801369c:	4b03      	ldr	r3, [pc, #12]	@ (80136ac <AudioOut_ProcessFull+0x20>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	3301      	adds	r3, #1
 80136a2:	4a02      	ldr	r2, [pc, #8]	@ (80136ac <AudioOut_ProcessFull+0x20>)
 80136a4:	6013      	str	r3, [r2, #0]
}
 80136a6:	bf00      	nop
 80136a8:	bd80      	pop	{r7, pc}
 80136aa:	bf00      	nop
 80136ac:	240081fc 	.word	0x240081fc

080136b0 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 80136b0:	b480      	push	{r7}
 80136b2:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 80136b4:	4b03      	ldr	r3, [pc, #12]	@ (80136c4 <AudioOut_GetHalfEvents+0x14>)
 80136b6:	681b      	ldr	r3, [r3, #0]
}
 80136b8:	4618      	mov	r0, r3
 80136ba:	46bd      	mov	sp, r7
 80136bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c0:	4770      	bx	lr
 80136c2:	bf00      	nop
 80136c4:	240081f8 	.word	0x240081f8

080136c8 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 80136c8:	b480      	push	{r7}
 80136ca:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 80136cc:	4b03      	ldr	r3, [pc, #12]	@ (80136dc <AudioOut_GetFullEvents+0x14>)
 80136ce:	681b      	ldr	r3, [r3, #0]
}
 80136d0:	4618      	mov	r0, r3
 80136d2:	46bd      	mov	sp, r7
 80136d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136d8:	4770      	bx	lr
 80136da:	bf00      	nop
 80136dc:	240081fc 	.word	0x240081fc

080136e0 <cs42448_write_reg>:
  CS42448_INTERFACE_TDM_24BIT = 0x36,
  CS42448_INTERFACE_FREEZE = 0x80
};

static HAL_StatusTypeDef cs42448_write_reg(uint8_t addr, uint8_t reg, uint8_t value)
{
 80136e0:	b580      	push	{r7, lr}
 80136e2:	b086      	sub	sp, #24
 80136e4:	af04      	add	r7, sp, #16
 80136e6:	4603      	mov	r3, r0
 80136e8:	71fb      	strb	r3, [r7, #7]
 80136ea:	460b      	mov	r3, r1
 80136ec:	71bb      	strb	r3, [r7, #6]
 80136ee:	4613      	mov	r3, r2
 80136f0:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1,
 80136f2:	79fb      	ldrb	r3, [r7, #7]
 80136f4:	b29b      	uxth	r3, r3
 80136f6:	005b      	lsls	r3, r3, #1
 80136f8:	b299      	uxth	r1, r3
 80136fa:	79bb      	ldrb	r3, [r7, #6]
 80136fc:	b29a      	uxth	r2, r3
 80136fe:	2364      	movs	r3, #100	@ 0x64
 8013700:	9302      	str	r3, [sp, #8]
 8013702:	2301      	movs	r3, #1
 8013704:	9301      	str	r3, [sp, #4]
 8013706:	1d7b      	adds	r3, r7, #5
 8013708:	9300      	str	r3, [sp, #0]
 801370a:	2301      	movs	r3, #1
 801370c:	4803      	ldr	r0, [pc, #12]	@ (801371c <cs42448_write_reg+0x3c>)
 801370e:	f7f2 fb99 	bl	8005e44 <HAL_I2C_Mem_Write>
 8013712:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &value,
                           1U,
                           100U);
}
 8013714:	4618      	mov	r0, r3
 8013716:	3708      	adds	r7, #8
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}
 801371c:	24008210 	.word	0x24008210

08013720 <cs42448_is_present>:

static bool cs42448_is_present(uint8_t addr)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b082      	sub	sp, #8
 8013724:	af00      	add	r7, sp, #0
 8013726:	4603      	mov	r3, r0
 8013728:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr << 1), 3U, 100U) == HAL_OK;
 801372a:	79fb      	ldrb	r3, [r7, #7]
 801372c:	b29b      	uxth	r3, r3
 801372e:	005b      	lsls	r3, r3, #1
 8013730:	b299      	uxth	r1, r3
 8013732:	2364      	movs	r3, #100	@ 0x64
 8013734:	2203      	movs	r2, #3
 8013736:	4806      	ldr	r0, [pc, #24]	@ (8013750 <cs42448_is_present+0x30>)
 8013738:	f7f2 fc98 	bl	800606c <HAL_I2C_IsDeviceReady>
 801373c:	4603      	mov	r3, r0
 801373e:	2b00      	cmp	r3, #0
 8013740:	bf0c      	ite	eq
 8013742:	2301      	moveq	r3, #1
 8013744:	2300      	movne	r3, #0
 8013746:	b2db      	uxtb	r3, r3
}
 8013748:	4618      	mov	r0, r3
 801374a:	3708      	adds	r7, #8
 801374c:	46bd      	mov	sp, r7
 801374e:	bd80      	pop	{r7, pc}
 8013750:	24008210 	.word	0x24008210

08013754 <CS42448_Init>:

bool CS42448_Init(uint8_t addr)
{
 8013754:	b580      	push	{r7, lr}
 8013756:	b084      	sub	sp, #16
 8013758:	af00      	add	r7, sp, #0
 801375a:	4603      	mov	r3, r0
 801375c:	71fb      	strb	r3, [r7, #7]
  if (!cs42448_is_present(addr))
 801375e:	79fb      	ldrb	r3, [r7, #7]
 8013760:	4618      	mov	r0, r3
 8013762:	f7ff ffdd 	bl	8013720 <cs42448_is_present>
 8013766:	4603      	mov	r3, r0
 8013768:	f083 0301 	eor.w	r3, r3, #1
 801376c:	b2db      	uxtb	r3, r3
 801376e:	2b00      	cmp	r3, #0
 8013770:	d001      	beq.n	8013776 <CS42448_Init+0x22>
  {
    return false;
 8013772:	2300      	movs	r3, #0
 8013774:	e086      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Hold device in power-down while configuring control registers. */
  if (cs42448_write_reg(addr, CS42448_REG_POWER_CTRL, CS42448_POWER_PDN) != HAL_OK)
 8013776:	79fb      	ldrb	r3, [r7, #7]
 8013778:	2201      	movs	r2, #1
 801377a:	2102      	movs	r1, #2
 801377c:	4618      	mov	r0, r3
 801377e:	f7ff ffaf 	bl	80136e0 <cs42448_write_reg>
 8013782:	4603      	mov	r3, r0
 8013784:	2b00      	cmp	r3, #0
 8013786:	d001      	beq.n	801378c <CS42448_Init+0x38>
  {
    return false;
 8013788:	2300      	movs	r3, #0
 801378a:	e07b      	b.n	8013884 <CS42448_Init+0x130>
  }
  HAL_Delay(2U);
 801378c:	2002      	movs	r0, #2
 801378e:	f7ed f827 	bl	80007e0 <HAL_Delay>

  /* TDM, slave, auto-detect sample rates, 256Fs clocking. */
  if (cs42448_write_reg(addr,
 8013792:	79fb      	ldrb	r3, [r7, #7]
 8013794:	22f0      	movs	r2, #240	@ 0xf0
 8013796:	2103      	movs	r1, #3
 8013798:	4618      	mov	r0, r3
 801379a:	f7ff ffa1 	bl	80136e0 <cs42448_write_reg>
 801379e:	4603      	mov	r3, r0
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d001      	beq.n	80137a8 <CS42448_Init+0x54>
                        CS42448_REG_FUNCTIONAL_MODE,
                        (uint8_t)(CS42448_FUNCTIONAL_SLAVE_AUTO | CS42448_FUNCTIONAL_MCLK_256FS)) != HAL_OK)
  {
    return false;
 80137a4:	2300      	movs	r3, #0
 80137a6:	e06d      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Freeze interface-related changes, set both ADC and DAC to TDM 24-bit. */
  if (cs42448_write_reg(addr,
 80137a8:	79fb      	ldrb	r3, [r7, #7]
 80137aa:	22b6      	movs	r2, #182	@ 0xb6
 80137ac:	2104      	movs	r1, #4
 80137ae:	4618      	mov	r0, r3
 80137b0:	f7ff ff96 	bl	80136e0 <cs42448_write_reg>
 80137b4:	4603      	mov	r3, r0
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d001      	beq.n	80137be <CS42448_Init+0x6a>
                        CS42448_REG_INTERFACE_FORMAT,
                        (uint8_t)(CS42448_INTERFACE_TDM_24BIT | CS42448_INTERFACE_FREEZE)) != HAL_OK)
  {
    return false;
 80137ba:	2300      	movs	r3, #0
 80137bc:	e062      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Default ADC control: normal inputs, no de-emphasis, HPF running. */
  if (cs42448_write_reg(addr, CS42448_REG_ADC_CTRL, 0x00) != HAL_OK)
 80137be:	79fb      	ldrb	r3, [r7, #7]
 80137c0:	2200      	movs	r2, #0
 80137c2:	2105      	movs	r1, #5
 80137c4:	4618      	mov	r0, r3
 80137c6:	f7ff ff8b 	bl	80136e0 <cs42448_write_reg>
 80137ca:	4603      	mov	r3, r0
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	d001      	beq.n	80137d4 <CS42448_Init+0x80>
  {
    return false;
 80137d0:	2300      	movs	r3, #0
 80137d2:	e057      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Default transition control. */
  if (cs42448_write_reg(addr, CS42448_REG_TRANSITION_CTRL, 0x00) != HAL_OK)
 80137d4:	79fb      	ldrb	r3, [r7, #7]
 80137d6:	2200      	movs	r2, #0
 80137d8:	2106      	movs	r1, #6
 80137da:	4618      	mov	r0, r3
 80137dc:	f7ff ff80 	bl	80136e0 <cs42448_write_reg>
 80137e0:	4603      	mov	r3, r0
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d001      	beq.n	80137ea <CS42448_Init+0x96>
  {
    return false;
 80137e6:	2300      	movs	r3, #0
 80137e8:	e04c      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Unmute all DAC channels. */
  if (cs42448_write_reg(addr, CS42448_REG_DAC_MUTE, 0x00) != HAL_OK)
 80137ea:	79fb      	ldrb	r3, [r7, #7]
 80137ec:	2200      	movs	r2, #0
 80137ee:	2107      	movs	r1, #7
 80137f0:	4618      	mov	r0, r3
 80137f2:	f7ff ff75 	bl	80136e0 <cs42448_write_reg>
 80137f6:	4603      	mov	r3, r0
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d001      	beq.n	8013800 <CS42448_Init+0xac>
  {
    return false;
 80137fc:	2300      	movs	r3, #0
 80137fe:	e041      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Set DAC volumes to 0 dB. */
  for (uint8_t reg = CS42448_REG_DAC_VOL_BASE; reg <= CS42448_REG_DAC_VOL_LAST; ++reg)
 8013800:	2308      	movs	r3, #8
 8013802:	73fb      	strb	r3, [r7, #15]
 8013804:	e00d      	b.n	8013822 <CS42448_Init+0xce>
  {
    if (cs42448_write_reg(addr, reg, 0x00) != HAL_OK)
 8013806:	7bf9      	ldrb	r1, [r7, #15]
 8013808:	79fb      	ldrb	r3, [r7, #7]
 801380a:	2200      	movs	r2, #0
 801380c:	4618      	mov	r0, r3
 801380e:	f7ff ff67 	bl	80136e0 <cs42448_write_reg>
 8013812:	4603      	mov	r3, r0
 8013814:	2b00      	cmp	r3, #0
 8013816:	d001      	beq.n	801381c <CS42448_Init+0xc8>
    {
      return false;
 8013818:	2300      	movs	r3, #0
 801381a:	e033      	b.n	8013884 <CS42448_Init+0x130>
  for (uint8_t reg = CS42448_REG_DAC_VOL_BASE; reg <= CS42448_REG_DAC_VOL_LAST; ++reg)
 801381c:	7bfb      	ldrb	r3, [r7, #15]
 801381e:	3301      	adds	r3, #1
 8013820:	73fb      	strb	r3, [r7, #15]
 8013822:	7bfb      	ldrb	r3, [r7, #15]
 8013824:	2b0f      	cmp	r3, #15
 8013826:	d9ee      	bls.n	8013806 <CS42448_Init+0xb2>
    }
  }

  /* Set ADC volumes to 0 dB. */
  for (uint8_t reg = CS42448_REG_ADC_VOL_BASE; reg <= CS42448_REG_ADC_VOL_LAST; ++reg)
 8013828:	2311      	movs	r3, #17
 801382a:	73bb      	strb	r3, [r7, #14]
 801382c:	e00d      	b.n	801384a <CS42448_Init+0xf6>
  {
    if (cs42448_write_reg(addr, reg, 0x00) != HAL_OK)
 801382e:	7bb9      	ldrb	r1, [r7, #14]
 8013830:	79fb      	ldrb	r3, [r7, #7]
 8013832:	2200      	movs	r2, #0
 8013834:	4618      	mov	r0, r3
 8013836:	f7ff ff53 	bl	80136e0 <cs42448_write_reg>
 801383a:	4603      	mov	r3, r0
 801383c:	2b00      	cmp	r3, #0
 801383e:	d001      	beq.n	8013844 <CS42448_Init+0xf0>
    {
      return false;
 8013840:	2300      	movs	r3, #0
 8013842:	e01f      	b.n	8013884 <CS42448_Init+0x130>
  for (uint8_t reg = CS42448_REG_ADC_VOL_BASE; reg <= CS42448_REG_ADC_VOL_LAST; ++reg)
 8013844:	7bbb      	ldrb	r3, [r7, #14]
 8013846:	3301      	adds	r3, #1
 8013848:	73bb      	strb	r3, [r7, #14]
 801384a:	7bbb      	ldrb	r3, [r7, #14]
 801384c:	2b16      	cmp	r3, #22
 801384e:	d9ee      	bls.n	801382e <CS42448_Init+0xda>
    }
  }

  /* Release FREEZE while keeping TDM mode. */
  if (cs42448_write_reg(addr, CS42448_REG_INTERFACE_FORMAT, CS42448_INTERFACE_TDM_24BIT) != HAL_OK)
 8013850:	79fb      	ldrb	r3, [r7, #7]
 8013852:	2236      	movs	r2, #54	@ 0x36
 8013854:	2104      	movs	r1, #4
 8013856:	4618      	mov	r0, r3
 8013858:	f7ff ff42 	bl	80136e0 <cs42448_write_reg>
 801385c:	4603      	mov	r3, r0
 801385e:	2b00      	cmp	r3, #0
 8013860:	d001      	beq.n	8013866 <CS42448_Init+0x112>
  {
    return false;
 8013862:	2300      	movs	r3, #0
 8013864:	e00e      	b.n	8013884 <CS42448_Init+0x130>
  }

  /* Power up all ADC/DAC blocks. */
  if (cs42448_write_reg(addr, CS42448_REG_POWER_CTRL, 0x00) != HAL_OK)
 8013866:	79fb      	ldrb	r3, [r7, #7]
 8013868:	2200      	movs	r2, #0
 801386a:	2102      	movs	r1, #2
 801386c:	4618      	mov	r0, r3
 801386e:	f7ff ff37 	bl	80136e0 <cs42448_write_reg>
 8013872:	4603      	mov	r3, r0
 8013874:	2b00      	cmp	r3, #0
 8013876:	d001      	beq.n	801387c <CS42448_Init+0x128>
  {
    return false;
 8013878:	2300      	movs	r3, #0
 801387a:	e003      	b.n	8013884 <CS42448_Init+0x130>
  }

  HAL_Delay(10U);
 801387c:	200a      	movs	r0, #10
 801387e:	f7ec ffaf 	bl	80007e0 <HAL_Delay>
  return true;
 8013882:	2301      	movs	r3, #1
}
 8013884:	4618      	mov	r0, r3
 8013886:	3710      	adds	r7, #16
 8013888:	46bd      	mov	sp, r7
 801388a:	bd80      	pop	{r7, pc}

0801388c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 801388c:	b580      	push	{r7, lr}
 801388e:	b082      	sub	sp, #8
 8013890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8013892:	4b11      	ldr	r3, [pc, #68]	@ (80138d8 <MX_DMA_Init+0x4c>)
 8013894:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013898:	4a0f      	ldr	r2, [pc, #60]	@ (80138d8 <MX_DMA_Init+0x4c>)
 801389a:	f043 0301 	orr.w	r3, r3, #1
 801389e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80138a2:	4b0d      	ldr	r3, [pc, #52]	@ (80138d8 <MX_DMA_Init+0x4c>)
 80138a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80138a8:	f003 0301 	and.w	r3, r3, #1
 80138ac:	607b      	str	r3, [r7, #4]
 80138ae:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80138b0:	2200      	movs	r2, #0
 80138b2:	2100      	movs	r1, #0
 80138b4:	200b      	movs	r0, #11
 80138b6:	f7ed f89e 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80138ba:	200b      	movs	r0, #11
 80138bc:	f7ed f8b5 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80138c0:	2200      	movs	r2, #0
 80138c2:	2100      	movs	r1, #0
 80138c4:	200c      	movs	r0, #12
 80138c6:	f7ed f896 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80138ca:	200c      	movs	r0, #12
 80138cc:	f7ed f8ad 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 80138d0:	bf00      	nop
 80138d2:	3708      	adds	r7, #8
 80138d4:	46bd      	mov	sp, r7
 80138d6:	bd80      	pop	{r7, pc}
 80138d8:	58024400 	.word	0x58024400

080138dc <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b08a      	sub	sp, #40	@ 0x28
 80138e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80138e2:	f107 0314 	add.w	r3, r7, #20
 80138e6:	2200      	movs	r2, #0
 80138e8:	601a      	str	r2, [r3, #0]
 80138ea:	605a      	str	r2, [r3, #4]
 80138ec:	609a      	str	r2, [r3, #8]
 80138ee:	60da      	str	r2, [r3, #12]
 80138f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80138f2:	4b29      	ldr	r3, [pc, #164]	@ (8013998 <MX_GPIO_Init+0xbc>)
 80138f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80138f8:	4a27      	ldr	r2, [pc, #156]	@ (8013998 <MX_GPIO_Init+0xbc>)
 80138fa:	f043 0310 	orr.w	r3, r3, #16
 80138fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013902:	4b25      	ldr	r3, [pc, #148]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013908:	f003 0310 	and.w	r3, r3, #16
 801390c:	613b      	str	r3, [r7, #16]
 801390e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8013910:	4b21      	ldr	r3, [pc, #132]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013916:	4a20      	ldr	r2, [pc, #128]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801391c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013920:	4b1d      	ldr	r3, [pc, #116]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801392a:	60fb      	str	r3, [r7, #12]
 801392c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801392e:	4b1a      	ldr	r3, [pc, #104]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013934:	4a18      	ldr	r2, [pc, #96]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013936:	f043 0302 	orr.w	r3, r3, #2
 801393a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801393e:	4b16      	ldr	r3, [pc, #88]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013944:	f003 0302 	and.w	r3, r3, #2
 8013948:	60bb      	str	r3, [r7, #8]
 801394a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 801394c:	4b12      	ldr	r3, [pc, #72]	@ (8013998 <MX_GPIO_Init+0xbc>)
 801394e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013952:	4a11      	ldr	r2, [pc, #68]	@ (8013998 <MX_GPIO_Init+0xbc>)
 8013954:	f043 0301 	orr.w	r3, r3, #1
 8013958:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801395c:	4b0e      	ldr	r3, [pc, #56]	@ (8013998 <MX_GPIO_Init+0xbc>)
 801395e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013962:	f003 0301 	and.w	r3, r3, #1
 8013966:	607b      	str	r3, [r7, #4]
 8013968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 801396a:	2200      	movs	r2, #0
 801396c:	2180      	movs	r1, #128	@ 0x80
 801396e:	480b      	ldr	r0, [pc, #44]	@ (801399c <MX_GPIO_Init+0xc0>)
 8013970:	f7f0 f86e 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8013974:	2380      	movs	r3, #128	@ 0x80
 8013976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013978:	2301      	movs	r3, #1
 801397a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801397c:	2300      	movs	r3, #0
 801397e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013980:	2300      	movs	r3, #0
 8013982:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8013984:	f107 0314 	add.w	r3, r7, #20
 8013988:	4619      	mov	r1, r3
 801398a:	4804      	ldr	r0, [pc, #16]	@ (801399c <MX_GPIO_Init+0xc0>)
 801398c:	f7ef feb0 	bl	80036f0 <HAL_GPIO_Init>

}
 8013990:	bf00      	nop
 8013992:	3728      	adds	r7, #40	@ 0x28
 8013994:	46bd      	mov	sp, r7
 8013996:	bd80      	pop	{r7, pc}
 8013998:	58024400 	.word	0x58024400
 801399c:	58021c00 	.word	0x58021c00

080139a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80139a0:	b580      	push	{r7, lr}
 80139a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80139a4:	4b1b      	ldr	r3, [pc, #108]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139a6:	4a1c      	ldr	r2, [pc, #112]	@ (8013a18 <MX_I2C1_Init+0x78>)
 80139a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 80139aa:	4b1a      	ldr	r3, [pc, #104]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139ac:	4a1b      	ldr	r2, [pc, #108]	@ (8013a1c <MX_I2C1_Init+0x7c>)
 80139ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80139b0:	4b18      	ldr	r3, [pc, #96]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139b2:	2200      	movs	r2, #0
 80139b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80139b6:	4b17      	ldr	r3, [pc, #92]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139b8:	2201      	movs	r2, #1
 80139ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80139bc:	4b15      	ldr	r3, [pc, #84]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139be:	2200      	movs	r2, #0
 80139c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80139c2:	4b14      	ldr	r3, [pc, #80]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139c4:	2200      	movs	r2, #0
 80139c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80139c8:	4b12      	ldr	r3, [pc, #72]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139ca:	2200      	movs	r2, #0
 80139cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80139ce:	4b11      	ldr	r3, [pc, #68]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139d0:	2200      	movs	r2, #0
 80139d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80139d4:	4b0f      	ldr	r3, [pc, #60]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139d6:	2200      	movs	r2, #0
 80139d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80139da:	480e      	ldr	r0, [pc, #56]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139dc:	f7f2 f996 	bl	8005d0c <HAL_I2C_Init>
 80139e0:	4603      	mov	r3, r0
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d001      	beq.n	80139ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80139e6:	f000 fa6f 	bl	8013ec8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80139ea:	2100      	movs	r1, #0
 80139ec:	4809      	ldr	r0, [pc, #36]	@ (8013a14 <MX_I2C1_Init+0x74>)
 80139ee:	f7f2 feb1 	bl	8006754 <HAL_I2CEx_ConfigAnalogFilter>
 80139f2:	4603      	mov	r3, r0
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d001      	beq.n	80139fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80139f8:	f000 fa66 	bl	8013ec8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80139fc:	2100      	movs	r1, #0
 80139fe:	4805      	ldr	r0, [pc, #20]	@ (8013a14 <MX_I2C1_Init+0x74>)
 8013a00:	f7f2 fef3 	bl	80067ea <HAL_I2CEx_ConfigDigitalFilter>
 8013a04:	4603      	mov	r3, r0
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d001      	beq.n	8013a0e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8013a0a:	f000 fa5d 	bl	8013ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8013a0e:	bf00      	nop
 8013a10:	bd80      	pop	{r7, pc}
 8013a12:	bf00      	nop
 8013a14:	24008210 	.word	0x24008210
 8013a18:	40005400 	.word	0x40005400
 8013a1c:	10c0ecff 	.word	0x10c0ecff

08013a20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b0ba      	sub	sp, #232	@ 0xe8
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013a28:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013a2c:	2200      	movs	r2, #0
 8013a2e:	601a      	str	r2, [r3, #0]
 8013a30:	605a      	str	r2, [r3, #4]
 8013a32:	609a      	str	r2, [r3, #8]
 8013a34:	60da      	str	r2, [r3, #12]
 8013a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013a38:	f107 0310 	add.w	r3, r7, #16
 8013a3c:	22c0      	movs	r2, #192	@ 0xc0
 8013a3e:	2100      	movs	r1, #0
 8013a40:	4618      	mov	r0, r3
 8013a42:	f003 f82f 	bl	8016aa4 <memset>
  if(i2cHandle->Instance==I2C1)
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	4a26      	ldr	r2, [pc, #152]	@ (8013ae4 <HAL_I2C_MspInit+0xc4>)
 8013a4c:	4293      	cmp	r3, r2
 8013a4e:	d145      	bne.n	8013adc <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8013a50:	f04f 0208 	mov.w	r2, #8
 8013a54:	f04f 0300 	mov.w	r3, #0
 8013a58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013a62:	f107 0310 	add.w	r3, r7, #16
 8013a66:	4618      	mov	r0, r3
 8013a68:	f7f5 f9dc 	bl	8008e24 <HAL_RCCEx_PeriphCLKConfig>
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d001      	beq.n	8013a76 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8013a72:	f000 fa29 	bl	8013ec8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013a76:	4b1c      	ldr	r3, [pc, #112]	@ (8013ae8 <HAL_I2C_MspInit+0xc8>)
 8013a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013a7c:	4a1a      	ldr	r2, [pc, #104]	@ (8013ae8 <HAL_I2C_MspInit+0xc8>)
 8013a7e:	f043 0302 	orr.w	r3, r3, #2
 8013a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8013a86:	4b18      	ldr	r3, [pc, #96]	@ (8013ae8 <HAL_I2C_MspInit+0xc8>)
 8013a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013a8c:	f003 0302 	and.w	r3, r3, #2
 8013a90:	60fb      	str	r3, [r7, #12]
 8013a92:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8013a94:	23c0      	movs	r3, #192	@ 0xc0
 8013a96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8013a9a:	2312      	movs	r3, #18
 8013a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013aa0:	2300      	movs	r3, #0
 8013aa2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013aa6:	2300      	movs	r3, #0
 8013aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8013aac:	2304      	movs	r3, #4
 8013aae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013ab2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013ab6:	4619      	mov	r1, r3
 8013ab8:	480c      	ldr	r0, [pc, #48]	@ (8013aec <HAL_I2C_MspInit+0xcc>)
 8013aba:	f7ef fe19 	bl	80036f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8013abe:	4b0a      	ldr	r3, [pc, #40]	@ (8013ae8 <HAL_I2C_MspInit+0xc8>)
 8013ac0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8013ac4:	4a08      	ldr	r2, [pc, #32]	@ (8013ae8 <HAL_I2C_MspInit+0xc8>)
 8013ac6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8013aca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8013ace:	4b06      	ldr	r3, [pc, #24]	@ (8013ae8 <HAL_I2C_MspInit+0xc8>)
 8013ad0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8013ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013ad8:	60bb      	str	r3, [r7, #8]
 8013ada:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8013adc:	bf00      	nop
 8013ade:	37e8      	adds	r7, #232	@ 0xe8
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	bd80      	pop	{r7, pc}
 8013ae4:	40005400 	.word	0x40005400
 8013ae8:	58024400 	.word	0x58024400
 8013aec:	58020400 	.word	0x58020400

08013af0 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 8013af0:	b580      	push	{r7, lr}
 8013af2:	b082      	sub	sp, #8
 8013af4:	af00      	add	r7, sp, #0
 8013af6:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8013af8:	6878      	ldr	r0, [r7, #4]
 8013afa:	f7ec fbf1 	bl	80002e0 <strlen>
 8013afe:	4603      	mov	r3, r0
 8013b00:	b29a      	uxth	r2, r3
 8013b02:	230a      	movs	r3, #10
 8013b04:	6879      	ldr	r1, [r7, #4]
 8013b06:	4803      	ldr	r0, [pc, #12]	@ (8013b14 <uart_log+0x24>)
 8013b08:	f7f8 fe80 	bl	800c80c <HAL_UART_Transmit>
}
 8013b0c:	bf00      	nop
 8013b0e:	3708      	adds	r7, #8
 8013b10:	46bd      	mov	sp, r7
 8013b12:	bd80      	pop	{r7, pc}
 8013b14:	240088e4 	.word	0x240088e4

08013b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8013b18:	b590      	push	{r4, r7, lr}
 8013b1a:	b0af      	sub	sp, #188	@ 0xbc
 8013b1c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8013b1e:	f7ec fdcd 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8013b22:	f000 f8dd 	bl	8013ce0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8013b26:	f000 f957 	bl	8013dd8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8013b2a:	f7ff fed7 	bl	80138dc <MX_GPIO_Init>
  MX_DMA_Init();
 8013b2e:	f7ff fead 	bl	801388c <MX_DMA_Init>
  MX_SAI1_Init();
 8013b32:	f000 fe6f 	bl	8014814 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8013b36:	f001 fa01 	bl	8014f3c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8013b3a:	f7ff ff31 	bl	80139a0 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8013b3e:	f001 fab3 	bl	80150a8 <MX_USB_DEVICE_Init>
  uart_log("boot: before MX_USB_HOST_Init\r\n");
 8013b42:	4859      	ldr	r0, [pc, #356]	@ (8013ca8 <main+0x190>)
 8013b44:	f7ff ffd4 	bl	8013af0 <uart_log>
  MX_USB_HOST_Init();
 8013b48:	f001 fb04 	bl	8015154 <MX_USB_HOST_Init>
  uart_log("boot: after MX_USB_HOST_Init\r\n");
 8013b4c:	4857      	ldr	r0, [pc, #348]	@ (8013cac <main+0x194>)
 8013b4e:	f7ff ffcf 	bl	8013af0 <uart_log>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  AudioOut_Init(&hsai_BlockA1);
 8013b52:	4857      	ldr	r0, [pc, #348]	@ (8013cb0 <main+0x198>)
 8013b54:	f7ff fd4c 	bl	80135f0 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 8013b58:	4856      	ldr	r0, [pc, #344]	@ (8013cb4 <main+0x19c>)
 8013b5a:	f7ff fac7 	bl	80130ec <AudioIn_Init>
  bool codec_ok = CS42448_Init(CS42448_I2C_ADDR);
 8013b5e:	2048      	movs	r0, #72	@ 0x48
 8013b60:	f7ff fdf8 	bl	8013754 <CS42448_Init>
 8013b64:	4603      	mov	r3, r0
 8013b66:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


  uart_log("SAI1 CS42448 audio start\r\n");
 8013b6a:	4853      	ldr	r0, [pc, #332]	@ (8013cb8 <main+0x1a0>)
 8013b6c:	f7ff ffc0 	bl	8013af0 <uart_log>
  if (!codec_ok)
 8013b70:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8013b74:	f083 0301 	eor.w	r3, r3, #1
 8013b78:	b2db      	uxtb	r3, r3
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d002      	beq.n	8013b84 <main+0x6c>
  {
    uart_log("CS42448 init failed\r\n");
 8013b7e:	484f      	ldr	r0, [pc, #316]	@ (8013cbc <main+0x1a4>)
 8013b80:	f7ff ffb6 	bl	8013af0 <uart_log>
  }


  AudioOut_Start();
 8013b84:	f7ff fd5c 	bl	8013640 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 8013b88:	f7ff fbc8 	bl	801331c <AudioIn_GetBuffer>
 8013b8c:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 8013b8e:	f7ff fbf1 	bl	8013374 <AudioIn_GetBufferSamples>
 8013b92:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 8013b94:	b29b      	uxth	r3, r3
 8013b96:	461a      	mov	r2, r3
 8013b98:	4621      	mov	r1, r4
 8013b9a:	4846      	ldr	r0, [pc, #280]	@ (8013cb4 <main+0x19c>)
 8013b9c:	f7f8 fa30 	bl	800c000 <HAL_SAI_Receive_DMA>
  uart_log("SAI1 DMA started\r\n");
 8013ba0:	4847      	ldr	r0, [pc, #284]	@ (8013cc0 <main+0x1a8>)
 8013ba2:	f7ff ffa5 	bl	8013af0 <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 8013ba6:	20c8      	movs	r0, #200	@ 0xc8
 8013ba8:	f7ec fe1a 	bl	80007e0 <HAL_Delay>
  AudioOut_DebugDump();
 8013bac:	f7ff fc98 	bl	80134e0 <AudioOut_DebugDump>
  AudioIn_DebugDump();
 8013bb0:	f7ff fb06 	bl	80131c0 <AudioIn_DebugDump>
  midi_init();
 8013bb4:	f000 fcde 	bl	8014574 <midi_init>
  uart_log("MIDI init done\r\n");
 8013bb8:	4842      	ldr	r0, [pc, #264]	@ (8013cc4 <main+0x1ac>)
 8013bba:	f7ff ff99 	bl	8013af0 <uart_log>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8013bbe:	f001 fb25 	bl	801520c <MX_USB_HOST_Process>
    midi_host_poll();
 8013bc2:	f000 fdeb 	bl	801479c <midi_host_poll>
    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;

    uint32_t now = HAL_GetTick();
 8013bc6:	f7ec fdff 	bl	80007c8 <HAL_GetTick>
 8013bca:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    if ((now - last_led_tick) >= 500U)
 8013bce:	4b3e      	ldr	r3, [pc, #248]	@ (8013cc8 <main+0x1b0>)
 8013bd0:	681b      	ldr	r3, [r3, #0]
 8013bd2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013bd6:	1ad3      	subs	r3, r2, r3
 8013bd8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013bdc:	d307      	bcc.n	8013bee <main+0xd6>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8013bde:	2180      	movs	r1, #128	@ 0x80
 8013be0:	483a      	ldr	r0, [pc, #232]	@ (8013ccc <main+0x1b4>)
 8013be2:	f7ef ff4e 	bl	8003a82 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8013be6:	4a38      	ldr	r2, [pc, #224]	@ (8013cc8 <main+0x1b0>)
 8013be8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013bec:	6013      	str	r3, [r2, #0]
    }


    /* ======================================================== */

    if ((now - last_log_tick) >= 1000U)
 8013bee:	4b38      	ldr	r3, [pc, #224]	@ (8013cd0 <main+0x1b8>)
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013bf6:	1ad3      	subs	r3, r2, r3
 8013bf8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013bfc:	d3df      	bcc.n	8013bbe <main+0xa6>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8013bfe:	482c      	ldr	r0, [pc, #176]	@ (8013cb0 <main+0x198>)
 8013c00:	f7f8 fc54 	bl	800c4ac <HAL_SAI_GetError>
 8013c04:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t half = AudioOut_GetHalfEvents();
 8013c08:	f7ff fd52 	bl	80136b0 <AudioOut_GetHalfEvents>
 8013c0c:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t full = AudioOut_GetFullEvents();
 8013c10:	f7ff fd5a 	bl	80136c8 <AudioOut_GetFullEvents>
 8013c14:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_half = AudioIn_GetHalfEvents();
 8013c18:	f7ff fbb6 	bl	8013388 <AudioIn_GetHalfEvents>
 8013c1c:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
      uint32_t rx_full = AudioIn_GetFullEvents();
 8013c20:	f7ff fbbe 	bl	80133a0 <AudioIn_GetFullEvents>
 8013c24:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 8013c28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013c2c:	025b      	lsls	r3, r3, #9
 8013c2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 8013c32:	4b1f      	ldr	r3, [pc, #124]	@ (8013cb0 <main+0x198>)
 8013c34:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8013c38:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8013c3a:	461a      	mov	r2, r3
 8013c3c:	4638      	mov	r0, r7
 8013c3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013c42:	9305      	str	r3, [sp, #20]
 8013c44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013c48:	9304      	str	r3, [sp, #16]
 8013c4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013c4e:	9303      	str	r3, [sp, #12]
 8013c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013c54:	9302      	str	r3, [sp, #8]
 8013c56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013c5a:	9301      	str	r3, [sp, #4]
 8013c5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c60:	9300      	str	r3, [sp, #0]
 8013c62:	4613      	mov	r3, r2
 8013c64:	4a1b      	ldr	r2, [pc, #108]	@ (8013cd4 <main+0x1bc>)
 8013c66:	2180      	movs	r1, #128	@ 0x80
 8013c68:	f002 fee6 	bl	8016a38 <sniprintf>
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);


      if (error != 0U && error != last_error)
 8013c6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	d014      	beq.n	8013c9e <main+0x186>
 8013c74:	4b18      	ldr	r3, [pc, #96]	@ (8013cd8 <main+0x1c0>)
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013c7c:	429a      	cmp	r2, r3
 8013c7e:	d00e      	beq.n	8013c9e <main+0x186>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 8013c80:	4638      	mov	r0, r7
 8013c82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c86:	4a15      	ldr	r2, [pc, #84]	@ (8013cdc <main+0x1c4>)
 8013c88:	2180      	movs	r1, #128	@ 0x80
 8013c8a:	f002 fed5 	bl	8016a38 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 8013c8e:	463b      	mov	r3, r7
 8013c90:	4618      	mov	r0, r3
 8013c92:	f7ff ff2d 	bl	8013af0 <uart_log>
        last_error = error;
 8013c96:	4a10      	ldr	r2, [pc, #64]	@ (8013cd8 <main+0x1c0>)
 8013c98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c9c:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 8013c9e:	4a0c      	ldr	r2, [pc, #48]	@ (8013cd0 <main+0x1b8>)
 8013ca0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ca4:	6013      	str	r3, [r2, #0]
  {
 8013ca6:	e78a      	b.n	8013bbe <main+0xa6>
 8013ca8:	08017330 	.word	0x08017330
 8013cac:	08017350 	.word	0x08017350
 8013cb0:	240086bc 	.word	0x240086bc
 8013cb4:	24008754 	.word	0x24008754
 8013cb8:	08017370 	.word	0x08017370
 8013cbc:	0801738c 	.word	0x0801738c
 8013cc0:	080173a4 	.word	0x080173a4
 8013cc4:	080173b8 	.word	0x080173b8
 8013cc8:	24008264 	.word	0x24008264
 8013ccc:	58021c00 	.word	0x58021c00
 8013cd0:	24008268 	.word	0x24008268
 8013cd4:	080173cc 	.word	0x080173cc
 8013cd8:	2400826c 	.word	0x2400826c
 8013cdc:	08017428 	.word	0x08017428

08013ce0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b09c      	sub	sp, #112	@ 0x70
 8013ce4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8013ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013cea:	224c      	movs	r2, #76	@ 0x4c
 8013cec:	2100      	movs	r1, #0
 8013cee:	4618      	mov	r0, r3
 8013cf0:	f002 fed8 	bl	8016aa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8013cf4:	1d3b      	adds	r3, r7, #4
 8013cf6:	2220      	movs	r2, #32
 8013cf8:	2100      	movs	r1, #0
 8013cfa:	4618      	mov	r0, r3
 8013cfc:	f002 fed2 	bl	8016aa4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8013d00:	2002      	movs	r0, #2
 8013d02:	f7f4 f85f 	bl	8007dc4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8013d06:	2300      	movs	r3, #0
 8013d08:	603b      	str	r3, [r7, #0]
 8013d0a:	4b31      	ldr	r3, [pc, #196]	@ (8013dd0 <SystemClock_Config+0xf0>)
 8013d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d0e:	4a30      	ldr	r2, [pc, #192]	@ (8013dd0 <SystemClock_Config+0xf0>)
 8013d10:	f023 0301 	bic.w	r3, r3, #1
 8013d14:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8013d16:	4b2e      	ldr	r3, [pc, #184]	@ (8013dd0 <SystemClock_Config+0xf0>)
 8013d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013d1a:	f003 0301 	and.w	r3, r3, #1
 8013d1e:	603b      	str	r3, [r7, #0]
 8013d20:	4b2c      	ldr	r3, [pc, #176]	@ (8013dd4 <SystemClock_Config+0xf4>)
 8013d22:	699b      	ldr	r3, [r3, #24]
 8013d24:	4a2b      	ldr	r2, [pc, #172]	@ (8013dd4 <SystemClock_Config+0xf4>)
 8013d26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8013d2a:	6193      	str	r3, [r2, #24]
 8013d2c:	4b29      	ldr	r3, [pc, #164]	@ (8013dd4 <SystemClock_Config+0xf4>)
 8013d2e:	699b      	ldr	r3, [r3, #24]
 8013d30:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8013d34:	603b      	str	r3, [r7, #0]
 8013d36:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8013d38:	bf00      	nop
 8013d3a:	4b26      	ldr	r3, [pc, #152]	@ (8013dd4 <SystemClock_Config+0xf4>)
 8013d3c:	699b      	ldr	r3, [r3, #24]
 8013d3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013d42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013d46:	d1f8      	bne.n	8013d3a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8013d48:	2321      	movs	r3, #33	@ 0x21
 8013d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8013d4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8013d50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8013d52:	2301      	movs	r3, #1
 8013d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8013d56:	2302      	movs	r3, #2
 8013d58:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8013d5a:	2302      	movs	r3, #2
 8013d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8013d5e:	2305      	movs	r3, #5
 8013d60:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8013d62:	23a0      	movs	r3, #160	@ 0xa0
 8013d64:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8013d66:	2302      	movs	r3, #2
 8013d68:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8013d6a:	2304      	movs	r3, #4
 8013d6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8013d6e:	2302      	movs	r3, #2
 8013d70:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8013d72:	2308      	movs	r3, #8
 8013d74:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8013d76:	2300      	movs	r3, #0
 8013d78:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8013d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013d82:	4618      	mov	r0, r3
 8013d84:	f7f4 f868 	bl	8007e58 <HAL_RCC_OscConfig>
 8013d88:	4603      	mov	r3, r0
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d001      	beq.n	8013d92 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8013d8e:	f000 f89b 	bl	8013ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8013d92:	233f      	movs	r3, #63	@ 0x3f
 8013d94:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8013d96:	2303      	movs	r3, #3
 8013d98:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8013d9e:	2308      	movs	r3, #8
 8013da0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8013da2:	2340      	movs	r3, #64	@ 0x40
 8013da4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8013da6:	2340      	movs	r3, #64	@ 0x40
 8013da8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8013daa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013dae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8013db0:	2340      	movs	r3, #64	@ 0x40
 8013db2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8013db4:	1d3b      	adds	r3, r7, #4
 8013db6:	2102      	movs	r1, #2
 8013db8:	4618      	mov	r0, r3
 8013dba:	f7f4 fca7 	bl	800870c <HAL_RCC_ClockConfig>
 8013dbe:	4603      	mov	r3, r0
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d001      	beq.n	8013dc8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8013dc4:	f000 f880 	bl	8013ec8 <Error_Handler>
  }
}
 8013dc8:	bf00      	nop
 8013dca:	3770      	adds	r7, #112	@ 0x70
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd80      	pop	{r7, pc}
 8013dd0:	58000400 	.word	0x58000400
 8013dd4:	58024800 	.word	0x58024800

08013dd8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b0b0      	sub	sp, #192	@ 0xc0
 8013ddc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013dde:	463b      	mov	r3, r7
 8013de0:	22c0      	movs	r2, #192	@ 0xc0
 8013de2:	2100      	movs	r1, #0
 8013de4:	4618      	mov	r0, r3
 8013de6:	f002 fe5d 	bl	8016aa4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8013dea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013dee:	f04f 0300 	mov.w	r3, #0
 8013df2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8013df6:	2319      	movs	r3, #25
 8013df8:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 8013dfa:	f240 13eb 	movw	r3, #491	@ 0x1eb
 8013dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 8013e00:	2328      	movs	r3, #40	@ 0x28
 8013e02:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8013e04:	2302      	movs	r3, #2
 8013e06:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8013e08:	2302      	movs	r3, #2
 8013e0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8013e0c:	2300      	movs	r3, #0
 8013e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8013e10:	2300      	movs	r3, #0
 8013e12:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 8013e14:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 8013e18:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 8013e1a:	2302      	movs	r3, #2
 8013e1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013e1e:	463b      	mov	r3, r7
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7f4 ffff 	bl	8008e24 <HAL_RCCEx_PeriphCLKConfig>
 8013e26:	4603      	mov	r3, r0
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d001      	beq.n	8013e30 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8013e2c:	f000 f84c 	bl	8013ec8 <Error_Handler>
  }
}
 8013e30:	bf00      	nop
 8013e32:	37c0      	adds	r7, #192	@ 0xc0
 8013e34:	46bd      	mov	sp, r7
 8013e36:	bd80      	pop	{r7, pc}

08013e38 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b082      	sub	sp, #8
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	681b      	ldr	r3, [r3, #0]
 8013e44:	4a04      	ldr	r2, [pc, #16]	@ (8013e58 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8013e46:	4293      	cmp	r3, r2
 8013e48:	d101      	bne.n	8013e4e <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 8013e4a:	f7ff fc0f 	bl	801366c <AudioOut_ProcessHalf>
  }
}
 8013e4e:	bf00      	nop
 8013e50:	3708      	adds	r7, #8
 8013e52:	46bd      	mov	sp, r7
 8013e54:	bd80      	pop	{r7, pc}
 8013e56:	bf00      	nop
 8013e58:	40015804 	.word	0x40015804

08013e5c <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8013e5c:	b580      	push	{r7, lr}
 8013e5e:	b082      	sub	sp, #8
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	4a04      	ldr	r2, [pc, #16]	@ (8013e7c <HAL_SAI_TxCpltCallback+0x20>)
 8013e6a:	4293      	cmp	r3, r2
 8013e6c:	d101      	bne.n	8013e72 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 8013e6e:	f7ff fc0d 	bl	801368c <AudioOut_ProcessFull>
  }
}
 8013e72:	bf00      	nop
 8013e74:	3708      	adds	r7, #8
 8013e76:	46bd      	mov	sp, r7
 8013e78:	bd80      	pop	{r7, pc}
 8013e7a:	bf00      	nop
 8013e7c:	40015804 	.word	0x40015804

08013e80 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b082      	sub	sp, #8
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	4a04      	ldr	r2, [pc, #16]	@ (8013ea0 <HAL_SAI_RxHalfCpltCallback+0x20>)
 8013e8e:	4293      	cmp	r3, r2
 8013e90:	d101      	bne.n	8013e96 <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 8013e92:	f7ff f955 	bl	8013140 <AudioIn_ProcessHalf>
  }
}
 8013e96:	bf00      	nop
 8013e98:	3708      	adds	r7, #8
 8013e9a:	46bd      	mov	sp, r7
 8013e9c:	bd80      	pop	{r7, pc}
 8013e9e:	bf00      	nop
 8013ea0:	40015824 	.word	0x40015824

08013ea4 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8013ea4:	b580      	push	{r7, lr}
 8013ea6:	b082      	sub	sp, #8
 8013ea8:	af00      	add	r7, sp, #0
 8013eaa:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	4a04      	ldr	r2, [pc, #16]	@ (8013ec4 <HAL_SAI_RxCpltCallback+0x20>)
 8013eb2:	4293      	cmp	r3, r2
 8013eb4:	d101      	bne.n	8013eba <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 8013eb6:	f7ff f963 	bl	8013180 <AudioIn_ProcessFull>
  }
}
 8013eba:	bf00      	nop
 8013ebc:	3708      	adds	r7, #8
 8013ebe:	46bd      	mov	sp, r7
 8013ec0:	bd80      	pop	{r7, pc}
 8013ec2:	bf00      	nop
 8013ec4:	40015824 	.word	0x40015824

08013ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8013ec8:	b480      	push	{r7}
 8013eca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8013ecc:	b672      	cpsid	i
}
 8013ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8013ed0:	bf00      	nop
 8013ed2:	e7fd      	b.n	8013ed0 <Error_Handler+0x8>

08013ed4 <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 8013ed4:	b480      	push	{r7}
 8013ed6:	b083      	sub	sp, #12
 8013ed8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013eda:	f3ef 8310 	mrs	r3, PRIMASK
 8013ede:	603b      	str	r3, [r7, #0]
  return(result);
 8013ee0:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 8013ee2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8013ee4:	b672      	cpsid	i
}
 8013ee6:	bf00      	nop
  __disable_irq();
  return primask;
 8013ee8:	687b      	ldr	r3, [r7, #4]
}
 8013eea:	4618      	mov	r0, r3
 8013eec:	370c      	adds	r7, #12
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ef4:	4770      	bx	lr

08013ef6 <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 8013ef6:	b480      	push	{r7}
 8013ef8:	b085      	sub	sp, #20
 8013efa:	af00      	add	r7, sp, #0
 8013efc:	6078      	str	r0, [r7, #4]
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	f383 8810 	msr	PRIMASK, r3
}
 8013f08:	bf00      	nop
  __set_PRIMASK(primask);
}
 8013f0a:	bf00      	nop
 8013f0c:	3714      	adds	r7, #20
 8013f0e:	46bd      	mov	sp, r7
 8013f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f14:	4770      	bx	lr

08013f16 <midi_in_isr>:

static inline bool midi_in_isr(void) {
 8013f16:	b480      	push	{r7}
 8013f18:	b083      	sub	sp, #12
 8013f1a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013f1c:	f3ef 8305 	mrs	r3, IPSR
 8013f20:	607b      	str	r3, [r7, #4]
  return(result);
 8013f22:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	bf14      	ite	ne
 8013f28:	2301      	movne	r3, #1
 8013f2a:	2300      	moveq	r3, #0
 8013f2c:	b2db      	uxtb	r3, r3
}
 8013f2e:	4618      	mov	r0, r3
 8013f30:	370c      	adds	r7, #12
 8013f32:	46bd      	mov	sp, r7
 8013f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f38:	4770      	bx	lr
	...

08013f3c <usb_device_ready>:
static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len);
static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 8013f3c:	b580      	push	{r7, lr}
 8013f3e:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 8013f40:	4805      	ldr	r0, [pc, #20]	@ (8013f58 <usb_device_ready+0x1c>)
 8013f42:	f7fc f8dd 	bl	8010100 <USBD_MIDI_GetState>
 8013f46:	4603      	mov	r3, r0
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	bf0c      	ite	eq
 8013f4c:	2301      	moveq	r3, #1
 8013f4e:	2300      	movne	r3, #0
 8013f50:	b2db      	uxtb	r3, r3
}
 8013f52:	4618      	mov	r0, r3
 8013f54:	bd80      	pop	{r7, pc}
 8013f56:	bf00      	nop
 8013f58:	24008978 	.word	0x24008978

08013f5c <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 8013f5c:	b580      	push	{r7, lr}
 8013f5e:	b082      	sub	sp, #8
 8013f60:	af00      	add	r7, sp, #0
 8013f62:	6078      	str	r0, [r7, #4]
 8013f64:	460b      	mov	r3, r1
 8013f66:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 8013f68:	f7ff ffe8 	bl	8013f3c <usb_device_ready>
 8013f6c:	4603      	mov	r3, r0
 8013f6e:	f083 0301 	eor.w	r3, r3, #1
 8013f72:	b2db      	uxtb	r3, r3
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d001      	beq.n	8013f7c <usb_device_send_packets+0x20>
    return false;
 8013f78:	2300      	movs	r3, #0
 8013f7a:	e006      	b.n	8013f8a <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 8013f7c:	887b      	ldrh	r3, [r7, #2]
 8013f7e:	461a      	mov	r2, r3
 8013f80:	6879      	ldr	r1, [r7, #4]
 8013f82:	4804      	ldr	r0, [pc, #16]	@ (8013f94 <usb_device_send_packets+0x38>)
 8013f84:	f7fc f8ca 	bl	801011c <USBD_MIDI_SendPackets>
  return true;
 8013f88:	2301      	movs	r3, #1
}
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	3708      	adds	r7, #8
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	bd80      	pop	{r7, pc}
 8013f92:	bf00      	nop
 8013f94:	24008978 	.word	0x24008978

08013f98 <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 8013f98:	b580      	push	{r7, lr}
 8013f9a:	b084      	sub	sp, #16
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8013fa0:	f7ff ff98 	bl	8013ed4 <midi_enter_critical>
 8013fa4:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 8013fa6:	4b2e      	ldr	r3, [pc, #184]	@ (8014060 <usb_tx_queue_push+0xc8>)
 8013fa8:	881b      	ldrh	r3, [r3, #0]
 8013faa:	b29b      	uxth	r3, r3
 8013fac:	2b7f      	cmp	r3, #127	@ 0x7f
 8013fae:	d904      	bls.n	8013fba <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 8013fb0:	68f8      	ldr	r0, [r7, #12]
 8013fb2:	f7ff ffa0 	bl	8013ef6 <midi_exit_critical>
    return false;
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	e04e      	b.n	8014058 <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 8013fba:	4b2a      	ldr	r3, [pc, #168]	@ (8014064 <usb_tx_queue_push+0xcc>)
 8013fbc:	881b      	ldrh	r3, [r3, #0]
 8013fbe:	b29b      	uxth	r3, r3
 8013fc0:	461a      	mov	r2, r3
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	7819      	ldrb	r1, [r3, #0]
 8013fc6:	4b28      	ldr	r3, [pc, #160]	@ (8014068 <usb_tx_queue_push+0xd0>)
 8013fc8:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	3301      	adds	r3, #1
 8013fd0:	4a24      	ldr	r2, [pc, #144]	@ (8014064 <usb_tx_queue_push+0xcc>)
 8013fd2:	8812      	ldrh	r2, [r2, #0]
 8013fd4:	b292      	uxth	r2, r2
 8013fd6:	4610      	mov	r0, r2
 8013fd8:	7819      	ldrb	r1, [r3, #0]
 8013fda:	4a23      	ldr	r2, [pc, #140]	@ (8014068 <usb_tx_queue_push+0xd0>)
 8013fdc:	0083      	lsls	r3, r0, #2
 8013fde:	4413      	add	r3, r2
 8013fe0:	460a      	mov	r2, r1
 8013fe2:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	3302      	adds	r3, #2
 8013fe8:	4a1e      	ldr	r2, [pc, #120]	@ (8014064 <usb_tx_queue_push+0xcc>)
 8013fea:	8812      	ldrh	r2, [r2, #0]
 8013fec:	b292      	uxth	r2, r2
 8013fee:	4610      	mov	r0, r2
 8013ff0:	7819      	ldrb	r1, [r3, #0]
 8013ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8014068 <usb_tx_queue_push+0xd0>)
 8013ff4:	0083      	lsls	r3, r0, #2
 8013ff6:	4413      	add	r3, r2
 8013ff8:	460a      	mov	r2, r1
 8013ffa:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	3303      	adds	r3, #3
 8014000:	4a18      	ldr	r2, [pc, #96]	@ (8014064 <usb_tx_queue_push+0xcc>)
 8014002:	8812      	ldrh	r2, [r2, #0]
 8014004:	b292      	uxth	r2, r2
 8014006:	4610      	mov	r0, r2
 8014008:	7819      	ldrb	r1, [r3, #0]
 801400a:	4a17      	ldr	r2, [pc, #92]	@ (8014068 <usb_tx_queue_push+0xd0>)
 801400c:	0083      	lsls	r3, r0, #2
 801400e:	4413      	add	r3, r2
 8014010:	460a      	mov	r2, r1
 8014012:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8014014:	4b13      	ldr	r3, [pc, #76]	@ (8014064 <usb_tx_queue_push+0xcc>)
 8014016:	881b      	ldrh	r3, [r3, #0]
 8014018:	b29b      	uxth	r3, r3
 801401a:	3301      	adds	r3, #1
 801401c:	b29b      	uxth	r3, r3
 801401e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014022:	b29a      	uxth	r2, r3
 8014024:	4b0f      	ldr	r3, [pc, #60]	@ (8014064 <usb_tx_queue_push+0xcc>)
 8014026:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 8014028:	4b0d      	ldr	r3, [pc, #52]	@ (8014060 <usb_tx_queue_push+0xc8>)
 801402a:	881b      	ldrh	r3, [r3, #0]
 801402c:	b29b      	uxth	r3, r3
 801402e:	3301      	adds	r3, #1
 8014030:	b29a      	uxth	r2, r3
 8014032:	4b0b      	ldr	r3, [pc, #44]	@ (8014060 <usb_tx_queue_push+0xc8>)
 8014034:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 8014036:	4b0a      	ldr	r3, [pc, #40]	@ (8014060 <usb_tx_queue_push+0xc8>)
 8014038:	881b      	ldrh	r3, [r3, #0]
 801403a:	b29a      	uxth	r2, r3
 801403c:	4b0b      	ldr	r3, [pc, #44]	@ (801406c <usb_tx_queue_push+0xd4>)
 801403e:	881b      	ldrh	r3, [r3, #0]
 8014040:	b29b      	uxth	r3, r3
 8014042:	429a      	cmp	r2, r3
 8014044:	d904      	bls.n	8014050 <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 8014046:	4b06      	ldr	r3, [pc, #24]	@ (8014060 <usb_tx_queue_push+0xc8>)
 8014048:	881b      	ldrh	r3, [r3, #0]
 801404a:	b29a      	uxth	r2, r3
 801404c:	4b07      	ldr	r3, [pc, #28]	@ (801406c <usb_tx_queue_push+0xd4>)
 801404e:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 8014050:	68f8      	ldr	r0, [r7, #12]
 8014052:	f7ff ff50 	bl	8013ef6 <midi_exit_critical>
  return true;
 8014056:	2301      	movs	r3, #1
}
 8014058:	4618      	mov	r0, r3
 801405a:	3710      	adds	r7, #16
 801405c:	46bd      	mov	sp, r7
 801405e:	bd80      	pop	{r7, pc}
 8014060:	240086a8 	.word	0x240086a8
 8014064:	240086a4 	.word	0x240086a4
 8014068:	240082a4 	.word	0x240082a4
 801406c:	240086aa 	.word	0x240086aa

08014070 <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 8014070:	b580      	push	{r7, lr}
 8014072:	b084      	sub	sp, #16
 8014074:	af00      	add	r7, sp, #0
 8014076:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8014078:	f7ff ff2c 	bl	8013ed4 <midi_enter_critical>
 801407c:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 801407e:	4b16      	ldr	r3, [pc, #88]	@ (80140d8 <usb_tx_queue_pop+0x68>)
 8014080:	881b      	ldrh	r3, [r3, #0]
 8014082:	b29b      	uxth	r3, r3
 8014084:	2b00      	cmp	r3, #0
 8014086:	d104      	bne.n	8014092 <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 8014088:	68f8      	ldr	r0, [r7, #12]
 801408a:	f7ff ff34 	bl	8013ef6 <midi_exit_critical>
    return false;
 801408e:	2300      	movs	r3, #0
 8014090:	e01d      	b.n	80140ce <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 8014092:	4b12      	ldr	r3, [pc, #72]	@ (80140dc <usb_tx_queue_pop+0x6c>)
 8014094:	881b      	ldrh	r3, [r3, #0]
 8014096:	b29b      	uxth	r3, r3
 8014098:	6879      	ldr	r1, [r7, #4]
 801409a:	4a11      	ldr	r2, [pc, #68]	@ (80140e0 <usb_tx_queue_pop+0x70>)
 801409c:	009b      	lsls	r3, r3, #2
 801409e:	4413      	add	r3, r2
 80140a0:	6818      	ldr	r0, [r3, #0]
 80140a2:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 80140a4:	4b0d      	ldr	r3, [pc, #52]	@ (80140dc <usb_tx_queue_pop+0x6c>)
 80140a6:	881b      	ldrh	r3, [r3, #0]
 80140a8:	b29b      	uxth	r3, r3
 80140aa:	3301      	adds	r3, #1
 80140ac:	b29b      	uxth	r3, r3
 80140ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80140b2:	b29a      	uxth	r2, r3
 80140b4:	4b09      	ldr	r3, [pc, #36]	@ (80140dc <usb_tx_queue_pop+0x6c>)
 80140b6:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 80140b8:	4b07      	ldr	r3, [pc, #28]	@ (80140d8 <usb_tx_queue_pop+0x68>)
 80140ba:	881b      	ldrh	r3, [r3, #0]
 80140bc:	b29b      	uxth	r3, r3
 80140be:	3b01      	subs	r3, #1
 80140c0:	b29a      	uxth	r2, r3
 80140c2:	4b05      	ldr	r3, [pc, #20]	@ (80140d8 <usb_tx_queue_pop+0x68>)
 80140c4:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 80140c6:	68f8      	ldr	r0, [r7, #12]
 80140c8:	f7ff ff15 	bl	8013ef6 <midi_exit_critical>
  return true;
 80140cc:	2301      	movs	r3, #1
}
 80140ce:	4618      	mov	r0, r3
 80140d0:	3710      	adds	r7, #16
 80140d2:	46bd      	mov	sp, r7
 80140d4:	bd80      	pop	{r7, pc}
 80140d6:	bf00      	nop
 80140d8:	240086a8 	.word	0x240086a8
 80140dc:	240086a6 	.word	0x240086a6
 80140e0:	240082a4 	.word	0x240082a4

080140e4 <usb_rx_queue_push>:

static bool usb_rx_queue_push(const uint8_t packet[4]) {
 80140e4:	b580      	push	{r7, lr}
 80140e6:	b084      	sub	sp, #16
 80140e8:	af00      	add	r7, sp, #0
 80140ea:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 80140ec:	f7ff fef2 	bl	8013ed4 <midi_enter_critical>
 80140f0:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count >= MIDI_USB_RX_QUEUE_LEN) {
 80140f2:	4b2e      	ldr	r3, [pc, #184]	@ (80141ac <usb_rx_queue_push+0xc8>)
 80140f4:	881b      	ldrh	r3, [r3, #0]
 80140f6:	b29b      	uxth	r3, r3
 80140f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80140fa:	d904      	bls.n	8014106 <usb_rx_queue_push+0x22>
    midi_exit_critical(primask);
 80140fc:	68f8      	ldr	r0, [r7, #12]
 80140fe:	f7ff fefa 	bl	8013ef6 <midi_exit_critical>
    return false;
 8014102:	2300      	movs	r3, #0
 8014104:	e04e      	b.n	80141a4 <usb_rx_queue_push+0xc0>
  }

  midi_usb_rx_queue[midi_usb_rx_head].bytes[0] = packet[0];
 8014106:	4b2a      	ldr	r3, [pc, #168]	@ (80141b0 <usb_rx_queue_push+0xcc>)
 8014108:	881b      	ldrh	r3, [r3, #0]
 801410a:	b29b      	uxth	r3, r3
 801410c:	461a      	mov	r2, r3
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	7819      	ldrb	r1, [r3, #0]
 8014112:	4b28      	ldr	r3, [pc, #160]	@ (80141b4 <usb_rx_queue_push+0xd0>)
 8014114:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[1] = packet[1];
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	3301      	adds	r3, #1
 801411c:	4a24      	ldr	r2, [pc, #144]	@ (80141b0 <usb_rx_queue_push+0xcc>)
 801411e:	8812      	ldrh	r2, [r2, #0]
 8014120:	b292      	uxth	r2, r2
 8014122:	4610      	mov	r0, r2
 8014124:	7819      	ldrb	r1, [r3, #0]
 8014126:	4a23      	ldr	r2, [pc, #140]	@ (80141b4 <usb_rx_queue_push+0xd0>)
 8014128:	0083      	lsls	r3, r0, #2
 801412a:	4413      	add	r3, r2
 801412c:	460a      	mov	r2, r1
 801412e:	705a      	strb	r2, [r3, #1]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[2] = packet[2];
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	3302      	adds	r3, #2
 8014134:	4a1e      	ldr	r2, [pc, #120]	@ (80141b0 <usb_rx_queue_push+0xcc>)
 8014136:	8812      	ldrh	r2, [r2, #0]
 8014138:	b292      	uxth	r2, r2
 801413a:	4610      	mov	r0, r2
 801413c:	7819      	ldrb	r1, [r3, #0]
 801413e:	4a1d      	ldr	r2, [pc, #116]	@ (80141b4 <usb_rx_queue_push+0xd0>)
 8014140:	0083      	lsls	r3, r0, #2
 8014142:	4413      	add	r3, r2
 8014144:	460a      	mov	r2, r1
 8014146:	709a      	strb	r2, [r3, #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[3] = packet[3];
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	3303      	adds	r3, #3
 801414c:	4a18      	ldr	r2, [pc, #96]	@ (80141b0 <usb_rx_queue_push+0xcc>)
 801414e:	8812      	ldrh	r2, [r2, #0]
 8014150:	b292      	uxth	r2, r2
 8014152:	4610      	mov	r0, r2
 8014154:	7819      	ldrb	r1, [r3, #0]
 8014156:	4a17      	ldr	r2, [pc, #92]	@ (80141b4 <usb_rx_queue_push+0xd0>)
 8014158:	0083      	lsls	r3, r0, #2
 801415a:	4413      	add	r3, r2
 801415c:	460a      	mov	r2, r1
 801415e:	70da      	strb	r2, [r3, #3]

  midi_usb_rx_head = (uint16_t)((midi_usb_rx_head + 1U) % MIDI_USB_RX_QUEUE_LEN);
 8014160:	4b13      	ldr	r3, [pc, #76]	@ (80141b0 <usb_rx_queue_push+0xcc>)
 8014162:	881b      	ldrh	r3, [r3, #0]
 8014164:	b29b      	uxth	r3, r3
 8014166:	3301      	adds	r3, #1
 8014168:	b29b      	uxth	r3, r3
 801416a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801416e:	b29a      	uxth	r2, r3
 8014170:	4b0f      	ldr	r3, [pc, #60]	@ (80141b0 <usb_rx_queue_push+0xcc>)
 8014172:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count++;
 8014174:	4b0d      	ldr	r3, [pc, #52]	@ (80141ac <usb_rx_queue_push+0xc8>)
 8014176:	881b      	ldrh	r3, [r3, #0]
 8014178:	b29b      	uxth	r3, r3
 801417a:	3301      	adds	r3, #1
 801417c:	b29a      	uxth	r2, r3
 801417e:	4b0b      	ldr	r3, [pc, #44]	@ (80141ac <usb_rx_queue_push+0xc8>)
 8014180:	801a      	strh	r2, [r3, #0]
  if (midi_usb_rx_count > midi_usb_rx_high_water) {
 8014182:	4b0a      	ldr	r3, [pc, #40]	@ (80141ac <usb_rx_queue_push+0xc8>)
 8014184:	881b      	ldrh	r3, [r3, #0]
 8014186:	b29a      	uxth	r2, r3
 8014188:	4b0b      	ldr	r3, [pc, #44]	@ (80141b8 <usb_rx_queue_push+0xd4>)
 801418a:	881b      	ldrh	r3, [r3, #0]
 801418c:	b29b      	uxth	r3, r3
 801418e:	429a      	cmp	r2, r3
 8014190:	d904      	bls.n	801419c <usb_rx_queue_push+0xb8>
    midi_usb_rx_high_water = midi_usb_rx_count;
 8014192:	4b06      	ldr	r3, [pc, #24]	@ (80141ac <usb_rx_queue_push+0xc8>)
 8014194:	881b      	ldrh	r3, [r3, #0]
 8014196:	b29a      	uxth	r2, r3
 8014198:	4b07      	ldr	r3, [pc, #28]	@ (80141b8 <usb_rx_queue_push+0xd4>)
 801419a:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 801419c:	68f8      	ldr	r0, [r7, #12]
 801419e:	f7ff feaa 	bl	8013ef6 <midi_exit_critical>
  return true;
 80141a2:	2301      	movs	r3, #1
}
 80141a4:	4618      	mov	r0, r3
 80141a6:	3710      	adds	r7, #16
 80141a8:	46bd      	mov	sp, r7
 80141aa:	bd80      	pop	{r7, pc}
 80141ac:	240086b0 	.word	0x240086b0
 80141b0:	240086ac 	.word	0x240086ac
 80141b4:	240084a4 	.word	0x240084a4
 80141b8:	240086b2 	.word	0x240086b2

080141bc <midi_usb_try_flush>:
  midi_usb_rx_count--;
  midi_exit_critical(primask);
  return true;
}

static void midi_usb_try_flush(void) {
 80141bc:	b580      	push	{r7, lr}
 80141be:	b092      	sub	sp, #72	@ 0x48
 80141c0:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 80141c2:	2300      	movs	r3, #0
 80141c4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 80141c8:	f7ff fea5 	bl	8013f16 <midi_in_isr>
 80141cc:	4603      	mov	r3, r0
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d142      	bne.n	8014258 <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 80141d2:	f7ff feb3 	bl	8013f3c <usb_device_ready>
 80141d6:	4603      	mov	r3, r0
 80141d8:	f083 0301 	eor.w	r3, r3, #1
 80141dc:	b2db      	uxtb	r3, r3
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d13c      	bne.n	801425c <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 80141e2:	e015      	b.n	8014210 <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 80141e4:	463b      	mov	r3, r7
 80141e6:	4618      	mov	r0, r3
 80141e8:	f7ff ff42 	bl	8014070 <usb_tx_queue_pop>
 80141ec:	4603      	mov	r3, r0
 80141ee:	f083 0301 	eor.w	r3, r3, #1
 80141f2:	b2db      	uxtb	r3, r3
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d110      	bne.n	801421a <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 80141f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80141fc:	009b      	lsls	r3, r3, #2
 80141fe:	1d3a      	adds	r2, r7, #4
 8014200:	4413      	add	r3, r2
 8014202:	683a      	ldr	r2, [r7, #0]
 8014204:	601a      	str	r2, [r3, #0]
    packets++;
 8014206:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801420a:	3301      	adds	r3, #1
 801420c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 8014210:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014214:	2b0f      	cmp	r3, #15
 8014216:	d9e5      	bls.n	80141e4 <midi_usb_try_flush+0x28>
 8014218:	e000      	b.n	801421c <midi_usb_try_flush+0x60>
      break;
 801421a:	bf00      	nop
  }

  if (packets == 0U) {
 801421c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014220:	2b00      	cmp	r3, #0
 8014222:	d01d      	beq.n	8014260 <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 8014224:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014228:	009b      	lsls	r3, r3, #2
 801422a:	b29a      	uxth	r2, r3
 801422c:	1d3b      	adds	r3, r7, #4
 801422e:	4611      	mov	r1, r2
 8014230:	4618      	mov	r0, r3
 8014232:	f7ff fe93 	bl	8013f5c <usb_device_send_packets>
 8014236:	4603      	mov	r3, r0
 8014238:	2b00      	cmp	r3, #0
 801423a:	d005      	beq.n	8014248 <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 801423c:	4b0a      	ldr	r3, [pc, #40]	@ (8014268 <midi_usb_try_flush+0xac>)
 801423e:	685b      	ldr	r3, [r3, #4]
 8014240:	3301      	adds	r3, #1
 8014242:	4a09      	ldr	r2, [pc, #36]	@ (8014268 <midi_usb_try_flush+0xac>)
 8014244:	6053      	str	r3, [r2, #4]
 8014246:	e00c      	b.n	8014262 <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 8014248:	4b07      	ldr	r3, [pc, #28]	@ (8014268 <midi_usb_try_flush+0xac>)
 801424a:	699a      	ldr	r2, [r3, #24]
 801424c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014250:	4413      	add	r3, r2
 8014252:	4a05      	ldr	r2, [pc, #20]	@ (8014268 <midi_usb_try_flush+0xac>)
 8014254:	6193      	str	r3, [r2, #24]
 8014256:	e004      	b.n	8014262 <midi_usb_try_flush+0xa6>
    return;
 8014258:	bf00      	nop
 801425a:	e002      	b.n	8014262 <midi_usb_try_flush+0xa6>
    return;
 801425c:	bf00      	nop
 801425e:	e000      	b.n	8014262 <midi_usb_try_flush+0xa6>
    return;
 8014260:	bf00      	nop
  }
}
 8014262:	3748      	adds	r7, #72	@ 0x48
 8014264:	46bd      	mov	sp, r7
 8014266:	bd80      	pop	{r7, pc}
 8014268:	24008270 	.word	0x24008270

0801426c <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 801426c:	b580      	push	{r7, lr}
 801426e:	b082      	sub	sp, #8
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 8014274:	6878      	ldr	r0, [r7, #4]
 8014276:	f7ff fe8f 	bl	8013f98 <usb_tx_queue_push>
 801427a:	4603      	mov	r3, r0
 801427c:	f083 0301 	eor.w	r3, r3, #1
 8014280:	b2db      	uxtb	r3, r3
 8014282:	2b00      	cmp	r3, #0
 8014284:	d004      	beq.n	8014290 <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 8014286:	4b04      	ldr	r3, [pc, #16]	@ (8014298 <usb_device_enqueue_packet+0x2c>)
 8014288:	695b      	ldr	r3, [r3, #20]
 801428a:	3301      	adds	r3, #1
 801428c:	4a02      	ldr	r2, [pc, #8]	@ (8014298 <usb_device_enqueue_packet+0x2c>)
 801428e:	6153      	str	r3, [r2, #20]
  }
}
 8014290:	bf00      	nop
 8014292:	3708      	adds	r7, #8
 8014294:	46bd      	mov	sp, r7
 8014296:	bd80      	pop	{r7, pc}
 8014298:	24008270 	.word	0x24008270

0801429c <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 801429c:	b580      	push	{r7, lr}
 801429e:	b084      	sub	sp, #16
 80142a0:	af00      	add	r7, sp, #0
 80142a2:	6078      	str	r0, [r7, #4]
 80142a4:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 80142a6:	2300      	movs	r3, #0
 80142a8:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	781b      	ldrb	r3, [r3, #0]
 80142ae:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 80142b0:	2300      	movs	r3, #0
 80142b2:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 80142b4:	7bfb      	ldrb	r3, [r7, #15]
 80142b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80142ba:	2b80      	cmp	r3, #128	@ 0x80
 80142bc:	d113      	bne.n	80142e6 <backend_usb_device_send+0x4a>
 80142be:	683b      	ldr	r3, [r7, #0]
 80142c0:	2b02      	cmp	r3, #2
 80142c2:	d910      	bls.n	80142e6 <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 80142c4:	7bbb      	ldrb	r3, [r7, #14]
 80142c6:	f043 0308 	orr.w	r3, r3, #8
 80142ca:	b2db      	uxtb	r3, r3
 80142cc:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	781b      	ldrb	r3, [r3, #0]
 80142d2:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	3301      	adds	r3, #1
 80142d8:	781b      	ldrb	r3, [r3, #0]
 80142da:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	3302      	adds	r3, #2
 80142e0:	781b      	ldrb	r3, [r3, #0]
 80142e2:	72fb      	strb	r3, [r7, #11]
 80142e4:	e100      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 80142e6:	7bfb      	ldrb	r3, [r7, #15]
 80142e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80142ec:	2b90      	cmp	r3, #144	@ 0x90
 80142ee:	d113      	bne.n	8014318 <backend_usb_device_send+0x7c>
 80142f0:	683b      	ldr	r3, [r7, #0]
 80142f2:	2b02      	cmp	r3, #2
 80142f4:	d910      	bls.n	8014318 <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 80142f6:	7bbb      	ldrb	r3, [r7, #14]
 80142f8:	f043 0309 	orr.w	r3, r3, #9
 80142fc:	b2db      	uxtb	r3, r3
 80142fe:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	781b      	ldrb	r3, [r3, #0]
 8014304:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	3301      	adds	r3, #1
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	3302      	adds	r3, #2
 8014312:	781b      	ldrb	r3, [r3, #0]
 8014314:	72fb      	strb	r3, [r7, #11]
 8014316:	e0e7      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 8014318:	7bfb      	ldrb	r3, [r7, #15]
 801431a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801431e:	2ba0      	cmp	r3, #160	@ 0xa0
 8014320:	d113      	bne.n	801434a <backend_usb_device_send+0xae>
 8014322:	683b      	ldr	r3, [r7, #0]
 8014324:	2b02      	cmp	r3, #2
 8014326:	d910      	bls.n	801434a <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 8014328:	7bbb      	ldrb	r3, [r7, #14]
 801432a:	f043 030a 	orr.w	r3, r3, #10
 801432e:	b2db      	uxtb	r3, r3
 8014330:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	781b      	ldrb	r3, [r3, #0]
 8014336:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	3301      	adds	r3, #1
 801433c:	781b      	ldrb	r3, [r3, #0]
 801433e:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	3302      	adds	r3, #2
 8014344:	781b      	ldrb	r3, [r3, #0]
 8014346:	72fb      	strb	r3, [r7, #11]
 8014348:	e0ce      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 801434a:	7bfb      	ldrb	r3, [r7, #15]
 801434c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014350:	2bb0      	cmp	r3, #176	@ 0xb0
 8014352:	d113      	bne.n	801437c <backend_usb_device_send+0xe0>
 8014354:	683b      	ldr	r3, [r7, #0]
 8014356:	2b02      	cmp	r3, #2
 8014358:	d910      	bls.n	801437c <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 801435a:	7bbb      	ldrb	r3, [r7, #14]
 801435c:	f043 030b 	orr.w	r3, r3, #11
 8014360:	b2db      	uxtb	r3, r3
 8014362:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	781b      	ldrb	r3, [r3, #0]
 8014368:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	3301      	adds	r3, #1
 801436e:	781b      	ldrb	r3, [r3, #0]
 8014370:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	3302      	adds	r3, #2
 8014376:	781b      	ldrb	r3, [r3, #0]
 8014378:	72fb      	strb	r3, [r7, #11]
 801437a:	e0b5      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 801437c:	7bfb      	ldrb	r3, [r7, #15]
 801437e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014382:	2be0      	cmp	r3, #224	@ 0xe0
 8014384:	d113      	bne.n	80143ae <backend_usb_device_send+0x112>
 8014386:	683b      	ldr	r3, [r7, #0]
 8014388:	2b02      	cmp	r3, #2
 801438a:	d910      	bls.n	80143ae <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 801438c:	7bbb      	ldrb	r3, [r7, #14]
 801438e:	f043 030e 	orr.w	r3, r3, #14
 8014392:	b2db      	uxtb	r3, r3
 8014394:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	781b      	ldrb	r3, [r3, #0]
 801439a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	3301      	adds	r3, #1
 80143a0:	781b      	ldrb	r3, [r3, #0]
 80143a2:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 80143a4:	687b      	ldr	r3, [r7, #4]
 80143a6:	3302      	adds	r3, #2
 80143a8:	781b      	ldrb	r3, [r3, #0]
 80143aa:	72fb      	strb	r3, [r7, #11]
 80143ac:	e09c      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 80143ae:	7bfb      	ldrb	r3, [r7, #15]
 80143b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80143b4:	2bc0      	cmp	r3, #192	@ 0xc0
 80143b6:	d111      	bne.n	80143dc <backend_usb_device_send+0x140>
 80143b8:	683b      	ldr	r3, [r7, #0]
 80143ba:	2b01      	cmp	r3, #1
 80143bc:	d90e      	bls.n	80143dc <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 80143be:	7bbb      	ldrb	r3, [r7, #14]
 80143c0:	f043 030c 	orr.w	r3, r3, #12
 80143c4:	b2db      	uxtb	r3, r3
 80143c6:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	781b      	ldrb	r3, [r3, #0]
 80143cc:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	3301      	adds	r3, #1
 80143d2:	781b      	ldrb	r3, [r3, #0]
 80143d4:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 80143d6:	2300      	movs	r3, #0
 80143d8:	72fb      	strb	r3, [r7, #11]
 80143da:	e085      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 80143dc:	7bfb      	ldrb	r3, [r7, #15]
 80143de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80143e2:	2bd0      	cmp	r3, #208	@ 0xd0
 80143e4:	d111      	bne.n	801440a <backend_usb_device_send+0x16e>
 80143e6:	683b      	ldr	r3, [r7, #0]
 80143e8:	2b01      	cmp	r3, #1
 80143ea:	d90e      	bls.n	801440a <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 80143ec:	7bbb      	ldrb	r3, [r7, #14]
 80143ee:	f043 030d 	orr.w	r3, r3, #13
 80143f2:	b2db      	uxtb	r3, r3
 80143f4:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	781b      	ldrb	r3, [r3, #0]
 80143fa:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	3301      	adds	r3, #1
 8014400:	781b      	ldrb	r3, [r3, #0]
 8014402:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8014404:	2300      	movs	r3, #0
 8014406:	72fb      	strb	r3, [r7, #11]
 8014408:	e06e      	b.n	80144e8 <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 801440a:	7bfb      	ldrb	r3, [r7, #15]
 801440c:	2bf1      	cmp	r3, #241	@ 0xf1
 801440e:	d10e      	bne.n	801442e <backend_usb_device_send+0x192>
 8014410:	683b      	ldr	r3, [r7, #0]
 8014412:	2b01      	cmp	r3, #1
 8014414:	d90b      	bls.n	801442e <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 8014416:	7bbb      	ldrb	r3, [r7, #14]
 8014418:	f043 0302 	orr.w	r3, r3, #2
 801441c:	b2db      	uxtb	r3, r3
 801441e:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 8014420:	23f1      	movs	r3, #241	@ 0xf1
 8014422:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	3301      	adds	r3, #1
 8014428:	781b      	ldrb	r3, [r3, #0]
 801442a:	72bb      	strb	r3, [r7, #10]
 801442c:	e05c      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 801442e:	7bfb      	ldrb	r3, [r7, #15]
 8014430:	2bf2      	cmp	r3, #242	@ 0xf2
 8014432:	d112      	bne.n	801445a <backend_usb_device_send+0x1be>
 8014434:	683b      	ldr	r3, [r7, #0]
 8014436:	2b02      	cmp	r3, #2
 8014438:	d90f      	bls.n	801445a <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 801443a:	7bbb      	ldrb	r3, [r7, #14]
 801443c:	f043 0303 	orr.w	r3, r3, #3
 8014440:	b2db      	uxtb	r3, r3
 8014442:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 8014444:	23f2      	movs	r3, #242	@ 0xf2
 8014446:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	3301      	adds	r3, #1
 801444c:	781b      	ldrb	r3, [r3, #0]
 801444e:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	3302      	adds	r3, #2
 8014454:	781b      	ldrb	r3, [r3, #0]
 8014456:	72fb      	strb	r3, [r7, #11]
 8014458:	e046      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 801445a:	7bfb      	ldrb	r3, [r7, #15]
 801445c:	2bf3      	cmp	r3, #243	@ 0xf3
 801445e:	d10e      	bne.n	801447e <backend_usb_device_send+0x1e2>
 8014460:	683b      	ldr	r3, [r7, #0]
 8014462:	2b01      	cmp	r3, #1
 8014464:	d90b      	bls.n	801447e <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 8014466:	7bbb      	ldrb	r3, [r7, #14]
 8014468:	f043 0302 	orr.w	r3, r3, #2
 801446c:	b2db      	uxtb	r3, r3
 801446e:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 8014470:	23f3      	movs	r3, #243	@ 0xf3
 8014472:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	3301      	adds	r3, #1
 8014478:	781b      	ldrb	r3, [r3, #0]
 801447a:	72bb      	strb	r3, [r7, #10]
 801447c:	e034      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 801447e:	7bfb      	ldrb	r3, [r7, #15]
 8014480:	2bf6      	cmp	r3, #246	@ 0xf6
 8014482:	d107      	bne.n	8014494 <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8014484:	7bbb      	ldrb	r3, [r7, #14]
 8014486:	f043 030f 	orr.w	r3, r3, #15
 801448a:	b2db      	uxtb	r3, r3
 801448c:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 801448e:	23f6      	movs	r3, #246	@ 0xf6
 8014490:	727b      	strb	r3, [r7, #9]
 8014492:	e029      	b.n	80144e8 <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 8014494:	7bfb      	ldrb	r3, [r7, #15]
 8014496:	2bf7      	cmp	r3, #247	@ 0xf7
 8014498:	d907      	bls.n	80144aa <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 801449a:	7bbb      	ldrb	r3, [r7, #14]
 801449c:	f043 030f 	orr.w	r3, r3, #15
 80144a0:	b2db      	uxtb	r3, r3
 80144a2:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 80144a4:	7bfb      	ldrb	r3, [r7, #15]
 80144a6:	727b      	strb	r3, [r7, #9]
 80144a8:	e01e      	b.n	80144e8 <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 80144aa:	7bbb      	ldrb	r3, [r7, #14]
 80144ac:	f043 030f 	orr.w	r3, r3, #15
 80144b0:	b2db      	uxtb	r3, r3
 80144b2:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 80144b4:	683b      	ldr	r3, [r7, #0]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d002      	beq.n	80144c0 <backend_usb_device_send+0x224>
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	781b      	ldrb	r3, [r3, #0]
 80144be:	e000      	b.n	80144c2 <backend_usb_device_send+0x226>
 80144c0:	2300      	movs	r3, #0
 80144c2:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 80144c4:	683b      	ldr	r3, [r7, #0]
 80144c6:	2b01      	cmp	r3, #1
 80144c8:	d903      	bls.n	80144d2 <backend_usb_device_send+0x236>
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	3301      	adds	r3, #1
 80144ce:	781b      	ldrb	r3, [r3, #0]
 80144d0:	e000      	b.n	80144d4 <backend_usb_device_send+0x238>
 80144d2:	2300      	movs	r3, #0
 80144d4:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 80144d6:	683b      	ldr	r3, [r7, #0]
 80144d8:	2b02      	cmp	r3, #2
 80144da:	d903      	bls.n	80144e4 <backend_usb_device_send+0x248>
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	3302      	adds	r3, #2
 80144e0:	781b      	ldrb	r3, [r3, #0]
 80144e2:	e000      	b.n	80144e6 <backend_usb_device_send+0x24a>
 80144e4:	2300      	movs	r3, #0
 80144e6:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 80144e8:	f7ff fd15 	bl	8013f16 <midi_in_isr>
 80144ec:	4603      	mov	r3, r0
 80144ee:	f083 0301 	eor.w	r3, r3, #1
 80144f2:	b2db      	uxtb	r3, r3
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d018      	beq.n	801452a <backend_usb_device_send+0x28e>
 80144f8:	f7ff fd20 	bl	8013f3c <usb_device_ready>
 80144fc:	4603      	mov	r3, r0
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d013      	beq.n	801452a <backend_usb_device_send+0x28e>
 8014502:	4b0f      	ldr	r3, [pc, #60]	@ (8014540 <backend_usb_device_send+0x2a4>)
 8014504:	881b      	ldrh	r3, [r3, #0]
 8014506:	b29b      	uxth	r3, r3
 8014508:	2b00      	cmp	r3, #0
 801450a:	d10e      	bne.n	801452a <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 801450c:	f107 0308 	add.w	r3, r7, #8
 8014510:	2104      	movs	r1, #4
 8014512:	4618      	mov	r0, r3
 8014514:	f7ff fd22 	bl	8013f5c <usb_device_send_packets>
 8014518:	4603      	mov	r3, r0
 801451a:	2b00      	cmp	r3, #0
 801451c:	d005      	beq.n	801452a <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 801451e:	4b09      	ldr	r3, [pc, #36]	@ (8014544 <backend_usb_device_send+0x2a8>)
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	3301      	adds	r3, #1
 8014524:	4a07      	ldr	r2, [pc, #28]	@ (8014544 <backend_usb_device_send+0x2a8>)
 8014526:	6013      	str	r3, [r2, #0]
 8014528:	e006      	b.n	8014538 <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 801452a:	f107 0308 	add.w	r3, r7, #8
 801452e:	4618      	mov	r0, r3
 8014530:	f7ff fe9c 	bl	801426c <usb_device_enqueue_packet>
  midi_usb_try_flush();
 8014534:	f7ff fe42 	bl	80141bc <midi_usb_try_flush>
}
 8014538:	3710      	adds	r7, #16
 801453a:	46bd      	mov	sp, r7
 801453c:	bd80      	pop	{r7, pc}
 801453e:	bf00      	nop
 8014540:	240086a8 	.word	0x240086a8
 8014544:	24008270 	.word	0x24008270

08014548 <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 8014548:	b480      	push	{r7}
 801454a:	b083      	sub	sp, #12
 801454c:	af00      	add	r7, sp, #0
 801454e:	6078      	str	r0, [r7, #4]
 8014550:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 8014552:	bf00      	nop
 8014554:	370c      	adds	r7, #12
 8014556:	46bd      	mov	sp, r7
 8014558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801455c:	4770      	bx	lr

0801455e <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 801455e:	b480      	push	{r7}
 8014560:	b083      	sub	sp, #12
 8014562:	af00      	add	r7, sp, #0
 8014564:	6078      	str	r0, [r7, #4]
 8014566:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 8014568:	bf00      	nop
 801456a:	370c      	adds	r7, #12
 801456c:	46bd      	mov	sp, r7
 801456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014572:	4770      	bx	lr

08014574 <midi_init>:

void midi_init(void) {
 8014574:	b580      	push	{r7, lr}
 8014576:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 8014578:	4b14      	ldr	r3, [pc, #80]	@ (80145cc <midi_init+0x58>)
 801457a:	781b      	ldrb	r3, [r3, #0]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d123      	bne.n	80145c8 <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 8014580:	4b12      	ldr	r3, [pc, #72]	@ (80145cc <midi_init+0x58>)
 8014582:	2201      	movs	r2, #1
 8014584:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 8014586:	4b12      	ldr	r3, [pc, #72]	@ (80145d0 <midi_init+0x5c>)
 8014588:	2200      	movs	r2, #0
 801458a:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 801458c:	4b11      	ldr	r3, [pc, #68]	@ (80145d4 <midi_init+0x60>)
 801458e:	2200      	movs	r2, #0
 8014590:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 8014592:	4b11      	ldr	r3, [pc, #68]	@ (80145d8 <midi_init+0x64>)
 8014594:	2200      	movs	r2, #0
 8014596:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 8014598:	4b10      	ldr	r3, [pc, #64]	@ (80145dc <midi_init+0x68>)
 801459a:	2200      	movs	r2, #0
 801459c:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 801459e:	4b10      	ldr	r3, [pc, #64]	@ (80145e0 <midi_init+0x6c>)
 80145a0:	2200      	movs	r2, #0
 80145a2:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 80145a4:	4b0f      	ldr	r3, [pc, #60]	@ (80145e4 <midi_init+0x70>)
 80145a6:	2200      	movs	r2, #0
 80145a8:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 80145aa:	4b0f      	ldr	r3, [pc, #60]	@ (80145e8 <midi_init+0x74>)
 80145ac:	2200      	movs	r2, #0
 80145ae:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 80145b0:	4b0e      	ldr	r3, [pc, #56]	@ (80145ec <midi_init+0x78>)
 80145b2:	2200      	movs	r2, #0
 80145b4:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 80145b6:	4b0e      	ldr	r3, [pc, #56]	@ (80145f0 <midi_init+0x7c>)
 80145b8:	2200      	movs	r2, #0
 80145ba:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 80145bc:	4b0d      	ldr	r3, [pc, #52]	@ (80145f4 <midi_init+0x80>)
 80145be:	2200      	movs	r2, #0
 80145c0:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 80145c2:	f000 f85b 	bl	801467c <midi_stats_reset>
 80145c6:	e000      	b.n	80145ca <midi_init+0x56>
    return;
 80145c8:	bf00      	nop
}
 80145ca:	bd80      	pop	{r7, pc}
 80145cc:	240082a0 	.word	0x240082a0
 80145d0:	240086a4 	.word	0x240086a4
 80145d4:	240086a6 	.word	0x240086a6
 80145d8:	240086a8 	.word	0x240086a8
 80145dc:	240086aa 	.word	0x240086aa
 80145e0:	240086ac 	.word	0x240086ac
 80145e4:	240086ae 	.word	0x240086ae
 80145e8:	240086b0 	.word	0x240086b0
 80145ec:	240086b2 	.word	0x240086b2
 80145f0:	2400829c 	.word	0x2400829c
 80145f4:	240086b4 	.word	0x240086b4

080145f8 <midi_send_raw>:

  midi_process_usb_rx();
  midi_usb_try_flush();
}

void midi_send_raw(midi_dest_t dest, const uint8_t *msg, size_t len) {
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b084      	sub	sp, #16
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	4603      	mov	r3, r0
 8014600:	60b9      	str	r1, [r7, #8]
 8014602:	607a      	str	r2, [r7, #4]
 8014604:	73fb      	strb	r3, [r7, #15]
  if ((msg == NULL) || (len == 0U)) {
 8014606:	68bb      	ldr	r3, [r7, #8]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d009      	beq.n	8014620 <midi_send_raw+0x28>
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d006      	beq.n	8014620 <midi_send_raw+0x28>
    return;
  }

  midi_send(dest, msg, len);
 8014612:	7bfb      	ldrb	r3, [r7, #15]
 8014614:	687a      	ldr	r2, [r7, #4]
 8014616:	68b9      	ldr	r1, [r7, #8]
 8014618:	4618      	mov	r0, r3
 801461a:	f000 f805 	bl	8014628 <midi_send>
 801461e:	e000      	b.n	8014622 <midi_send_raw+0x2a>
    return;
 8014620:	bf00      	nop
}
 8014622:	3710      	adds	r7, #16
 8014624:	46bd      	mov	sp, r7
 8014626:	bd80      	pop	{r7, pc}

08014628 <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8014628:	b580      	push	{r7, lr}
 801462a:	b084      	sub	sp, #16
 801462c:	af00      	add	r7, sp, #0
 801462e:	4603      	mov	r3, r0
 8014630:	60b9      	str	r1, [r7, #8]
 8014632:	607a      	str	r2, [r7, #4]
 8014634:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 8014636:	7bfb      	ldrb	r3, [r7, #15]
 8014638:	2b03      	cmp	r3, #3
 801463a:	d010      	beq.n	801465e <midi_send+0x36>
 801463c:	2b03      	cmp	r3, #3
 801463e:	dc17      	bgt.n	8014670 <midi_send+0x48>
 8014640:	2b01      	cmp	r3, #1
 8014642:	d002      	beq.n	801464a <midi_send+0x22>
 8014644:	2b02      	cmp	r3, #2
 8014646:	d005      	beq.n	8014654 <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 8014648:	e012      	b.n	8014670 <midi_send+0x48>
      backend_din_send(msg, len);
 801464a:	6879      	ldr	r1, [r7, #4]
 801464c:	68b8      	ldr	r0, [r7, #8]
 801464e:	f7ff ff7b 	bl	8014548 <backend_din_send>
      break;
 8014652:	e00e      	b.n	8014672 <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 8014654:	6879      	ldr	r1, [r7, #4]
 8014656:	68b8      	ldr	r0, [r7, #8]
 8014658:	f7ff fe20 	bl	801429c <backend_usb_device_send>
      break;
 801465c:	e009      	b.n	8014672 <midi_send+0x4a>
      backend_din_send(msg, len);
 801465e:	6879      	ldr	r1, [r7, #4]
 8014660:	68b8      	ldr	r0, [r7, #8]
 8014662:	f7ff ff71 	bl	8014548 <backend_din_send>
      backend_usb_device_send(msg, len);
 8014666:	6879      	ldr	r1, [r7, #4]
 8014668:	68b8      	ldr	r0, [r7, #8]
 801466a:	f7ff fe17 	bl	801429c <backend_usb_device_send>
      break;
 801466e:	e000      	b.n	8014672 <midi_send+0x4a>
      break;
 8014670:	bf00      	nop
  }
}
 8014672:	bf00      	nop
 8014674:	3710      	adds	r7, #16
 8014676:	46bd      	mov	sp, r7
 8014678:	bd80      	pop	{r7, pc}
	...

0801467c <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 801467c:	b480      	push	{r7}
 801467e:	b08d      	sub	sp, #52	@ 0x34
 8014680:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 8014682:	4b0d      	ldr	r3, [pc, #52]	@ (80146b8 <midi_stats_reset+0x3c>)
 8014684:	461a      	mov	r2, r3
 8014686:	2300      	movs	r3, #0
 8014688:	6013      	str	r3, [r2, #0]
 801468a:	6053      	str	r3, [r2, #4]
 801468c:	6093      	str	r3, [r2, #8]
 801468e:	60d3      	str	r3, [r2, #12]
 8014690:	6113      	str	r3, [r2, #16]
 8014692:	6153      	str	r3, [r2, #20]
 8014694:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 8014696:	4b09      	ldr	r3, [pc, #36]	@ (80146bc <midi_stats_reset+0x40>)
 8014698:	461a      	mov	r2, r3
 801469a:	2300      	movs	r3, #0
 801469c:	6013      	str	r3, [r2, #0]
 801469e:	6053      	str	r3, [r2, #4]
 80146a0:	6093      	str	r3, [r2, #8]
 80146a2:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 80146a4:	4b06      	ldr	r3, [pc, #24]	@ (80146c0 <midi_stats_reset+0x44>)
 80146a6:	2200      	movs	r2, #0
 80146a8:	601a      	str	r2, [r3, #0]
}
 80146aa:	bf00      	nop
 80146ac:	3734      	adds	r7, #52	@ 0x34
 80146ae:	46bd      	mov	sp, r7
 80146b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146b4:	4770      	bx	lr
 80146b6:	bf00      	nop
 80146b8:	24008270 	.word	0x24008270
 80146bc:	2400828c 	.word	0x2400828c
 80146c0:	2400829c 	.word	0x2400829c

080146c4 <midi_usb_rx_submit_from_isr>:

/* ====================================================================== */
/*                       CALLBACKS USB MIDI (ISR)                         */
/* ====================================================================== */

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 80146c4:	b580      	push	{r7, lr}
 80146c6:	b084      	sub	sp, #16
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	6078      	str	r0, [r7, #4]
 80146cc:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d02c      	beq.n	801472e <midi_usb_rx_submit_from_isr+0x6a>
 80146d4:	683b      	ldr	r3, [r7, #0]
 80146d6:	2b03      	cmp	r3, #3
 80146d8:	d929      	bls.n	801472e <midi_usb_rx_submit_from_isr+0x6a>
    return;
  }

  size_t packets = len / 4U;
 80146da:	683b      	ldr	r3, [r7, #0]
 80146dc:	089b      	lsrs	r3, r3, #2
 80146de:	60bb      	str	r3, [r7, #8]
  for (size_t i = 0U; i < packets; i++) {
 80146e0:	2300      	movs	r3, #0
 80146e2:	60fb      	str	r3, [r7, #12]
 80146e4:	e01e      	b.n	8014724 <midi_usb_rx_submit_from_isr+0x60>
    if (!usb_rx_queue_push(packet)) {
 80146e6:	6878      	ldr	r0, [r7, #4]
 80146e8:	f7ff fcfc 	bl	80140e4 <usb_rx_queue_push>
 80146ec:	4603      	mov	r3, r0
 80146ee:	f083 0301 	eor.w	r3, r3, #1
 80146f2:	b2db      	uxtb	r3, r3
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d00a      	beq.n	801470e <midi_usb_rx_submit_from_isr+0x4a>
      midi_usb_rx_drops++;
 80146f8:	4b0f      	ldr	r3, [pc, #60]	@ (8014738 <midi_usb_rx_submit_from_isr+0x74>)
 80146fa:	681b      	ldr	r3, [r3, #0]
 80146fc:	3301      	adds	r3, #1
 80146fe:	4a0e      	ldr	r2, [pc, #56]	@ (8014738 <midi_usb_rx_submit_from_isr+0x74>)
 8014700:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 8014702:	4b0e      	ldr	r3, [pc, #56]	@ (801473c <midi_usb_rx_submit_from_isr+0x78>)
 8014704:	685b      	ldr	r3, [r3, #4]
 8014706:	3301      	adds	r3, #1
 8014708:	4a0c      	ldr	r2, [pc, #48]	@ (801473c <midi_usb_rx_submit_from_isr+0x78>)
 801470a:	6053      	str	r3, [r2, #4]
 801470c:	e004      	b.n	8014718 <midi_usb_rx_submit_from_isr+0x54>
    } else {
      midi_rx_stats.usb_rx_enqueued++;
 801470e:	4b0b      	ldr	r3, [pc, #44]	@ (801473c <midi_usb_rx_submit_from_isr+0x78>)
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	3301      	adds	r3, #1
 8014714:	4a09      	ldr	r2, [pc, #36]	@ (801473c <midi_usb_rx_submit_from_isr+0x78>)
 8014716:	6013      	str	r3, [r2, #0]
    }
    packet += 4U;
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	3304      	adds	r3, #4
 801471c:	607b      	str	r3, [r7, #4]
  for (size_t i = 0U; i < packets; i++) {
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	3301      	adds	r3, #1
 8014722:	60fb      	str	r3, [r7, #12]
 8014724:	68fa      	ldr	r2, [r7, #12]
 8014726:	68bb      	ldr	r3, [r7, #8]
 8014728:	429a      	cmp	r2, r3
 801472a:	d3dc      	bcc.n	80146e6 <midi_usb_rx_submit_from_isr+0x22>
 801472c:	e000      	b.n	8014730 <midi_usb_rx_submit_from_isr+0x6c>
    return;
 801472e:	bf00      	nop
  }
}
 8014730:	3710      	adds	r7, #16
 8014732:	46bd      	mov	sp, r7
 8014734:	bd80      	pop	{r7, pc}
 8014736:	bf00      	nop
 8014738:	2400829c 	.word	0x2400829c
 801473c:	2400828c 	.word	0x2400828c

08014740 <USBD_MIDI_OnPacketsReceived>:

void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len) {
 8014740:	b580      	push	{r7, lr}
 8014742:	b082      	sub	sp, #8
 8014744:	af00      	add	r7, sp, #0
 8014746:	6078      	str	r0, [r7, #4]
 8014748:	460b      	mov	r3, r1
 801474a:	70fb      	strb	r3, [r7, #3]
  midi_usb_rx_submit_from_isr(data, len);
 801474c:	78fb      	ldrb	r3, [r7, #3]
 801474e:	4619      	mov	r1, r3
 8014750:	6878      	ldr	r0, [r7, #4]
 8014752:	f7ff ffb7 	bl	80146c4 <midi_usb_rx_submit_from_isr>
}
 8014756:	bf00      	nop
 8014758:	3708      	adds	r7, #8
 801475a:	46bd      	mov	sp, r7
 801475c:	bd80      	pop	{r7, pc}
	...

08014760 <USBD_MIDI_OnPacketsSent>:

void USBD_MIDI_OnPacketsSent(void) {
 8014760:	b480      	push	{r7}
 8014762:	af00      	add	r7, sp, #0
  /* Interruption USB: ne pas mettre ici, seulement demander un flush. */
  midi_usb_tx_kick = true;
 8014764:	4b03      	ldr	r3, [pc, #12]	@ (8014774 <USBD_MIDI_OnPacketsSent+0x14>)
 8014766:	2201      	movs	r2, #1
 8014768:	701a      	strb	r2, [r3, #0]
}
 801476a:	bf00      	nop
 801476c:	46bd      	mov	sp, r7
 801476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014772:	4770      	bx	lr
 8014774:	240086b4 	.word	0x240086b4

08014778 <midi_host_cin_to_length>:

static uint8_t midi_host_rx_packet[USBH_MIDI_PACKET_SIZE];
static uint8_t midi_host_tx_packet[USBH_MIDI_PACKET_SIZE];

static uint8_t midi_host_cin_to_length(uint8_t cin)
{
 8014778:	b480      	push	{r7}
 801477a:	b083      	sub	sp, #12
 801477c:	af00      	add	r7, sp, #0
 801477e:	4603      	mov	r3, r0
 8014780:	71fb      	strb	r3, [r7, #7]
    2U, /* 0xD: Channel Pressure */
    3U, /* 0xE: Pitch Bend */
    1U  /* 0xF: Single-byte System Realtime */
  };

  return cin_len[cin & 0x0FU];
 8014782:	79fb      	ldrb	r3, [r7, #7]
 8014784:	f003 030f 	and.w	r3, r3, #15
 8014788:	4a03      	ldr	r2, [pc, #12]	@ (8014798 <midi_host_cin_to_length+0x20>)
 801478a:	5cd3      	ldrb	r3, [r2, r3]
}
 801478c:	4618      	mov	r0, r3
 801478e:	370c      	adds	r7, #12
 8014790:	46bd      	mov	sp, r7
 8014792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014796:	4770      	bx	lr
 8014798:	080178bc 	.word	0x080178bc

0801479c <midi_host_poll>:

void midi_host_poll(void)
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b082      	sub	sp, #8
 80147a0:	af00      	add	r7, sp, #0
  if (!USBH_MIDI_IsReady(&hUsbHostHS))
 80147a2:	4819      	ldr	r0, [pc, #100]	@ (8014808 <midi_host_poll+0x6c>)
 80147a4:	f002 f840 	bl	8016828 <USBH_MIDI_IsReady>
 80147a8:	4603      	mov	r3, r0
 80147aa:	f083 0301 	eor.w	r3, r3, #1
 80147ae:	b2db      	uxtb	r3, r3
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d122      	bne.n	80147fa <midi_host_poll+0x5e>
    return;
  }

  while (1)
  {
    if (USBH_MIDI_ReadPacket(&hUsbHostHS, midi_host_rx_packet) != USBH_OK)
 80147b4:	4915      	ldr	r1, [pc, #84]	@ (801480c <midi_host_poll+0x70>)
 80147b6:	4814      	ldr	r0, [pc, #80]	@ (8014808 <midi_host_poll+0x6c>)
 80147b8:	f001 ffc8 	bl	801674c <USBH_MIDI_ReadPacket>
 80147bc:	4603      	mov	r3, r0
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d11d      	bne.n	80147fe <midi_host_poll+0x62>
    {
      break;
    }

    uint8_t cin = midi_host_rx_packet[0] & 0x0FU;
 80147c2:	4b12      	ldr	r3, [pc, #72]	@ (801480c <midi_host_poll+0x70>)
 80147c4:	781b      	ldrb	r3, [r3, #0]
 80147c6:	f003 030f 	and.w	r3, r3, #15
 80147ca:	71fb      	strb	r3, [r7, #7]
    uint8_t length = midi_host_cin_to_length(cin);
 80147cc:	79fb      	ldrb	r3, [r7, #7]
 80147ce:	4618      	mov	r0, r3
 80147d0:	f7ff ffd2 	bl	8014778 <midi_host_cin_to_length>
 80147d4:	4603      	mov	r3, r0
 80147d6:	71bb      	strb	r3, [r7, #6]
    if (length == 0U)
 80147d8:	79bb      	ldrb	r3, [r7, #6]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d00b      	beq.n	80147f6 <midi_host_poll+0x5a>
    {
      continue;
    }

    midi_internal_receive(&midi_host_rx_packet[1], length);
 80147de:	79bb      	ldrb	r3, [r7, #6]
 80147e0:	4619      	mov	r1, r3
 80147e2:	480b      	ldr	r0, [pc, #44]	@ (8014810 <midi_host_poll+0x74>)
 80147e4:	f7ff febb 	bl	801455e <midi_internal_receive>
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
 80147e8:	79bb      	ldrb	r3, [r7, #6]
 80147ea:	461a      	mov	r2, r3
 80147ec:	4908      	ldr	r1, [pc, #32]	@ (8014810 <midi_host_poll+0x74>)
 80147ee:	2002      	movs	r0, #2
 80147f0:	f7ff ff02 	bl	80145f8 <midi_send_raw>
 80147f4:	e7de      	b.n	80147b4 <midi_host_poll+0x18>
      continue;
 80147f6:	bf00      	nop
  {
 80147f8:	e7dc      	b.n	80147b4 <midi_host_poll+0x18>
    return;
 80147fa:	bf00      	nop
 80147fc:	e000      	b.n	8014800 <midi_host_poll+0x64>
      break;
 80147fe:	bf00      	nop
  }
}
 8014800:	3708      	adds	r7, #8
 8014802:	46bd      	mov	sp, r7
 8014804:	bd80      	pop	{r7, pc}
 8014806:	bf00      	nop
 8014808:	24008c54 	.word	0x24008c54
 801480c:	240086b8 	.word	0x240086b8
 8014810:	240086b9 	.word	0x240086b9

08014814 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8014814:	b580      	push	{r7, lr}
 8014816:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8014818:	4b5d      	ldr	r3, [pc, #372]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801481a:	4a5e      	ldr	r2, [pc, #376]	@ (8014994 <MX_SAI1_Init+0x180>)
 801481c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 801481e:	4b5c      	ldr	r3, [pc, #368]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014820:	2200      	movs	r2, #0
 8014822:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8014824:	4b5a      	ldr	r3, [pc, #360]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014826:	2200      	movs	r2, #0
 8014828:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 801482a:	4b59      	ldr	r3, [pc, #356]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801482c:	22c0      	movs	r2, #192	@ 0xc0
 801482e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8014830:	4b57      	ldr	r3, [pc, #348]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014832:	2200      	movs	r2, #0
 8014834:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8014836:	4b56      	ldr	r3, [pc, #344]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014838:	2200      	movs	r2, #0
 801483a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 801483c:	4b54      	ldr	r3, [pc, #336]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801483e:	2200      	movs	r2, #0
 8014840:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8014842:	4b53      	ldr	r3, [pc, #332]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014844:	2200      	movs	r2, #0
 8014846:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8014848:	4b51      	ldr	r3, [pc, #324]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801484a:	2200      	movs	r2, #0
 801484c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 801484e:	4b50      	ldr	r3, [pc, #320]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014850:	2200      	movs	r2, #0
 8014852:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8014854:	4b4e      	ldr	r3, [pc, #312]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014856:	2201      	movs	r2, #1
 8014858:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 801485a:	4b4d      	ldr	r3, [pc, #308]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801485c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8014860:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8014862:	4b4b      	ldr	r3, [pc, #300]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014864:	2200      	movs	r2, #0
 8014866:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8014868:	4b49      	ldr	r3, [pc, #292]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801486a:	2200      	movs	r2, #0
 801486c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 801486e:	4b48      	ldr	r3, [pc, #288]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014870:	2200      	movs	r2, #0
 8014872:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8014874:	4b46      	ldr	r3, [pc, #280]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014876:	2200      	movs	r2, #0
 8014878:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 801487a:	4b45      	ldr	r3, [pc, #276]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801487c:	2200      	movs	r2, #0
 801487e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8014882:	4b43      	ldr	r3, [pc, #268]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014884:	2201      	movs	r2, #1
 8014886:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8014888:	4b41      	ldr	r3, [pc, #260]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801488a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801488e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 8014890:	4b3f      	ldr	r3, [pc, #252]	@ (8014990 <MX_SAI1_Init+0x17c>)
 8014892:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014896:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8014898:	4b3d      	ldr	r3, [pc, #244]	@ (8014990 <MX_SAI1_Init+0x17c>)
 801489a:	2201      	movs	r2, #1
 801489c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 801489e:	4b3c      	ldr	r3, [pc, #240]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148a0:	2200      	movs	r2, #0
 80148a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80148a4:	4b3a      	ldr	r3, [pc, #232]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148a6:	2200      	movs	r2, #0
 80148a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80148aa:	4b39      	ldr	r3, [pc, #228]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148ac:	2200      	movs	r2, #0
 80148ae:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80148b0:	4b37      	ldr	r3, [pc, #220]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148b2:	2200      	movs	r2, #0
 80148b4:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80148b6:	4b36      	ldr	r3, [pc, #216]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148b8:	2280      	movs	r2, #128	@ 0x80
 80148ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 80148bc:	4b34      	ldr	r3, [pc, #208]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148be:	2208      	movs	r2, #8
 80148c0:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 80148c2:	4b33      	ldr	r3, [pc, #204]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148c4:	22ff      	movs	r2, #255	@ 0xff
 80148c6:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80148c8:	4831      	ldr	r0, [pc, #196]	@ (8014990 <MX_SAI1_Init+0x17c>)
 80148ca:	f7f6 ffa9 	bl	800b820 <HAL_SAI_Init>
 80148ce:	4603      	mov	r3, r0
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d001      	beq.n	80148d8 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 80148d4:	f7ff faf8 	bl	8013ec8 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80148d8:	4b2f      	ldr	r3, [pc, #188]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148da:	4a30      	ldr	r2, [pc, #192]	@ (801499c <MX_SAI1_Init+0x188>)
 80148dc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80148de:	4b2e      	ldr	r3, [pc, #184]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148e0:	2200      	movs	r2, #0
 80148e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80148e4:	4b2c      	ldr	r3, [pc, #176]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148e6:	2203      	movs	r2, #3
 80148e8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 80148ea:	4b2b      	ldr	r3, [pc, #172]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148ec:	22c0      	movs	r2, #192	@ 0xc0
 80148ee:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80148f0:	4b29      	ldr	r3, [pc, #164]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148f2:	2200      	movs	r2, #0
 80148f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80148f6:	4b28      	ldr	r3, [pc, #160]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148f8:	2200      	movs	r2, #0
 80148fa:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80148fc:	4b26      	ldr	r3, [pc, #152]	@ (8014998 <MX_SAI1_Init+0x184>)
 80148fe:	2201      	movs	r2, #1
 8014900:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8014902:	4b25      	ldr	r3, [pc, #148]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014904:	2200      	movs	r2, #0
 8014906:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8014908:	4b23      	ldr	r3, [pc, #140]	@ (8014998 <MX_SAI1_Init+0x184>)
 801490a:	2200      	movs	r2, #0
 801490c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 801490e:	4b22      	ldr	r3, [pc, #136]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014910:	2201      	movs	r2, #1
 8014912:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8014914:	4b20      	ldr	r3, [pc, #128]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014916:	2200      	movs	r2, #0
 8014918:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 801491a:	4b1f      	ldr	r3, [pc, #124]	@ (8014998 <MX_SAI1_Init+0x184>)
 801491c:	2200      	movs	r2, #0
 801491e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8014920:	4b1d      	ldr	r3, [pc, #116]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014922:	2200      	movs	r2, #0
 8014924:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8014926:	4b1c      	ldr	r3, [pc, #112]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014928:	2200      	movs	r2, #0
 801492a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 801492c:	4b1a      	ldr	r3, [pc, #104]	@ (8014998 <MX_SAI1_Init+0x184>)
 801492e:	2200      	movs	r2, #0
 8014930:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8014934:	4b18      	ldr	r3, [pc, #96]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014936:	2201      	movs	r2, #1
 8014938:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 801493a:	4b17      	ldr	r3, [pc, #92]	@ (8014998 <MX_SAI1_Init+0x184>)
 801493c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014940:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 8014942:	4b15      	ldr	r3, [pc, #84]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014944:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014948:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 801494a:	4b13      	ldr	r3, [pc, #76]	@ (8014998 <MX_SAI1_Init+0x184>)
 801494c:	2201      	movs	r2, #1
 801494e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8014950:	4b11      	ldr	r3, [pc, #68]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014952:	2200      	movs	r2, #0
 8014954:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8014956:	4b10      	ldr	r3, [pc, #64]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014958:	2200      	movs	r2, #0
 801495a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 801495c:	4b0e      	ldr	r3, [pc, #56]	@ (8014998 <MX_SAI1_Init+0x184>)
 801495e:	2200      	movs	r2, #0
 8014960:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8014962:	4b0d      	ldr	r3, [pc, #52]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014964:	2200      	movs	r2, #0
 8014966:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8014968:	4b0b      	ldr	r3, [pc, #44]	@ (8014998 <MX_SAI1_Init+0x184>)
 801496a:	2280      	movs	r2, #128	@ 0x80
 801496c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 801496e:	4b0a      	ldr	r3, [pc, #40]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014970:	2208      	movs	r2, #8
 8014972:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8014974:	4b08      	ldr	r3, [pc, #32]	@ (8014998 <MX_SAI1_Init+0x184>)
 8014976:	223f      	movs	r2, #63	@ 0x3f
 8014978:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 801497a:	4807      	ldr	r0, [pc, #28]	@ (8014998 <MX_SAI1_Init+0x184>)
 801497c:	f7f6 ff50 	bl	800b820 <HAL_SAI_Init>
 8014980:	4603      	mov	r3, r0
 8014982:	2b00      	cmp	r3, #0
 8014984:	d001      	beq.n	801498a <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 8014986:	f7ff fa9f 	bl	8013ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 801498a:	bf00      	nop
 801498c:	bd80      	pop	{r7, pc}
 801498e:	bf00      	nop
 8014990:	240086bc 	.word	0x240086bc
 8014994:	40015804 	.word	0x40015804
 8014998:	24008754 	.word	0x24008754
 801499c:	40015824 	.word	0x40015824

080149a0 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80149a0:	b580      	push	{r7, lr}
 80149a2:	b08a      	sub	sp, #40	@ 0x28
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	4a77      	ldr	r2, [pc, #476]	@ (8014b8c <HAL_SAI_MspInit+0x1ec>)
 80149ae:	4293      	cmp	r3, r2
 80149b0:	d171      	bne.n	8014a96 <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80149b2:	4b77      	ldr	r3, [pc, #476]	@ (8014b90 <HAL_SAI_MspInit+0x1f0>)
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d116      	bne.n	80149e8 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80149ba:	4b76      	ldr	r3, [pc, #472]	@ (8014b94 <HAL_SAI_MspInit+0x1f4>)
 80149bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80149c0:	4a74      	ldr	r2, [pc, #464]	@ (8014b94 <HAL_SAI_MspInit+0x1f4>)
 80149c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80149c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80149ca:	4b72      	ldr	r3, [pc, #456]	@ (8014b94 <HAL_SAI_MspInit+0x1f4>)
 80149cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80149d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80149d4:	613b      	str	r3, [r7, #16]
 80149d6:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80149d8:	2200      	movs	r2, #0
 80149da:	2105      	movs	r1, #5
 80149dc:	2057      	movs	r0, #87	@ 0x57
 80149de:	f7ec f80a 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80149e2:	2057      	movs	r0, #87	@ 0x57
 80149e4:	f7ec f821 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80149e8:	4b69      	ldr	r3, [pc, #420]	@ (8014b90 <HAL_SAI_MspInit+0x1f0>)
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	3301      	adds	r3, #1
 80149ee:	4a68      	ldr	r2, [pc, #416]	@ (8014b90 <HAL_SAI_MspInit+0x1f0>)
 80149f0:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80149f2:	2374      	movs	r3, #116	@ 0x74
 80149f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80149f6:	2302      	movs	r3, #2
 80149f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80149fa:	2300      	movs	r3, #0
 80149fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80149fe:	2300      	movs	r3, #0
 8014a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8014a02:	2306      	movs	r3, #6
 8014a04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8014a06:	f107 0314 	add.w	r3, r7, #20
 8014a0a:	4619      	mov	r1, r3
 8014a0c:	4862      	ldr	r0, [pc, #392]	@ (8014b98 <HAL_SAI_MspInit+0x1f8>)
 8014a0e:	f7ee fe6f 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8014a12:	4b62      	ldr	r3, [pc, #392]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a14:	4a62      	ldr	r2, [pc, #392]	@ (8014ba0 <HAL_SAI_MspInit+0x200>)
 8014a16:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8014a18:	4b60      	ldr	r3, [pc, #384]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a1a:	2257      	movs	r2, #87	@ 0x57
 8014a1c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8014a1e:	4b5f      	ldr	r3, [pc, #380]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a20:	2240      	movs	r2, #64	@ 0x40
 8014a22:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8014a24:	4b5d      	ldr	r3, [pc, #372]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a26:	2200      	movs	r2, #0
 8014a28:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8014a2a:	4b5c      	ldr	r3, [pc, #368]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8014a30:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8014a32:	4b5a      	ldr	r3, [pc, #360]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8014a38:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8014a3a:	4b58      	ldr	r3, [pc, #352]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a3c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014a40:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8014a42:	4b56      	ldr	r3, [pc, #344]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014a48:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8014a4a:	4b54      	ldr	r3, [pc, #336]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a4c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014a50:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8014a52:	4b52      	ldr	r3, [pc, #328]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a54:	2204      	movs	r2, #4
 8014a56:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8014a58:	4b50      	ldr	r3, [pc, #320]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8014a5e:	4b4f      	ldr	r3, [pc, #316]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a60:	2200      	movs	r2, #0
 8014a62:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8014a64:	4b4d      	ldr	r3, [pc, #308]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a66:	2200      	movs	r2, #0
 8014a68:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8014a6a:	484c      	ldr	r0, [pc, #304]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a6c:	f7eb fff8 	bl	8000a60 <HAL_DMA_Init>
 8014a70:	4603      	mov	r3, r0
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d001      	beq.n	8014a7a <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 8014a76:	f7ff fa27 	bl	8013ec8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	4a47      	ldr	r2, [pc, #284]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014a82:	4a46      	ldr	r2, [pc, #280]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	4a44      	ldr	r2, [pc, #272]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8014a90:	4a42      	ldr	r2, [pc, #264]	@ (8014b9c <HAL_SAI_MspInit+0x1fc>)
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	4a42      	ldr	r2, [pc, #264]	@ (8014ba4 <HAL_SAI_MspInit+0x204>)
 8014a9c:	4293      	cmp	r3, r2
 8014a9e:	d171      	bne.n	8014b84 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8014aa0:	4b3b      	ldr	r3, [pc, #236]	@ (8014b90 <HAL_SAI_MspInit+0x1f0>)
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d116      	bne.n	8014ad6 <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8014aa8:	4b3a      	ldr	r3, [pc, #232]	@ (8014b94 <HAL_SAI_MspInit+0x1f4>)
 8014aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014aae:	4a39      	ldr	r2, [pc, #228]	@ (8014b94 <HAL_SAI_MspInit+0x1f4>)
 8014ab0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8014ab4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8014ab8:	4b36      	ldr	r3, [pc, #216]	@ (8014b94 <HAL_SAI_MspInit+0x1f4>)
 8014aba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8014ac2:	60fb      	str	r3, [r7, #12]
 8014ac4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	2105      	movs	r1, #5
 8014aca:	2057      	movs	r0, #87	@ 0x57
 8014acc:	f7eb ff93 	bl	80009f6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8014ad0:	2057      	movs	r0, #87	@ 0x57
 8014ad2:	f7eb ffaa 	bl	8000a2a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 8014ad6:	4b2e      	ldr	r3, [pc, #184]	@ (8014b90 <HAL_SAI_MspInit+0x1f0>)
 8014ad8:	681b      	ldr	r3, [r3, #0]
 8014ada:	3301      	adds	r3, #1
 8014adc:	4a2c      	ldr	r2, [pc, #176]	@ (8014b90 <HAL_SAI_MspInit+0x1f0>)
 8014ade:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8014ae0:	2308      	movs	r3, #8
 8014ae2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014ae4:	2302      	movs	r3, #2
 8014ae6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014ae8:	2300      	movs	r3, #0
 8014aea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014aec:	2300      	movs	r3, #0
 8014aee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8014af0:	2306      	movs	r3, #6
 8014af2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8014af4:	f107 0314 	add.w	r3, r7, #20
 8014af8:	4619      	mov	r1, r3
 8014afa:	4827      	ldr	r0, [pc, #156]	@ (8014b98 <HAL_SAI_MspInit+0x1f8>)
 8014afc:	f7ee fdf8 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8014b00:	4b29      	ldr	r3, [pc, #164]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b02:	4a2a      	ldr	r2, [pc, #168]	@ (8014bac <HAL_SAI_MspInit+0x20c>)
 8014b04:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8014b06:	4b28      	ldr	r3, [pc, #160]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b08:	2258      	movs	r2, #88	@ 0x58
 8014b0a:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8014b0c:	4b26      	ldr	r3, [pc, #152]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b0e:	2200      	movs	r2, #0
 8014b10:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8014b12:	4b25      	ldr	r3, [pc, #148]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b14:	2200      	movs	r2, #0
 8014b16:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8014b18:	4b23      	ldr	r3, [pc, #140]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8014b1e:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8014b20:	4b21      	ldr	r3, [pc, #132]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b22:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8014b26:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8014b28:	4b1f      	ldr	r3, [pc, #124]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b2a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014b2e:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8014b30:	4b1d      	ldr	r3, [pc, #116]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014b36:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8014b38:	4b1b      	ldr	r3, [pc, #108]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b3a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014b3e:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8014b40:	4b19      	ldr	r3, [pc, #100]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b42:	2204      	movs	r2, #4
 8014b44:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8014b46:	4b18      	ldr	r3, [pc, #96]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b48:	2200      	movs	r2, #0
 8014b4a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8014b4c:	4b16      	ldr	r3, [pc, #88]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b4e:	2200      	movs	r2, #0
 8014b50:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8014b52:	4b15      	ldr	r3, [pc, #84]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b54:	2200      	movs	r2, #0
 8014b56:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8014b58:	4813      	ldr	r0, [pc, #76]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b5a:	f7eb ff81 	bl	8000a60 <HAL_DMA_Init>
 8014b5e:	4603      	mov	r3, r0
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d001      	beq.n	8014b68 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8014b64:	f7ff f9b0 	bl	8013ec8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	4a0f      	ldr	r2, [pc, #60]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8014b70:	4a0d      	ldr	r2, [pc, #52]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	4a0b      	ldr	r2, [pc, #44]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8014b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8014ba8 <HAL_SAI_MspInit+0x208>)
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8014b84:	bf00      	nop
 8014b86:	3728      	adds	r7, #40	@ 0x28
 8014b88:	46bd      	mov	sp, r7
 8014b8a:	bd80      	pop	{r7, pc}
 8014b8c:	40015804 	.word	0x40015804
 8014b90:	240088dc 	.word	0x240088dc
 8014b94:	58024400 	.word	0x58024400
 8014b98:	58021000 	.word	0x58021000
 8014b9c:	240087ec 	.word	0x240087ec
 8014ba0:	40020010 	.word	0x40020010
 8014ba4:	40015824 	.word	0x40015824
 8014ba8:	24008864 	.word	0x24008864
 8014bac:	40020028 	.word	0x40020028

08014bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8014bb0:	b480      	push	{r7}
 8014bb2:	b083      	sub	sp, #12
 8014bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8014bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8014be0 <HAL_MspInit+0x30>)
 8014bb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014bbc:	4a08      	ldr	r2, [pc, #32]	@ (8014be0 <HAL_MspInit+0x30>)
 8014bbe:	f043 0302 	orr.w	r3, r3, #2
 8014bc2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8014bc6:	4b06      	ldr	r3, [pc, #24]	@ (8014be0 <HAL_MspInit+0x30>)
 8014bc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014bcc:	f003 0302 	and.w	r3, r3, #2
 8014bd0:	607b      	str	r3, [r7, #4]
 8014bd2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8014bd4:	bf00      	nop
 8014bd6:	370c      	adds	r7, #12
 8014bd8:	46bd      	mov	sp, r7
 8014bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bde:	4770      	bx	lr
 8014be0:	58024400 	.word	0x58024400

08014be4 <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8014be4:	b580      	push	{r7, lr}
 8014be6:	b082      	sub	sp, #8
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8014bec:	6878      	ldr	r0, [r7, #4]
 8014bee:	f7eb fb77 	bl	80002e0 <strlen>
 8014bf2:	4603      	mov	r3, r0
 8014bf4:	b29a      	uxth	r2, r3
 8014bf6:	230a      	movs	r3, #10
 8014bf8:	6879      	ldr	r1, [r7, #4]
 8014bfa:	4803      	ldr	r0, [pc, #12]	@ (8014c08 <uart_log+0x24>)
 8014bfc:	f7f7 fe06 	bl	800c80c <HAL_UART_Transmit>
}
 8014c00:	bf00      	nop
 8014c02:	3708      	adds	r7, #8
 8014c04:	46bd      	mov	sp, r7
 8014c06:	bd80      	pop	{r7, pc}
 8014c08:	240088e4 	.word	0x240088e4

08014c0c <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 8014c0c:	b580      	push	{r7, lr}
 8014c0e:	b09c      	sub	sp, #112	@ 0x70
 8014c10:	af02      	add	r7, sp, #8
 8014c12:	6078      	str	r0, [r7, #4]
 8014c14:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 8014c16:	f107 0008 	add.w	r0, r7, #8
 8014c1a:	683b      	ldr	r3, [r7, #0]
 8014c1c:	9300      	str	r3, [sp, #0]
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	4a06      	ldr	r2, [pc, #24]	@ (8014c3c <uart_log_hex+0x30>)
 8014c22:	2160      	movs	r1, #96	@ 0x60
 8014c24:	f001 ff08 	bl	8016a38 <sniprintf>
  uart_log(buffer);
 8014c28:	f107 0308 	add.w	r3, r7, #8
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	f7ff ffd9 	bl	8014be4 <uart_log>
}
 8014c32:	bf00      	nop
 8014c34:	3768      	adds	r7, #104	@ 0x68
 8014c36:	46bd      	mov	sp, r7
 8014c38:	bd80      	pop	{r7, pc}
 8014c3a:	bf00      	nop
 8014c3c:	08017448 	.word	0x08017448

08014c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8014c40:	b480      	push	{r7}
 8014c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8014c44:	bf00      	nop
 8014c46:	e7fd      	b.n	8014c44 <NMI_Handler+0x4>

08014c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8014c48:	b580      	push	{r7, lr}
 8014c4a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8014c4c:	b672      	cpsid	i
}
 8014c4e:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 8014c50:	480e      	ldr	r0, [pc, #56]	@ (8014c8c <HardFault_Handler+0x44>)
 8014c52:	f7ff ffc7 	bl	8014be4 <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 8014c56:	4b0e      	ldr	r3, [pc, #56]	@ (8014c90 <HardFault_Handler+0x48>)
 8014c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c5a:	4619      	mov	r1, r3
 8014c5c:	480d      	ldr	r0, [pc, #52]	@ (8014c94 <HardFault_Handler+0x4c>)
 8014c5e:	f7ff ffd5 	bl	8014c0c <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 8014c62:	4b0b      	ldr	r3, [pc, #44]	@ (8014c90 <HardFault_Handler+0x48>)
 8014c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c66:	4619      	mov	r1, r3
 8014c68:	480b      	ldr	r0, [pc, #44]	@ (8014c98 <HardFault_Handler+0x50>)
 8014c6a:	f7ff ffcf 	bl	8014c0c <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 8014c6e:	4b08      	ldr	r3, [pc, #32]	@ (8014c90 <HardFault_Handler+0x48>)
 8014c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014c72:	4619      	mov	r1, r3
 8014c74:	4809      	ldr	r0, [pc, #36]	@ (8014c9c <HardFault_Handler+0x54>)
 8014c76:	f7ff ffc9 	bl	8014c0c <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 8014c7a:	4b05      	ldr	r3, [pc, #20]	@ (8014c90 <HardFault_Handler+0x48>)
 8014c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014c7e:	4619      	mov	r1, r3
 8014c80:	4807      	ldr	r0, [pc, #28]	@ (8014ca0 <HardFault_Handler+0x58>)
 8014c82:	f7ff ffc3 	bl	8014c0c <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8014c86:	bf00      	nop
 8014c88:	e7fd      	b.n	8014c86 <HardFault_Handler+0x3e>
 8014c8a:	bf00      	nop
 8014c8c:	08017454 	.word	0x08017454
 8014c90:	e000ed00 	.word	0xe000ed00
 8014c94:	08017464 	.word	0x08017464
 8014c98:	0801746c 	.word	0x0801746c
 8014c9c:	08017474 	.word	0x08017474
 8014ca0:	0801747c 	.word	0x0801747c

08014ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8014ca4:	b480      	push	{r7}
 8014ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8014ca8:	bf00      	nop
 8014caa:	e7fd      	b.n	8014ca8 <MemManage_Handler+0x4>

08014cac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8014cac:	b480      	push	{r7}
 8014cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8014cb0:	bf00      	nop
 8014cb2:	e7fd      	b.n	8014cb0 <BusFault_Handler+0x4>

08014cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8014cb4:	b480      	push	{r7}
 8014cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8014cb8:	bf00      	nop
 8014cba:	e7fd      	b.n	8014cb8 <UsageFault_Handler+0x4>

08014cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8014cbc:	b480      	push	{r7}
 8014cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8014cc0:	bf00      	nop
 8014cc2:	46bd      	mov	sp, r7
 8014cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cc8:	4770      	bx	lr

08014cca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8014cca:	b480      	push	{r7}
 8014ccc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8014cce:	bf00      	nop
 8014cd0:	46bd      	mov	sp, r7
 8014cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cd6:	4770      	bx	lr

08014cd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8014cd8:	b480      	push	{r7}
 8014cda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8014cdc:	bf00      	nop
 8014cde:	46bd      	mov	sp, r7
 8014ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ce4:	4770      	bx	lr

08014ce6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8014ce6:	b580      	push	{r7, lr}
 8014ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8014cea:	f7eb fd59 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8014cee:	bf00      	nop
 8014cf0:	bd80      	pop	{r7, pc}
	...

08014cf4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8014cf4:	b580      	push	{r7, lr}
 8014cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8014cf8:	4802      	ldr	r0, [pc, #8]	@ (8014d04 <DMA1_Stream0_IRQHandler+0x10>)
 8014cfa:	f7ed f9db 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8014cfe:	bf00      	nop
 8014d00:	bd80      	pop	{r7, pc}
 8014d02:	bf00      	nop
 8014d04:	240087ec 	.word	0x240087ec

08014d08 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8014d0c:	4802      	ldr	r0, [pc, #8]	@ (8014d18 <DMA1_Stream1_IRQHandler+0x10>)
 8014d0e:	f7ed f9d1 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8014d12:	bf00      	nop
 8014d14:	bd80      	pop	{r7, pc}
 8014d16:	bf00      	nop
 8014d18:	24008864 	.word	0x24008864

08014d1c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8014d20:	4802      	ldr	r0, [pc, #8]	@ (8014d2c <OTG_HS_IRQHandler+0x10>)
 8014d22:	f7ef f99f 	bl	8004064 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8014d26:	bf00      	nop
 8014d28:	bd80      	pop	{r7, pc}
 8014d2a:	bf00      	nop
 8014d2c:	24009800 	.word	0x24009800

08014d30 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8014d30:	b580      	push	{r7, lr}
 8014d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8014d34:	4803      	ldr	r0, [pc, #12]	@ (8014d44 <SAI1_IRQHandler+0x14>)
 8014d36:	f7f7 f9f7 	bl	800c128 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8014d3a:	4803      	ldr	r0, [pc, #12]	@ (8014d48 <SAI1_IRQHandler+0x18>)
 8014d3c:	f7f7 f9f4 	bl	800c128 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8014d40:	bf00      	nop
 8014d42:	bd80      	pop	{r7, pc}
 8014d44:	240086bc 	.word	0x240086bc
 8014d48:	24008754 	.word	0x24008754

08014d4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8014d4c:	b580      	push	{r7, lr}
 8014d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8014d50:	4802      	ldr	r0, [pc, #8]	@ (8014d5c <OTG_FS_IRQHandler+0x10>)
 8014d52:	f7f1 fed7 	bl	8006b04 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8014d56:	bf00      	nop
 8014d58:	bd80      	pop	{r7, pc}
 8014d5a:	bf00      	nop
 8014d5c:	24009108 	.word	0x24009108

08014d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8014d60:	b580      	push	{r7, lr}
 8014d62:	b086      	sub	sp, #24
 8014d64:	af00      	add	r7, sp, #0
 8014d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8014d68:	4a14      	ldr	r2, [pc, #80]	@ (8014dbc <_sbrk+0x5c>)
 8014d6a:	4b15      	ldr	r3, [pc, #84]	@ (8014dc0 <_sbrk+0x60>)
 8014d6c:	1ad3      	subs	r3, r2, r3
 8014d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8014d70:	697b      	ldr	r3, [r7, #20]
 8014d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8014d74:	4b13      	ldr	r3, [pc, #76]	@ (8014dc4 <_sbrk+0x64>)
 8014d76:	681b      	ldr	r3, [r3, #0]
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d102      	bne.n	8014d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8014d7c:	4b11      	ldr	r3, [pc, #68]	@ (8014dc4 <_sbrk+0x64>)
 8014d7e:	4a12      	ldr	r2, [pc, #72]	@ (8014dc8 <_sbrk+0x68>)
 8014d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8014d82:	4b10      	ldr	r3, [pc, #64]	@ (8014dc4 <_sbrk+0x64>)
 8014d84:	681a      	ldr	r2, [r3, #0]
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	4413      	add	r3, r2
 8014d8a:	693a      	ldr	r2, [r7, #16]
 8014d8c:	429a      	cmp	r2, r3
 8014d8e:	d207      	bcs.n	8014da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8014d90:	f001 fea0 	bl	8016ad4 <__errno>
 8014d94:	4603      	mov	r3, r0
 8014d96:	220c      	movs	r2, #12
 8014d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8014d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8014d9e:	e009      	b.n	8014db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8014da0:	4b08      	ldr	r3, [pc, #32]	@ (8014dc4 <_sbrk+0x64>)
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8014da6:	4b07      	ldr	r3, [pc, #28]	@ (8014dc4 <_sbrk+0x64>)
 8014da8:	681a      	ldr	r2, [r3, #0]
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	4413      	add	r3, r2
 8014dae:	4a05      	ldr	r2, [pc, #20]	@ (8014dc4 <_sbrk+0x64>)
 8014db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8014db2:	68fb      	ldr	r3, [r7, #12]
}
 8014db4:	4618      	mov	r0, r3
 8014db6:	3718      	adds	r7, #24
 8014db8:	46bd      	mov	sp, r7
 8014dba:	bd80      	pop	{r7, pc}
 8014dbc:	24080000 	.word	0x24080000
 8014dc0:	00000400 	.word	0x00000400
 8014dc4:	240088e0 	.word	0x240088e0
 8014dc8:	2400a008 	.word	0x2400a008

08014dcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8014dcc:	b480      	push	{r7}
 8014dce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8014dd0:	4b43      	ldr	r3, [pc, #268]	@ (8014ee0 <SystemInit+0x114>)
 8014dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014dd6:	4a42      	ldr	r2, [pc, #264]	@ (8014ee0 <SystemInit+0x114>)
 8014dd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014ddc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8014de0:	4b40      	ldr	r3, [pc, #256]	@ (8014ee4 <SystemInit+0x118>)
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	f003 030f 	and.w	r3, r3, #15
 8014de8:	2b06      	cmp	r3, #6
 8014dea:	d807      	bhi.n	8014dfc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8014dec:	4b3d      	ldr	r3, [pc, #244]	@ (8014ee4 <SystemInit+0x118>)
 8014dee:	681b      	ldr	r3, [r3, #0]
 8014df0:	f023 030f 	bic.w	r3, r3, #15
 8014df4:	4a3b      	ldr	r2, [pc, #236]	@ (8014ee4 <SystemInit+0x118>)
 8014df6:	f043 0307 	orr.w	r3, r3, #7
 8014dfa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8014dfc:	4b3a      	ldr	r3, [pc, #232]	@ (8014ee8 <SystemInit+0x11c>)
 8014dfe:	681b      	ldr	r3, [r3, #0]
 8014e00:	4a39      	ldr	r2, [pc, #228]	@ (8014ee8 <SystemInit+0x11c>)
 8014e02:	f043 0301 	orr.w	r3, r3, #1
 8014e06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8014e08:	4b37      	ldr	r3, [pc, #220]	@ (8014ee8 <SystemInit+0x11c>)
 8014e0a:	2200      	movs	r2, #0
 8014e0c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8014e0e:	4b36      	ldr	r3, [pc, #216]	@ (8014ee8 <SystemInit+0x11c>)
 8014e10:	681a      	ldr	r2, [r3, #0]
 8014e12:	4935      	ldr	r1, [pc, #212]	@ (8014ee8 <SystemInit+0x11c>)
 8014e14:	4b35      	ldr	r3, [pc, #212]	@ (8014eec <SystemInit+0x120>)
 8014e16:	4013      	ands	r3, r2
 8014e18:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8014e1a:	4b32      	ldr	r3, [pc, #200]	@ (8014ee4 <SystemInit+0x118>)
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	f003 0308 	and.w	r3, r3, #8
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d007      	beq.n	8014e36 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8014e26:	4b2f      	ldr	r3, [pc, #188]	@ (8014ee4 <SystemInit+0x118>)
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	f023 030f 	bic.w	r3, r3, #15
 8014e2e:	4a2d      	ldr	r2, [pc, #180]	@ (8014ee4 <SystemInit+0x118>)
 8014e30:	f043 0307 	orr.w	r3, r3, #7
 8014e34:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8014e36:	4b2c      	ldr	r3, [pc, #176]	@ (8014ee8 <SystemInit+0x11c>)
 8014e38:	2200      	movs	r2, #0
 8014e3a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8014e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8014ee8 <SystemInit+0x11c>)
 8014e3e:	2200      	movs	r2, #0
 8014e40:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8014e42:	4b29      	ldr	r3, [pc, #164]	@ (8014ee8 <SystemInit+0x11c>)
 8014e44:	2200      	movs	r2, #0
 8014e46:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8014e48:	4b27      	ldr	r3, [pc, #156]	@ (8014ee8 <SystemInit+0x11c>)
 8014e4a:	4a29      	ldr	r2, [pc, #164]	@ (8014ef0 <SystemInit+0x124>)
 8014e4c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8014e4e:	4b26      	ldr	r3, [pc, #152]	@ (8014ee8 <SystemInit+0x11c>)
 8014e50:	4a28      	ldr	r2, [pc, #160]	@ (8014ef4 <SystemInit+0x128>)
 8014e52:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8014e54:	4b24      	ldr	r3, [pc, #144]	@ (8014ee8 <SystemInit+0x11c>)
 8014e56:	4a28      	ldr	r2, [pc, #160]	@ (8014ef8 <SystemInit+0x12c>)
 8014e58:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8014e5a:	4b23      	ldr	r3, [pc, #140]	@ (8014ee8 <SystemInit+0x11c>)
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8014e60:	4b21      	ldr	r3, [pc, #132]	@ (8014ee8 <SystemInit+0x11c>)
 8014e62:	4a25      	ldr	r2, [pc, #148]	@ (8014ef8 <SystemInit+0x12c>)
 8014e64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8014e66:	4b20      	ldr	r3, [pc, #128]	@ (8014ee8 <SystemInit+0x11c>)
 8014e68:	2200      	movs	r2, #0
 8014e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8014e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8014ee8 <SystemInit+0x11c>)
 8014e6e:	4a22      	ldr	r2, [pc, #136]	@ (8014ef8 <SystemInit+0x12c>)
 8014e70:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8014e72:	4b1d      	ldr	r3, [pc, #116]	@ (8014ee8 <SystemInit+0x11c>)
 8014e74:	2200      	movs	r2, #0
 8014e76:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8014e78:	4b1b      	ldr	r3, [pc, #108]	@ (8014ee8 <SystemInit+0x11c>)
 8014e7a:	681b      	ldr	r3, [r3, #0]
 8014e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8014ee8 <SystemInit+0x11c>)
 8014e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8014e82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8014e84:	4b18      	ldr	r3, [pc, #96]	@ (8014ee8 <SystemInit+0x11c>)
 8014e86:	2200      	movs	r2, #0
 8014e88:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8014e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8014efc <SystemInit+0x130>)
 8014e8c:	681a      	ldr	r2, [r3, #0]
 8014e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8014f00 <SystemInit+0x134>)
 8014e90:	4013      	ands	r3, r2
 8014e92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014e96:	d202      	bcs.n	8014e9e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8014e98:	4b1a      	ldr	r3, [pc, #104]	@ (8014f04 <SystemInit+0x138>)
 8014e9a:	2201      	movs	r2, #1
 8014e9c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8014e9e:	4b12      	ldr	r3, [pc, #72]	@ (8014ee8 <SystemInit+0x11c>)
 8014ea0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014ea4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d113      	bne.n	8014ed4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8014eac:	4b0e      	ldr	r3, [pc, #56]	@ (8014ee8 <SystemInit+0x11c>)
 8014eae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8014ee8 <SystemInit+0x11c>)
 8014eb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8014eb8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8014ebc:	4b12      	ldr	r3, [pc, #72]	@ (8014f08 <SystemInit+0x13c>)
 8014ebe:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8014ec2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8014ec4:	4b08      	ldr	r3, [pc, #32]	@ (8014ee8 <SystemInit+0x11c>)
 8014ec6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014eca:	4a07      	ldr	r2, [pc, #28]	@ (8014ee8 <SystemInit+0x11c>)
 8014ecc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014ed0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8014ed4:	bf00      	nop
 8014ed6:	46bd      	mov	sp, r7
 8014ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014edc:	4770      	bx	lr
 8014ede:	bf00      	nop
 8014ee0:	e000ed00 	.word	0xe000ed00
 8014ee4:	52002000 	.word	0x52002000
 8014ee8:	58024400 	.word	0x58024400
 8014eec:	eaf6ed7f 	.word	0xeaf6ed7f
 8014ef0:	02020200 	.word	0x02020200
 8014ef4:	01ff0000 	.word	0x01ff0000
 8014ef8:	01010280 	.word	0x01010280
 8014efc:	5c001000 	.word	0x5c001000
 8014f00:	ffff0000 	.word	0xffff0000
 8014f04:	51008108 	.word	0x51008108
 8014f08:	52004000 	.word	0x52004000

08014f0c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8014f0c:	b480      	push	{r7}
 8014f0e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8014f10:	4b09      	ldr	r3, [pc, #36]	@ (8014f38 <ExitRun0Mode+0x2c>)
 8014f12:	68db      	ldr	r3, [r3, #12]
 8014f14:	4a08      	ldr	r2, [pc, #32]	@ (8014f38 <ExitRun0Mode+0x2c>)
 8014f16:	f043 0302 	orr.w	r3, r3, #2
 8014f1a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8014f1c:	bf00      	nop
 8014f1e:	4b06      	ldr	r3, [pc, #24]	@ (8014f38 <ExitRun0Mode+0x2c>)
 8014f20:	685b      	ldr	r3, [r3, #4]
 8014f22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d0f9      	beq.n	8014f1e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8014f2a:	bf00      	nop
 8014f2c:	bf00      	nop
 8014f2e:	46bd      	mov	sp, r7
 8014f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f34:	4770      	bx	lr
 8014f36:	bf00      	nop
 8014f38:	58024800 	.word	0x58024800

08014f3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8014f40:	4b22      	ldr	r3, [pc, #136]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f42:	4a23      	ldr	r2, [pc, #140]	@ (8014fd0 <MX_USART1_UART_Init+0x94>)
 8014f44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8014f46:	4b21      	ldr	r3, [pc, #132]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8014f4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8014f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f50:	2200      	movs	r2, #0
 8014f52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8014f54:	4b1d      	ldr	r3, [pc, #116]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f56:	2200      	movs	r2, #0
 8014f58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8014f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8014f60:	4b1a      	ldr	r3, [pc, #104]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f62:	220c      	movs	r2, #12
 8014f64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8014f66:	4b19      	ldr	r3, [pc, #100]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f68:	2200      	movs	r2, #0
 8014f6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8014f6c:	4b17      	ldr	r3, [pc, #92]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f6e:	2200      	movs	r2, #0
 8014f70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8014f72:	4b16      	ldr	r3, [pc, #88]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f74:	2200      	movs	r2, #0
 8014f76:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8014f78:	4b14      	ldr	r3, [pc, #80]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f7a:	2200      	movs	r2, #0
 8014f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8014f7e:	4b13      	ldr	r3, [pc, #76]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f80:	2200      	movs	r2, #0
 8014f82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8014f84:	4811      	ldr	r0, [pc, #68]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f86:	f7f7 fbf1 	bl	800c76c <HAL_UART_Init>
 8014f8a:	4603      	mov	r3, r0
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	d001      	beq.n	8014f94 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8014f90:	f7fe ff9a 	bl	8013ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8014f94:	2100      	movs	r1, #0
 8014f96:	480d      	ldr	r0, [pc, #52]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014f98:	f7f8 fc87 	bl	800d8aa <HAL_UARTEx_SetTxFifoThreshold>
 8014f9c:	4603      	mov	r3, r0
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	d001      	beq.n	8014fa6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8014fa2:	f7fe ff91 	bl	8013ec8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8014fa6:	2100      	movs	r1, #0
 8014fa8:	4808      	ldr	r0, [pc, #32]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014faa:	f7f8 fcbc 	bl	800d926 <HAL_UARTEx_SetRxFifoThreshold>
 8014fae:	4603      	mov	r3, r0
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d001      	beq.n	8014fb8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8014fb4:	f7fe ff88 	bl	8013ec8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8014fb8:	4804      	ldr	r0, [pc, #16]	@ (8014fcc <MX_USART1_UART_Init+0x90>)
 8014fba:	f7f8 fc3d 	bl	800d838 <HAL_UARTEx_DisableFifoMode>
 8014fbe:	4603      	mov	r3, r0
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d001      	beq.n	8014fc8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8014fc4:	f7fe ff80 	bl	8013ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8014fc8:	bf00      	nop
 8014fca:	bd80      	pop	{r7, pc}
 8014fcc:	240088e4 	.word	0x240088e4
 8014fd0:	40011000 	.word	0x40011000

08014fd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8014fd4:	b580      	push	{r7, lr}
 8014fd6:	b0ba      	sub	sp, #232	@ 0xe8
 8014fd8:	af00      	add	r7, sp, #0
 8014fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014fdc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8014fe0:	2200      	movs	r2, #0
 8014fe2:	601a      	str	r2, [r3, #0]
 8014fe4:	605a      	str	r2, [r3, #4]
 8014fe6:	609a      	str	r2, [r3, #8]
 8014fe8:	60da      	str	r2, [r3, #12]
 8014fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8014fec:	f107 0310 	add.w	r3, r7, #16
 8014ff0:	22c0      	movs	r2, #192	@ 0xc0
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	f001 fd55 	bl	8016aa4 <memset>
  if(uartHandle->Instance==USART1)
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	4a27      	ldr	r2, [pc, #156]	@ (801509c <HAL_UART_MspInit+0xc8>)
 8015000:	4293      	cmp	r3, r2
 8015002:	d146      	bne.n	8015092 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8015004:	f04f 0201 	mov.w	r2, #1
 8015008:	f04f 0300 	mov.w	r3, #0
 801500c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8015010:	2300      	movs	r3, #0
 8015012:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015016:	f107 0310 	add.w	r3, r7, #16
 801501a:	4618      	mov	r0, r3
 801501c:	f7f3 ff02 	bl	8008e24 <HAL_RCCEx_PeriphCLKConfig>
 8015020:	4603      	mov	r3, r0
 8015022:	2b00      	cmp	r3, #0
 8015024:	d001      	beq.n	801502a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8015026:	f7fe ff4f 	bl	8013ec8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 801502a:	4b1d      	ldr	r3, [pc, #116]	@ (80150a0 <HAL_UART_MspInit+0xcc>)
 801502c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8015030:	4a1b      	ldr	r2, [pc, #108]	@ (80150a0 <HAL_UART_MspInit+0xcc>)
 8015032:	f043 0310 	orr.w	r3, r3, #16
 8015036:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801503a:	4b19      	ldr	r3, [pc, #100]	@ (80150a0 <HAL_UART_MspInit+0xcc>)
 801503c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8015040:	f003 0310 	and.w	r3, r3, #16
 8015044:	60fb      	str	r3, [r7, #12]
 8015046:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015048:	4b15      	ldr	r3, [pc, #84]	@ (80150a0 <HAL_UART_MspInit+0xcc>)
 801504a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801504e:	4a14      	ldr	r2, [pc, #80]	@ (80150a0 <HAL_UART_MspInit+0xcc>)
 8015050:	f043 0301 	orr.w	r3, r3, #1
 8015054:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015058:	4b11      	ldr	r3, [pc, #68]	@ (80150a0 <HAL_UART_MspInit+0xcc>)
 801505a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801505e:	f003 0301 	and.w	r3, r3, #1
 8015062:	60bb      	str	r3, [r7, #8]
 8015064:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8015066:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 801506a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801506e:	2302      	movs	r3, #2
 8015070:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015074:	2300      	movs	r3, #0
 8015076:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801507a:	2300      	movs	r3, #0
 801507c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8015080:	2307      	movs	r3, #7
 8015082:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015086:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801508a:	4619      	mov	r1, r3
 801508c:	4805      	ldr	r0, [pc, #20]	@ (80150a4 <HAL_UART_MspInit+0xd0>)
 801508e:	f7ee fb2f 	bl	80036f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8015092:	bf00      	nop
 8015094:	37e8      	adds	r7, #232	@ 0xe8
 8015096:	46bd      	mov	sp, r7
 8015098:	bd80      	pop	{r7, pc}
 801509a:	bf00      	nop
 801509c:	40011000 	.word	0x40011000
 80150a0:	58024400 	.word	0x58024400
 80150a4:	58020000 	.word	0x58020000

080150a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80150a8:	b580      	push	{r7, lr}
 80150aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80150ac:	2200      	movs	r2, #0
 80150ae:	490f      	ldr	r1, [pc, #60]	@ (80150ec <MX_USB_DEVICE_Init+0x44>)
 80150b0:	480f      	ldr	r0, [pc, #60]	@ (80150f0 <MX_USB_DEVICE_Init+0x48>)
 80150b2:	f7fb f8b1 	bl	8010218 <USBD_Init>
 80150b6:	4603      	mov	r3, r0
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d001      	beq.n	80150c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80150bc:	f7fe ff04 	bl	8013ec8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 80150c0:	490c      	ldr	r1, [pc, #48]	@ (80150f4 <MX_USB_DEVICE_Init+0x4c>)
 80150c2:	480b      	ldr	r0, [pc, #44]	@ (80150f0 <MX_USB_DEVICE_Init+0x48>)
 80150c4:	f7fb f8d8 	bl	8010278 <USBD_RegisterClass>
 80150c8:	4603      	mov	r3, r0
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d001      	beq.n	80150d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80150ce:	f7fe fefb 	bl	8013ec8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80150d2:	4807      	ldr	r0, [pc, #28]	@ (80150f0 <MX_USB_DEVICE_Init+0x48>)
 80150d4:	f7fb f906 	bl	80102e4 <USBD_Start>
 80150d8:	4603      	mov	r3, r0
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d001      	beq.n	80150e2 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80150de:	f7fe fef3 	bl	8013ec8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80150e2:	f7f2 fea9 	bl	8007e38 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80150e6:	bf00      	nop
 80150e8:	bd80      	pop	{r7, pc}
 80150ea:	bf00      	nop
 80150ec:	240000a8 	.word	0x240000a8
 80150f0:	24008978 	.word	0x24008978
 80150f4:	24000008 	.word	0x24000008

080150f8 <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 80150f8:	b580      	push	{r7, lr}
 80150fa:	b082      	sub	sp, #8
 80150fc:	af00      	add	r7, sp, #0
 80150fe:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8015100:	6878      	ldr	r0, [r7, #4]
 8015102:	f7eb f8ed 	bl	80002e0 <strlen>
 8015106:	4603      	mov	r3, r0
 8015108:	b29a      	uxth	r2, r3
 801510a:	230a      	movs	r3, #10
 801510c:	6879      	ldr	r1, [r7, #4]
 801510e:	4803      	ldr	r0, [pc, #12]	@ (801511c <uart_log+0x24>)
 8015110:	f7f7 fb7c 	bl	800c80c <HAL_UART_Transmit>
}
 8015114:	bf00      	nop
 8015116:	3708      	adds	r7, #8
 8015118:	46bd      	mov	sp, r7
 801511a:	bd80      	pop	{r7, pc}
 801511c:	240088e4 	.word	0x240088e4

08015120 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 8015120:	b580      	push	{r7, lr}
 8015122:	b09c      	sub	sp, #112	@ 0x70
 8015124:	af02      	add	r7, sp, #8
 8015126:	6078      	str	r0, [r7, #4]
 8015128:	460b      	mov	r3, r1
 801512a:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 801512c:	78fb      	ldrb	r3, [r7, #3]
 801512e:	f107 0008 	add.w	r0, r7, #8
 8015132:	9300      	str	r3, [sp, #0]
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	4a06      	ldr	r2, [pc, #24]	@ (8015150 <uart_log_status+0x30>)
 8015138:	2160      	movs	r1, #96	@ 0x60
 801513a:	f001 fc7d 	bl	8016a38 <sniprintf>
  uart_log(buffer);
 801513e:	f107 0308 	add.w	r3, r7, #8
 8015142:	4618      	mov	r0, r3
 8015144:	f7ff ffd8 	bl	80150f8 <uart_log>
}
 8015148:	bf00      	nop
 801514a:	3768      	adds	r7, #104	@ 0x68
 801514c:	46bd      	mov	sp, r7
 801514e:	bd80      	pop	{r7, pc}
 8015150:	08017484 	.word	0x08017484

08015154 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8015154:	b580      	push	{r7, lr}
 8015156:	b082      	sub	sp, #8
 8015158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 801515a:	4821      	ldr	r0, [pc, #132]	@ (80151e0 <MX_USB_HOST_Init+0x8c>)
 801515c:	f7ff ffcc 	bl	80150f8 <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 8015160:	4820      	ldr	r0, [pc, #128]	@ (80151e4 <MX_USB_HOST_Init+0x90>)
 8015162:	f7ff ffc9 	bl	80150f8 <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 8015166:	2200      	movs	r2, #0
 8015168:	491f      	ldr	r1, [pc, #124]	@ (80151e8 <MX_USB_HOST_Init+0x94>)
 801516a:	4820      	ldr	r0, [pc, #128]	@ (80151ec <MX_USB_HOST_Init+0x98>)
 801516c:	f7fc fb0f 	bl	801178e <USBH_Init>
 8015170:	4603      	mov	r3, r0
 8015172:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 8015174:	79fb      	ldrb	r3, [r7, #7]
 8015176:	4619      	mov	r1, r3
 8015178:	481d      	ldr	r0, [pc, #116]	@ (80151f0 <MX_USB_HOST_Init+0x9c>)
 801517a:	f7ff ffd1 	bl	8015120 <uart_log_status>
  if (status != USBH_OK)
 801517e:	79fb      	ldrb	r3, [r7, #7]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d001      	beq.n	8015188 <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 8015184:	f7fe fea0 	bl	8013ec8 <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 8015188:	481a      	ldr	r0, [pc, #104]	@ (80151f4 <MX_USB_HOST_Init+0xa0>)
 801518a:	f7ff ffb5 	bl	80150f8 <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 801518e:	491a      	ldr	r1, [pc, #104]	@ (80151f8 <MX_USB_HOST_Init+0xa4>)
 8015190:	4816      	ldr	r0, [pc, #88]	@ (80151ec <MX_USB_HOST_Init+0x98>)
 8015192:	f7fc fba9 	bl	80118e8 <USBH_RegisterClass>
 8015196:	4603      	mov	r3, r0
 8015198:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 801519a:	79fb      	ldrb	r3, [r7, #7]
 801519c:	4619      	mov	r1, r3
 801519e:	4817      	ldr	r0, [pc, #92]	@ (80151fc <MX_USB_HOST_Init+0xa8>)
 80151a0:	f7ff ffbe 	bl	8015120 <uart_log_status>
  if (status != USBH_OK)
 80151a4:	79fb      	ldrb	r3, [r7, #7]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d001      	beq.n	80151ae <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 80151aa:	f7fe fe8d 	bl	8013ec8 <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 80151ae:	4814      	ldr	r0, [pc, #80]	@ (8015200 <MX_USB_HOST_Init+0xac>)
 80151b0:	f7ff ffa2 	bl	80150f8 <uart_log>
  status = USBH_Start(&hUsbHostHS);
 80151b4:	480d      	ldr	r0, [pc, #52]	@ (80151ec <MX_USB_HOST_Init+0x98>)
 80151b6:	f7fc fbdf 	bl	8011978 <USBH_Start>
 80151ba:	4603      	mov	r3, r0
 80151bc:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 80151be:	79fb      	ldrb	r3, [r7, #7]
 80151c0:	4619      	mov	r1, r3
 80151c2:	4810      	ldr	r0, [pc, #64]	@ (8015204 <MX_USB_HOST_Init+0xb0>)
 80151c4:	f7ff ffac 	bl	8015120 <uart_log_status>
  if (status != USBH_OK)
 80151c8:	79fb      	ldrb	r3, [r7, #7]
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d001      	beq.n	80151d2 <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 80151ce:	f7fe fe7b 	bl	8013ec8 <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 80151d2:	480d      	ldr	r0, [pc, #52]	@ (8015208 <MX_USB_HOST_Init+0xb4>)
 80151d4:	f7ff ff90 	bl	80150f8 <uart_log>
}
 80151d8:	bf00      	nop
 80151da:	3708      	adds	r7, #8
 80151dc:	46bd      	mov	sp, r7
 80151de:	bd80      	pop	{r7, pc}
 80151e0:	08017494 	.word	0x08017494
 80151e4:	080174b4 	.word	0x080174b4
 80151e8:	08015221 	.word	0x08015221
 80151ec:	24008c54 	.word	0x24008c54
 80151f0:	080174cc 	.word	0x080174cc
 80151f4:	080174e0 	.word	0x080174e0
 80151f8:	240000fc 	.word	0x240000fc
 80151fc:	08017504 	.word	0x08017504
 8015200:	08017524 	.word	0x08017524
 8015204:	08017540 	.word	0x08017540
 8015208:	08017558 	.word	0x08017558

0801520c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 801520c:	b580      	push	{r7, lr}
 801520e:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostHS);
 8015210:	4802      	ldr	r0, [pc, #8]	@ (801521c <MX_USB_HOST_Process+0x10>)
 8015212:	f7fc fbc1 	bl	8011998 <USBH_Process>
}
 8015216:	bf00      	nop
 8015218:	bd80      	pop	{r7, pc}
 801521a:	bf00      	nop
 801521c:	24008c54 	.word	0x24008c54

08015220 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8015220:	b580      	push	{r7, lr}
 8015222:	b082      	sub	sp, #8
 8015224:	af00      	add	r7, sp, #0
 8015226:	6078      	str	r0, [r7, #4]
 8015228:	460b      	mov	r3, r1
 801522a:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 801522c:	78fb      	ldrb	r3, [r7, #3]
 801522e:	3b01      	subs	r3, #1
 8015230:	2b05      	cmp	r3, #5
 8015232:	d833      	bhi.n	801529c <USBH_UserProcess+0x7c>
 8015234:	a201      	add	r2, pc, #4	@ (adr r2, 801523c <USBH_UserProcess+0x1c>)
 8015236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801523a:	bf00      	nop
 801523c:	08015255 	.word	0x08015255
 8015240:	0801526b 	.word	0x0801526b
 8015244:	08015279 	.word	0x08015279
 8015248:	08015281 	.word	0x08015281
 801524c:	0801525d 	.word	0x0801525d
 8015250:	0801528f 	.word	0x0801528f
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 8015254:	4815      	ldr	r0, [pc, #84]	@ (80152ac <USBH_UserProcess+0x8c>)
 8015256:	f7ff ff4f 	bl	80150f8 <uart_log>
    break;
 801525a:	e023      	b.n	80152a4 <USBH_UserProcess+0x84>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 801525c:	4814      	ldr	r0, [pc, #80]	@ (80152b0 <USBH_UserProcess+0x90>)
 801525e:	f7ff ff4b 	bl	80150f8 <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8015262:	4b14      	ldr	r3, [pc, #80]	@ (80152b4 <USBH_UserProcess+0x94>)
 8015264:	2203      	movs	r2, #3
 8015266:	701a      	strb	r2, [r3, #0]
    break;
 8015268:	e01c      	b.n	80152a4 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 801526a:	4813      	ldr	r0, [pc, #76]	@ (80152b8 <USBH_UserProcess+0x98>)
 801526c:	f7ff ff44 	bl	80150f8 <uart_log>
    Appli_state = APPLICATION_READY;
 8015270:	4b10      	ldr	r3, [pc, #64]	@ (80152b4 <USBH_UserProcess+0x94>)
 8015272:	2202      	movs	r2, #2
 8015274:	701a      	strb	r2, [r3, #0]
    break;
 8015276:	e015      	b.n	80152a4 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_SELECTED:
    uart_log("USBH: USER_CLASS_SELECTED\r\n");
 8015278:	4810      	ldr	r0, [pc, #64]	@ (80152bc <USBH_UserProcess+0x9c>)
 801527a:	f7ff ff3d 	bl	80150f8 <uart_log>
    break;
 801527e:	e011      	b.n	80152a4 <USBH_UserProcess+0x84>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 8015280:	480f      	ldr	r0, [pc, #60]	@ (80152c0 <USBH_UserProcess+0xa0>)
 8015282:	f7ff ff39 	bl	80150f8 <uart_log>
    Appli_state = APPLICATION_START;
 8015286:	4b0b      	ldr	r3, [pc, #44]	@ (80152b4 <USBH_UserProcess+0x94>)
 8015288:	2201      	movs	r2, #1
 801528a:	701a      	strb	r2, [r3, #0]
    break;
 801528c:	e00a      	b.n	80152a4 <USBH_UserProcess+0x84>

  case HOST_USER_UNRECOVERED_ERROR:
    uart_log("USBH: USER_UNRECOVERED_ERROR\r\n");
 801528e:	480d      	ldr	r0, [pc, #52]	@ (80152c4 <USBH_UserProcess+0xa4>)
 8015290:	f7ff ff32 	bl	80150f8 <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8015294:	4b07      	ldr	r3, [pc, #28]	@ (80152b4 <USBH_UserProcess+0x94>)
 8015296:	2203      	movs	r2, #3
 8015298:	701a      	strb	r2, [r3, #0]
    break;
 801529a:	e003      	b.n	80152a4 <USBH_UserProcess+0x84>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 801529c:	480a      	ldr	r0, [pc, #40]	@ (80152c8 <USBH_UserProcess+0xa8>)
 801529e:	f7ff ff2b 	bl	80150f8 <uart_log>
    break;
 80152a2:	bf00      	nop
  }
}
 80152a4:	bf00      	nop
 80152a6:	3708      	adds	r7, #8
 80152a8:	46bd      	mov	sp, r7
 80152aa:	bd80      	pop	{r7, pc}
 80152ac:	08017578 	.word	0x08017578
 80152b0:	0801759c 	.word	0x0801759c
 80152b4:	24009104 	.word	0x24009104
 80152b8:	080175b8 	.word	0x080175b8
 80152bc:	080175d4 	.word	0x080175d4
 80152c0:	080175f0 	.word	0x080175f0
 80152c4:	08017608 	.word	0x08017608
 80152c8:	08017628 	.word	0x08017628

080152cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80152cc:	b580      	push	{r7, lr}
 80152ce:	b0ba      	sub	sp, #232	@ 0xe8
 80152d0:	af00      	add	r7, sp, #0
 80152d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80152d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80152d8:	2200      	movs	r2, #0
 80152da:	601a      	str	r2, [r3, #0]
 80152dc:	605a      	str	r2, [r3, #4]
 80152de:	609a      	str	r2, [r3, #8]
 80152e0:	60da      	str	r2, [r3, #12]
 80152e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80152e4:	f107 0310 	add.w	r3, r7, #16
 80152e8:	22c0      	movs	r2, #192	@ 0xc0
 80152ea:	2100      	movs	r1, #0
 80152ec:	4618      	mov	r0, r3
 80152ee:	f001 fbd9 	bl	8016aa4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	4a2c      	ldr	r2, [pc, #176]	@ (80153a8 <HAL_PCD_MspInit+0xdc>)
 80152f8:	4293      	cmp	r3, r2
 80152fa:	d151      	bne.n	80153a0 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80152fc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8015300:	f04f 0300 	mov.w	r3, #0
 8015304:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8015308:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 801530c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015310:	f107 0310 	add.w	r3, r7, #16
 8015314:	4618      	mov	r0, r3
 8015316:	f7f3 fd85 	bl	8008e24 <HAL_RCCEx_PeriphCLKConfig>
 801531a:	4603      	mov	r3, r0
 801531c:	2b00      	cmp	r3, #0
 801531e:	d001      	beq.n	8015324 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8015320:	f7fe fdd2 	bl	8013ec8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8015324:	f7f2 fd88 	bl	8007e38 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015328:	4b20      	ldr	r3, [pc, #128]	@ (80153ac <HAL_PCD_MspInit+0xe0>)
 801532a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801532e:	4a1f      	ldr	r2, [pc, #124]	@ (80153ac <HAL_PCD_MspInit+0xe0>)
 8015330:	f043 0301 	orr.w	r3, r3, #1
 8015334:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015338:	4b1c      	ldr	r3, [pc, #112]	@ (80153ac <HAL_PCD_MspInit+0xe0>)
 801533a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801533e:	f003 0301 	and.w	r3, r3, #1
 8015342:	60fb      	str	r3, [r7, #12]
 8015344:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8015346:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801534a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801534e:	2302      	movs	r3, #2
 8015350:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015354:	2300      	movs	r3, #0
 8015356:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801535a:	2300      	movs	r3, #0
 801535c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8015360:	230a      	movs	r3, #10
 8015362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015366:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801536a:	4619      	mov	r1, r3
 801536c:	4810      	ldr	r0, [pc, #64]	@ (80153b0 <HAL_PCD_MspInit+0xe4>)
 801536e:	f7ee f9bf 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015372:	4b0e      	ldr	r3, [pc, #56]	@ (80153ac <HAL_PCD_MspInit+0xe0>)
 8015374:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015378:	4a0c      	ldr	r2, [pc, #48]	@ (80153ac <HAL_PCD_MspInit+0xe0>)
 801537a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801537e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8015382:	4b0a      	ldr	r3, [pc, #40]	@ (80153ac <HAL_PCD_MspInit+0xe0>)
 8015384:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015388:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801538c:	60bb      	str	r3, [r7, #8]
 801538e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8015390:	2200      	movs	r2, #0
 8015392:	2100      	movs	r1, #0
 8015394:	2065      	movs	r0, #101	@ 0x65
 8015396:	f7eb fb2e 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801539a:	2065      	movs	r0, #101	@ 0x65
 801539c:	f7eb fb45 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80153a0:	bf00      	nop
 80153a2:	37e8      	adds	r7, #232	@ 0xe8
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd80      	pop	{r7, pc}
 80153a8:	40080000 	.word	0x40080000
 80153ac:	58024400 	.word	0x58024400
 80153b0:	58020000 	.word	0x58020000

080153b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80153b4:	b580      	push	{r7, lr}
 80153b6:	b082      	sub	sp, #8
 80153b8:	af00      	add	r7, sp, #0
 80153ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80153c2:	687b      	ldr	r3, [r7, #4]
 80153c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80153c8:	4619      	mov	r1, r3
 80153ca:	4610      	mov	r0, r2
 80153cc:	f7fa ffd7 	bl	801037e <USBD_LL_SetupStage>
}
 80153d0:	bf00      	nop
 80153d2:	3708      	adds	r7, #8
 80153d4:	46bd      	mov	sp, r7
 80153d6:	bd80      	pop	{r7, pc}

080153d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80153d8:	b580      	push	{r7, lr}
 80153da:	b082      	sub	sp, #8
 80153dc:	af00      	add	r7, sp, #0
 80153de:	6078      	str	r0, [r7, #4]
 80153e0:	460b      	mov	r3, r1
 80153e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80153ea:	78fa      	ldrb	r2, [r7, #3]
 80153ec:	6879      	ldr	r1, [r7, #4]
 80153ee:	4613      	mov	r3, r2
 80153f0:	00db      	lsls	r3, r3, #3
 80153f2:	4413      	add	r3, r2
 80153f4:	009b      	lsls	r3, r3, #2
 80153f6:	440b      	add	r3, r1
 80153f8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80153fc:	681a      	ldr	r2, [r3, #0]
 80153fe:	78fb      	ldrb	r3, [r7, #3]
 8015400:	4619      	mov	r1, r3
 8015402:	f7fb f811 	bl	8010428 <USBD_LL_DataOutStage>
}
 8015406:	bf00      	nop
 8015408:	3708      	adds	r7, #8
 801540a:	46bd      	mov	sp, r7
 801540c:	bd80      	pop	{r7, pc}

0801540e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801540e:	b580      	push	{r7, lr}
 8015410:	b082      	sub	sp, #8
 8015412:	af00      	add	r7, sp, #0
 8015414:	6078      	str	r0, [r7, #4]
 8015416:	460b      	mov	r3, r1
 8015418:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8015420:	78fa      	ldrb	r2, [r7, #3]
 8015422:	6879      	ldr	r1, [r7, #4]
 8015424:	4613      	mov	r3, r2
 8015426:	00db      	lsls	r3, r3, #3
 8015428:	4413      	add	r3, r2
 801542a:	009b      	lsls	r3, r3, #2
 801542c:	440b      	add	r3, r1
 801542e:	3320      	adds	r3, #32
 8015430:	681a      	ldr	r2, [r3, #0]
 8015432:	78fb      	ldrb	r3, [r7, #3]
 8015434:	4619      	mov	r1, r3
 8015436:	f7fb f8aa 	bl	801058e <USBD_LL_DataInStage>
}
 801543a:	bf00      	nop
 801543c:	3708      	adds	r7, #8
 801543e:	46bd      	mov	sp, r7
 8015440:	bd80      	pop	{r7, pc}

08015442 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015442:	b580      	push	{r7, lr}
 8015444:	b082      	sub	sp, #8
 8015446:	af00      	add	r7, sp, #0
 8015448:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015450:	4618      	mov	r0, r3
 8015452:	f7fb f9e4 	bl	801081e <USBD_LL_SOF>
}
 8015456:	bf00      	nop
 8015458:	3708      	adds	r7, #8
 801545a:	46bd      	mov	sp, r7
 801545c:	bd80      	pop	{r7, pc}

0801545e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801545e:	b580      	push	{r7, lr}
 8015460:	b084      	sub	sp, #16
 8015462:	af00      	add	r7, sp, #0
 8015464:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015466:	2301      	movs	r3, #1
 8015468:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	79db      	ldrb	r3, [r3, #7]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d102      	bne.n	8015478 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8015472:	2300      	movs	r3, #0
 8015474:	73fb      	strb	r3, [r7, #15]
 8015476:	e008      	b.n	801548a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	79db      	ldrb	r3, [r3, #7]
 801547c:	2b02      	cmp	r3, #2
 801547e:	d102      	bne.n	8015486 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8015480:	2301      	movs	r3, #1
 8015482:	73fb      	strb	r3, [r7, #15]
 8015484:	e001      	b.n	801548a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8015486:	f7fe fd1f 	bl	8013ec8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015490:	7bfa      	ldrb	r2, [r7, #15]
 8015492:	4611      	mov	r1, r2
 8015494:	4618      	mov	r0, r3
 8015496:	f7fb f97e 	bl	8010796 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80154a0:	4618      	mov	r0, r3
 80154a2:	f7fb f926 	bl	80106f2 <USBD_LL_Reset>
}
 80154a6:	bf00      	nop
 80154a8:	3710      	adds	r7, #16
 80154aa:	46bd      	mov	sp, r7
 80154ac:	bd80      	pop	{r7, pc}
	...

080154b0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80154b0:	b580      	push	{r7, lr}
 80154b2:	b082      	sub	sp, #8
 80154b4:	af00      	add	r7, sp, #0
 80154b6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80154be:	4618      	mov	r0, r3
 80154c0:	f7fb f979 	bl	80107b6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	687a      	ldr	r2, [r7, #4]
 80154d0:	6812      	ldr	r2, [r2, #0]
 80154d2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80154d6:	f043 0301 	orr.w	r3, r3, #1
 80154da:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	7adb      	ldrb	r3, [r3, #11]
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	d005      	beq.n	80154f0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80154e4:	4b04      	ldr	r3, [pc, #16]	@ (80154f8 <HAL_PCD_SuspendCallback+0x48>)
 80154e6:	691b      	ldr	r3, [r3, #16]
 80154e8:	4a03      	ldr	r2, [pc, #12]	@ (80154f8 <HAL_PCD_SuspendCallback+0x48>)
 80154ea:	f043 0306 	orr.w	r3, r3, #6
 80154ee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80154f0:	bf00      	nop
 80154f2:	3708      	adds	r7, #8
 80154f4:	46bd      	mov	sp, r7
 80154f6:	bd80      	pop	{r7, pc}
 80154f8:	e000ed00 	.word	0xe000ed00

080154fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80154fc:	b580      	push	{r7, lr}
 80154fe:	b082      	sub	sp, #8
 8015500:	af00      	add	r7, sp, #0
 8015502:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801550a:	4618      	mov	r0, r3
 801550c:	f7fb f96f 	bl	80107ee <USBD_LL_Resume>
}
 8015510:	bf00      	nop
 8015512:	3708      	adds	r7, #8
 8015514:	46bd      	mov	sp, r7
 8015516:	bd80      	pop	{r7, pc}

08015518 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015518:	b580      	push	{r7, lr}
 801551a:	b082      	sub	sp, #8
 801551c:	af00      	add	r7, sp, #0
 801551e:	6078      	str	r0, [r7, #4]
 8015520:	460b      	mov	r3, r1
 8015522:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801552a:	78fa      	ldrb	r2, [r7, #3]
 801552c:	4611      	mov	r1, r2
 801552e:	4618      	mov	r0, r3
 8015530:	f7fb f9c7 	bl	80108c2 <USBD_LL_IsoOUTIncomplete>
}
 8015534:	bf00      	nop
 8015536:	3708      	adds	r7, #8
 8015538:	46bd      	mov	sp, r7
 801553a:	bd80      	pop	{r7, pc}

0801553c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801553c:	b580      	push	{r7, lr}
 801553e:	b082      	sub	sp, #8
 8015540:	af00      	add	r7, sp, #0
 8015542:	6078      	str	r0, [r7, #4]
 8015544:	460b      	mov	r3, r1
 8015546:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801554e:	78fa      	ldrb	r2, [r7, #3]
 8015550:	4611      	mov	r1, r2
 8015552:	4618      	mov	r0, r3
 8015554:	f7fb f983 	bl	801085e <USBD_LL_IsoINIncomplete>
}
 8015558:	bf00      	nop
 801555a:	3708      	adds	r7, #8
 801555c:	46bd      	mov	sp, r7
 801555e:	bd80      	pop	{r7, pc}

08015560 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015560:	b580      	push	{r7, lr}
 8015562:	b082      	sub	sp, #8
 8015564:	af00      	add	r7, sp, #0
 8015566:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801556e:	4618      	mov	r0, r3
 8015570:	f7fb f9d9 	bl	8010926 <USBD_LL_DevConnected>
}
 8015574:	bf00      	nop
 8015576:	3708      	adds	r7, #8
 8015578:	46bd      	mov	sp, r7
 801557a:	bd80      	pop	{r7, pc}

0801557c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801557c:	b580      	push	{r7, lr}
 801557e:	b082      	sub	sp, #8
 8015580:	af00      	add	r7, sp, #0
 8015582:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801558a:	4618      	mov	r0, r3
 801558c:	f7fb f9d6 	bl	801093c <USBD_LL_DevDisconnected>
}
 8015590:	bf00      	nop
 8015592:	3708      	adds	r7, #8
 8015594:	46bd      	mov	sp, r7
 8015596:	bd80      	pop	{r7, pc}

08015598 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b082      	sub	sp, #8
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	781b      	ldrb	r3, [r3, #0]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d13e      	bne.n	8015626 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80155a8:	4a21      	ldr	r2, [pc, #132]	@ (8015630 <USBD_LL_Init+0x98>)
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80155b0:	687b      	ldr	r3, [r7, #4]
 80155b2:	4a1f      	ldr	r2, [pc, #124]	@ (8015630 <USBD_LL_Init+0x98>)
 80155b4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80155b8:	4b1d      	ldr	r3, [pc, #116]	@ (8015630 <USBD_LL_Init+0x98>)
 80155ba:	4a1e      	ldr	r2, [pc, #120]	@ (8015634 <USBD_LL_Init+0x9c>)
 80155bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80155be:	4b1c      	ldr	r3, [pc, #112]	@ (8015630 <USBD_LL_Init+0x98>)
 80155c0:	2209      	movs	r2, #9
 80155c2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80155c4:	4b1a      	ldr	r3, [pc, #104]	@ (8015630 <USBD_LL_Init+0x98>)
 80155c6:	2202      	movs	r2, #2
 80155c8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80155ca:	4b19      	ldr	r3, [pc, #100]	@ (8015630 <USBD_LL_Init+0x98>)
 80155cc:	2200      	movs	r2, #0
 80155ce:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80155d0:	4b17      	ldr	r3, [pc, #92]	@ (8015630 <USBD_LL_Init+0x98>)
 80155d2:	2202      	movs	r2, #2
 80155d4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80155d6:	4b16      	ldr	r3, [pc, #88]	@ (8015630 <USBD_LL_Init+0x98>)
 80155d8:	2200      	movs	r2, #0
 80155da:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80155dc:	4b14      	ldr	r3, [pc, #80]	@ (8015630 <USBD_LL_Init+0x98>)
 80155de:	2200      	movs	r2, #0
 80155e0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80155e2:	4b13      	ldr	r3, [pc, #76]	@ (8015630 <USBD_LL_Init+0x98>)
 80155e4:	2200      	movs	r2, #0
 80155e6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80155e8:	4b11      	ldr	r3, [pc, #68]	@ (8015630 <USBD_LL_Init+0x98>)
 80155ea:	2200      	movs	r2, #0
 80155ec:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80155ee:	4b10      	ldr	r3, [pc, #64]	@ (8015630 <USBD_LL_Init+0x98>)
 80155f0:	2200      	movs	r2, #0
 80155f2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80155f4:	4b0e      	ldr	r3, [pc, #56]	@ (8015630 <USBD_LL_Init+0x98>)
 80155f6:	2200      	movs	r2, #0
 80155f8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80155fa:	480d      	ldr	r0, [pc, #52]	@ (8015630 <USBD_LL_Init+0x98>)
 80155fc:	f7f1 f941 	bl	8006882 <HAL_PCD_Init>
 8015600:	4603      	mov	r3, r0
 8015602:	2b00      	cmp	r3, #0
 8015604:	d001      	beq.n	801560a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8015606:	f7fe fc5f 	bl	8013ec8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801560a:	2180      	movs	r1, #128	@ 0x80
 801560c:	4808      	ldr	r0, [pc, #32]	@ (8015630 <USBD_LL_Init+0x98>)
 801560e:	f7f2 fb98 	bl	8007d42 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8015612:	2240      	movs	r2, #64	@ 0x40
 8015614:	2100      	movs	r1, #0
 8015616:	4806      	ldr	r0, [pc, #24]	@ (8015630 <USBD_LL_Init+0x98>)
 8015618:	f7f2 fb4c 	bl	8007cb4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801561c:	2280      	movs	r2, #128	@ 0x80
 801561e:	2101      	movs	r1, #1
 8015620:	4803      	ldr	r0, [pc, #12]	@ (8015630 <USBD_LL_Init+0x98>)
 8015622:	f7f2 fb47 	bl	8007cb4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8015626:	2300      	movs	r3, #0
}
 8015628:	4618      	mov	r0, r3
 801562a:	3708      	adds	r7, #8
 801562c:	46bd      	mov	sp, r7
 801562e:	bd80      	pop	{r7, pc}
 8015630:	24009108 	.word	0x24009108
 8015634:	40080000 	.word	0x40080000

08015638 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015638:	b580      	push	{r7, lr}
 801563a:	b084      	sub	sp, #16
 801563c:	af00      	add	r7, sp, #0
 801563e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015640:	2300      	movs	r3, #0
 8015642:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015644:	2300      	movs	r3, #0
 8015646:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801564e:	4618      	mov	r0, r3
 8015650:	f7f1 fa23 	bl	8006a9a <HAL_PCD_Start>
 8015654:	4603      	mov	r3, r0
 8015656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015658:	7bfb      	ldrb	r3, [r7, #15]
 801565a:	4618      	mov	r0, r3
 801565c:	f000 f930 	bl	80158c0 <USBD_Get_USB_Status>
 8015660:	4603      	mov	r3, r0
 8015662:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015664:	7bbb      	ldrb	r3, [r7, #14]
}
 8015666:	4618      	mov	r0, r3
 8015668:	3710      	adds	r7, #16
 801566a:	46bd      	mov	sp, r7
 801566c:	bd80      	pop	{r7, pc}

0801566e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801566e:	b580      	push	{r7, lr}
 8015670:	b084      	sub	sp, #16
 8015672:	af00      	add	r7, sp, #0
 8015674:	6078      	str	r0, [r7, #4]
 8015676:	4608      	mov	r0, r1
 8015678:	4611      	mov	r1, r2
 801567a:	461a      	mov	r2, r3
 801567c:	4603      	mov	r3, r0
 801567e:	70fb      	strb	r3, [r7, #3]
 8015680:	460b      	mov	r3, r1
 8015682:	70bb      	strb	r3, [r7, #2]
 8015684:	4613      	mov	r3, r2
 8015686:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015688:	2300      	movs	r3, #0
 801568a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801568c:	2300      	movs	r3, #0
 801568e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015696:	78bb      	ldrb	r3, [r7, #2]
 8015698:	883a      	ldrh	r2, [r7, #0]
 801569a:	78f9      	ldrb	r1, [r7, #3]
 801569c:	f7f1 ff24 	bl	80074e8 <HAL_PCD_EP_Open>
 80156a0:	4603      	mov	r3, r0
 80156a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80156a4:	7bfb      	ldrb	r3, [r7, #15]
 80156a6:	4618      	mov	r0, r3
 80156a8:	f000 f90a 	bl	80158c0 <USBD_Get_USB_Status>
 80156ac:	4603      	mov	r3, r0
 80156ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80156b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	3710      	adds	r7, #16
 80156b6:	46bd      	mov	sp, r7
 80156b8:	bd80      	pop	{r7, pc}

080156ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80156ba:	b580      	push	{r7, lr}
 80156bc:	b084      	sub	sp, #16
 80156be:	af00      	add	r7, sp, #0
 80156c0:	6078      	str	r0, [r7, #4]
 80156c2:	460b      	mov	r3, r1
 80156c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80156c6:	2300      	movs	r3, #0
 80156c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80156ca:	2300      	movs	r3, #0
 80156cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80156d4:	78fa      	ldrb	r2, [r7, #3]
 80156d6:	4611      	mov	r1, r2
 80156d8:	4618      	mov	r0, r3
 80156da:	f7f1 ff6f 	bl	80075bc <HAL_PCD_EP_Close>
 80156de:	4603      	mov	r3, r0
 80156e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80156e2:	7bfb      	ldrb	r3, [r7, #15]
 80156e4:	4618      	mov	r0, r3
 80156e6:	f000 f8eb 	bl	80158c0 <USBD_Get_USB_Status>
 80156ea:	4603      	mov	r3, r0
 80156ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80156ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80156f0:	4618      	mov	r0, r3
 80156f2:	3710      	adds	r7, #16
 80156f4:	46bd      	mov	sp, r7
 80156f6:	bd80      	pop	{r7, pc}

080156f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80156f8:	b580      	push	{r7, lr}
 80156fa:	b084      	sub	sp, #16
 80156fc:	af00      	add	r7, sp, #0
 80156fe:	6078      	str	r0, [r7, #4]
 8015700:	460b      	mov	r3, r1
 8015702:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015704:	2300      	movs	r3, #0
 8015706:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015708:	2300      	movs	r3, #0
 801570a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015712:	78fa      	ldrb	r2, [r7, #3]
 8015714:	4611      	mov	r1, r2
 8015716:	4618      	mov	r0, r3
 8015718:	f7f2 f827 	bl	800776a <HAL_PCD_EP_SetStall>
 801571c:	4603      	mov	r3, r0
 801571e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015720:	7bfb      	ldrb	r3, [r7, #15]
 8015722:	4618      	mov	r0, r3
 8015724:	f000 f8cc 	bl	80158c0 <USBD_Get_USB_Status>
 8015728:	4603      	mov	r3, r0
 801572a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801572c:	7bbb      	ldrb	r3, [r7, #14]
}
 801572e:	4618      	mov	r0, r3
 8015730:	3710      	adds	r7, #16
 8015732:	46bd      	mov	sp, r7
 8015734:	bd80      	pop	{r7, pc}

08015736 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015736:	b580      	push	{r7, lr}
 8015738:	b084      	sub	sp, #16
 801573a:	af00      	add	r7, sp, #0
 801573c:	6078      	str	r0, [r7, #4]
 801573e:	460b      	mov	r3, r1
 8015740:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015742:	2300      	movs	r3, #0
 8015744:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015746:	2300      	movs	r3, #0
 8015748:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015750:	78fa      	ldrb	r2, [r7, #3]
 8015752:	4611      	mov	r1, r2
 8015754:	4618      	mov	r0, r3
 8015756:	f7f2 f86b 	bl	8007830 <HAL_PCD_EP_ClrStall>
 801575a:	4603      	mov	r3, r0
 801575c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801575e:	7bfb      	ldrb	r3, [r7, #15]
 8015760:	4618      	mov	r0, r3
 8015762:	f000 f8ad 	bl	80158c0 <USBD_Get_USB_Status>
 8015766:	4603      	mov	r3, r0
 8015768:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801576a:	7bbb      	ldrb	r3, [r7, #14]
}
 801576c:	4618      	mov	r0, r3
 801576e:	3710      	adds	r7, #16
 8015770:	46bd      	mov	sp, r7
 8015772:	bd80      	pop	{r7, pc}

08015774 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015774:	b480      	push	{r7}
 8015776:	b085      	sub	sp, #20
 8015778:	af00      	add	r7, sp, #0
 801577a:	6078      	str	r0, [r7, #4]
 801577c:	460b      	mov	r3, r1
 801577e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015786:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015788:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801578c:	2b00      	cmp	r3, #0
 801578e:	da0b      	bge.n	80157a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015790:	78fb      	ldrb	r3, [r7, #3]
 8015792:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015796:	68f9      	ldr	r1, [r7, #12]
 8015798:	4613      	mov	r3, r2
 801579a:	00db      	lsls	r3, r3, #3
 801579c:	4413      	add	r3, r2
 801579e:	009b      	lsls	r3, r3, #2
 80157a0:	440b      	add	r3, r1
 80157a2:	3316      	adds	r3, #22
 80157a4:	781b      	ldrb	r3, [r3, #0]
 80157a6:	e00b      	b.n	80157c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80157a8:	78fb      	ldrb	r3, [r7, #3]
 80157aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80157ae:	68f9      	ldr	r1, [r7, #12]
 80157b0:	4613      	mov	r3, r2
 80157b2:	00db      	lsls	r3, r3, #3
 80157b4:	4413      	add	r3, r2
 80157b6:	009b      	lsls	r3, r3, #2
 80157b8:	440b      	add	r3, r1
 80157ba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80157be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80157c0:	4618      	mov	r0, r3
 80157c2:	3714      	adds	r7, #20
 80157c4:	46bd      	mov	sp, r7
 80157c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ca:	4770      	bx	lr

080157cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80157cc:	b580      	push	{r7, lr}
 80157ce:	b084      	sub	sp, #16
 80157d0:	af00      	add	r7, sp, #0
 80157d2:	6078      	str	r0, [r7, #4]
 80157d4:	460b      	mov	r3, r1
 80157d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80157d8:	2300      	movs	r3, #0
 80157da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80157dc:	2300      	movs	r3, #0
 80157de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80157e6:	78fa      	ldrb	r2, [r7, #3]
 80157e8:	4611      	mov	r1, r2
 80157ea:	4618      	mov	r0, r3
 80157ec:	f7f1 fe58 	bl	80074a0 <HAL_PCD_SetAddress>
 80157f0:	4603      	mov	r3, r0
 80157f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80157f4:	7bfb      	ldrb	r3, [r7, #15]
 80157f6:	4618      	mov	r0, r3
 80157f8:	f000 f862 	bl	80158c0 <USBD_Get_USB_Status>
 80157fc:	4603      	mov	r3, r0
 80157fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015800:	7bbb      	ldrb	r3, [r7, #14]
}
 8015802:	4618      	mov	r0, r3
 8015804:	3710      	adds	r7, #16
 8015806:	46bd      	mov	sp, r7
 8015808:	bd80      	pop	{r7, pc}

0801580a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801580a:	b580      	push	{r7, lr}
 801580c:	b086      	sub	sp, #24
 801580e:	af00      	add	r7, sp, #0
 8015810:	60f8      	str	r0, [r7, #12]
 8015812:	607a      	str	r2, [r7, #4]
 8015814:	603b      	str	r3, [r7, #0]
 8015816:	460b      	mov	r3, r1
 8015818:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801581a:	2300      	movs	r3, #0
 801581c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801581e:	2300      	movs	r3, #0
 8015820:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8015828:	7af9      	ldrb	r1, [r7, #11]
 801582a:	683b      	ldr	r3, [r7, #0]
 801582c:	687a      	ldr	r2, [r7, #4]
 801582e:	f7f1 ff62 	bl	80076f6 <HAL_PCD_EP_Transmit>
 8015832:	4603      	mov	r3, r0
 8015834:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015836:	7dfb      	ldrb	r3, [r7, #23]
 8015838:	4618      	mov	r0, r3
 801583a:	f000 f841 	bl	80158c0 <USBD_Get_USB_Status>
 801583e:	4603      	mov	r3, r0
 8015840:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015842:	7dbb      	ldrb	r3, [r7, #22]
}
 8015844:	4618      	mov	r0, r3
 8015846:	3718      	adds	r7, #24
 8015848:	46bd      	mov	sp, r7
 801584a:	bd80      	pop	{r7, pc}

0801584c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801584c:	b580      	push	{r7, lr}
 801584e:	b086      	sub	sp, #24
 8015850:	af00      	add	r7, sp, #0
 8015852:	60f8      	str	r0, [r7, #12]
 8015854:	607a      	str	r2, [r7, #4]
 8015856:	603b      	str	r3, [r7, #0]
 8015858:	460b      	mov	r3, r1
 801585a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801585c:	2300      	movs	r3, #0
 801585e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015860:	2300      	movs	r3, #0
 8015862:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801586a:	7af9      	ldrb	r1, [r7, #11]
 801586c:	683b      	ldr	r3, [r7, #0]
 801586e:	687a      	ldr	r2, [r7, #4]
 8015870:	f7f1 feee 	bl	8007650 <HAL_PCD_EP_Receive>
 8015874:	4603      	mov	r3, r0
 8015876:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015878:	7dfb      	ldrb	r3, [r7, #23]
 801587a:	4618      	mov	r0, r3
 801587c:	f000 f820 	bl	80158c0 <USBD_Get_USB_Status>
 8015880:	4603      	mov	r3, r0
 8015882:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015884:	7dbb      	ldrb	r3, [r7, #22]
}
 8015886:	4618      	mov	r0, r3
 8015888:	3718      	adds	r7, #24
 801588a:	46bd      	mov	sp, r7
 801588c:	bd80      	pop	{r7, pc}
	...

08015890 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015890:	b480      	push	{r7}
 8015892:	b083      	sub	sp, #12
 8015894:	af00      	add	r7, sp, #0
 8015896:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015898:	4b03      	ldr	r3, [pc, #12]	@ (80158a8 <USBD_static_malloc+0x18>)
}
 801589a:	4618      	mov	r0, r3
 801589c:	370c      	adds	r7, #12
 801589e:	46bd      	mov	sp, r7
 80158a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158a4:	4770      	bx	lr
 80158a6:	bf00      	nop
 80158a8:	240095ec 	.word	0x240095ec

080158ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80158ac:	b480      	push	{r7}
 80158ae:	b083      	sub	sp, #12
 80158b0:	af00      	add	r7, sp, #0
 80158b2:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80158b4:	bf00      	nop
 80158b6:	370c      	adds	r7, #12
 80158b8:	46bd      	mov	sp, r7
 80158ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158be:	4770      	bx	lr

080158c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80158c0:	b480      	push	{r7}
 80158c2:	b085      	sub	sp, #20
 80158c4:	af00      	add	r7, sp, #0
 80158c6:	4603      	mov	r3, r0
 80158c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80158ca:	2300      	movs	r3, #0
 80158cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80158ce:	79fb      	ldrb	r3, [r7, #7]
 80158d0:	2b03      	cmp	r3, #3
 80158d2:	d817      	bhi.n	8015904 <USBD_Get_USB_Status+0x44>
 80158d4:	a201      	add	r2, pc, #4	@ (adr r2, 80158dc <USBD_Get_USB_Status+0x1c>)
 80158d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80158da:	bf00      	nop
 80158dc:	080158ed 	.word	0x080158ed
 80158e0:	080158f3 	.word	0x080158f3
 80158e4:	080158f9 	.word	0x080158f9
 80158e8:	080158ff 	.word	0x080158ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80158ec:	2300      	movs	r3, #0
 80158ee:	73fb      	strb	r3, [r7, #15]
    break;
 80158f0:	e00b      	b.n	801590a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80158f2:	2303      	movs	r3, #3
 80158f4:	73fb      	strb	r3, [r7, #15]
    break;
 80158f6:	e008      	b.n	801590a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80158f8:	2301      	movs	r3, #1
 80158fa:	73fb      	strb	r3, [r7, #15]
    break;
 80158fc:	e005      	b.n	801590a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80158fe:	2303      	movs	r3, #3
 8015900:	73fb      	strb	r3, [r7, #15]
    break;
 8015902:	e002      	b.n	801590a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015904:	2303      	movs	r3, #3
 8015906:	73fb      	strb	r3, [r7, #15]
    break;
 8015908:	bf00      	nop
  }
  return usb_status;
 801590a:	7bfb      	ldrb	r3, [r7, #15]
}
 801590c:	4618      	mov	r0, r3
 801590e:	3714      	adds	r7, #20
 8015910:	46bd      	mov	sp, r7
 8015912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015916:	4770      	bx	lr

08015918 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015918:	b480      	push	{r7}
 801591a:	b083      	sub	sp, #12
 801591c:	af00      	add	r7, sp, #0
 801591e:	4603      	mov	r3, r0
 8015920:	6039      	str	r1, [r7, #0]
 8015922:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8015924:	683b      	ldr	r3, [r7, #0]
 8015926:	2212      	movs	r2, #18
 8015928:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801592a:	4b03      	ldr	r3, [pc, #12]	@ (8015938 <USBD_FS_DeviceDescriptor+0x20>)
}
 801592c:	4618      	mov	r0, r3
 801592e:	370c      	adds	r7, #12
 8015930:	46bd      	mov	sp, r7
 8015932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015936:	4770      	bx	lr
 8015938:	240000c8 	.word	0x240000c8

0801593c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801593c:	b480      	push	{r7}
 801593e:	b083      	sub	sp, #12
 8015940:	af00      	add	r7, sp, #0
 8015942:	4603      	mov	r3, r0
 8015944:	6039      	str	r1, [r7, #0]
 8015946:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015948:	683b      	ldr	r3, [r7, #0]
 801594a:	2204      	movs	r2, #4
 801594c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801594e:	4b03      	ldr	r3, [pc, #12]	@ (801595c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8015950:	4618      	mov	r0, r3
 8015952:	370c      	adds	r7, #12
 8015954:	46bd      	mov	sp, r7
 8015956:	f85d 7b04 	ldr.w	r7, [sp], #4
 801595a:	4770      	bx	lr
 801595c:	240000dc 	.word	0x240000dc

08015960 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015960:	b580      	push	{r7, lr}
 8015962:	b082      	sub	sp, #8
 8015964:	af00      	add	r7, sp, #0
 8015966:	4603      	mov	r3, r0
 8015968:	6039      	str	r1, [r7, #0]
 801596a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801596c:	79fb      	ldrb	r3, [r7, #7]
 801596e:	2b00      	cmp	r3, #0
 8015970:	d105      	bne.n	801597e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8015972:	683a      	ldr	r2, [r7, #0]
 8015974:	4907      	ldr	r1, [pc, #28]	@ (8015994 <USBD_FS_ProductStrDescriptor+0x34>)
 8015976:	4808      	ldr	r0, [pc, #32]	@ (8015998 <USBD_FS_ProductStrDescriptor+0x38>)
 8015978:	f7fb fe3a 	bl	80115f0 <USBD_GetString>
 801597c:	e004      	b.n	8015988 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801597e:	683a      	ldr	r2, [r7, #0]
 8015980:	4904      	ldr	r1, [pc, #16]	@ (8015994 <USBD_FS_ProductStrDescriptor+0x34>)
 8015982:	4805      	ldr	r0, [pc, #20]	@ (8015998 <USBD_FS_ProductStrDescriptor+0x38>)
 8015984:	f7fb fe34 	bl	80115f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015988:	4b02      	ldr	r3, [pc, #8]	@ (8015994 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801598a:	4618      	mov	r0, r3
 801598c:	3708      	adds	r7, #8
 801598e:	46bd      	mov	sp, r7
 8015990:	bd80      	pop	{r7, pc}
 8015992:	bf00      	nop
 8015994:	24009600 	.word	0x24009600
 8015998:	08017644 	.word	0x08017644

0801599c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801599c:	b580      	push	{r7, lr}
 801599e:	b082      	sub	sp, #8
 80159a0:	af00      	add	r7, sp, #0
 80159a2:	4603      	mov	r3, r0
 80159a4:	6039      	str	r1, [r7, #0]
 80159a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80159a8:	683a      	ldr	r2, [r7, #0]
 80159aa:	4904      	ldr	r1, [pc, #16]	@ (80159bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80159ac:	4804      	ldr	r0, [pc, #16]	@ (80159c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80159ae:	f7fb fe1f 	bl	80115f0 <USBD_GetString>
  return USBD_StrDesc;
 80159b2:	4b02      	ldr	r3, [pc, #8]	@ (80159bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80159b4:	4618      	mov	r0, r3
 80159b6:	3708      	adds	r7, #8
 80159b8:	46bd      	mov	sp, r7
 80159ba:	bd80      	pop	{r7, pc}
 80159bc:	24009600 	.word	0x24009600
 80159c0:	08017654 	.word	0x08017654

080159c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80159c4:	b580      	push	{r7, lr}
 80159c6:	b082      	sub	sp, #8
 80159c8:	af00      	add	r7, sp, #0
 80159ca:	4603      	mov	r3, r0
 80159cc:	6039      	str	r1, [r7, #0]
 80159ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80159d0:	683b      	ldr	r3, [r7, #0]
 80159d2:	221a      	movs	r2, #26
 80159d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80159d6:	f000 f843 	bl	8015a60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80159da:	4b02      	ldr	r3, [pc, #8]	@ (80159e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80159dc:	4618      	mov	r0, r3
 80159de:	3708      	adds	r7, #8
 80159e0:	46bd      	mov	sp, r7
 80159e2:	bd80      	pop	{r7, pc}
 80159e4:	240000e0 	.word	0x240000e0

080159e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80159e8:	b580      	push	{r7, lr}
 80159ea:	b082      	sub	sp, #8
 80159ec:	af00      	add	r7, sp, #0
 80159ee:	4603      	mov	r3, r0
 80159f0:	6039      	str	r1, [r7, #0]
 80159f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80159f4:	79fb      	ldrb	r3, [r7, #7]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d105      	bne.n	8015a06 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80159fa:	683a      	ldr	r2, [r7, #0]
 80159fc:	4907      	ldr	r1, [pc, #28]	@ (8015a1c <USBD_FS_ConfigStrDescriptor+0x34>)
 80159fe:	4808      	ldr	r0, [pc, #32]	@ (8015a20 <USBD_FS_ConfigStrDescriptor+0x38>)
 8015a00:	f7fb fdf6 	bl	80115f0 <USBD_GetString>
 8015a04:	e004      	b.n	8015a10 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015a06:	683a      	ldr	r2, [r7, #0]
 8015a08:	4904      	ldr	r1, [pc, #16]	@ (8015a1c <USBD_FS_ConfigStrDescriptor+0x34>)
 8015a0a:	4805      	ldr	r0, [pc, #20]	@ (8015a20 <USBD_FS_ConfigStrDescriptor+0x38>)
 8015a0c:	f7fb fdf0 	bl	80115f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015a10:	4b02      	ldr	r3, [pc, #8]	@ (8015a1c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8015a12:	4618      	mov	r0, r3
 8015a14:	3708      	adds	r7, #8
 8015a16:	46bd      	mov	sp, r7
 8015a18:	bd80      	pop	{r7, pc}
 8015a1a:	bf00      	nop
 8015a1c:	24009600 	.word	0x24009600
 8015a20:	08017668 	.word	0x08017668

08015a24 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015a24:	b580      	push	{r7, lr}
 8015a26:	b082      	sub	sp, #8
 8015a28:	af00      	add	r7, sp, #0
 8015a2a:	4603      	mov	r3, r0
 8015a2c:	6039      	str	r1, [r7, #0]
 8015a2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015a30:	79fb      	ldrb	r3, [r7, #7]
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d105      	bne.n	8015a42 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015a36:	683a      	ldr	r2, [r7, #0]
 8015a38:	4907      	ldr	r1, [pc, #28]	@ (8015a58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015a3a:	4808      	ldr	r0, [pc, #32]	@ (8015a5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015a3c:	f7fb fdd8 	bl	80115f0 <USBD_GetString>
 8015a40:	e004      	b.n	8015a4c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8015a42:	683a      	ldr	r2, [r7, #0]
 8015a44:	4904      	ldr	r1, [pc, #16]	@ (8015a58 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8015a46:	4805      	ldr	r0, [pc, #20]	@ (8015a5c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8015a48:	f7fb fdd2 	bl	80115f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015a4c:	4b02      	ldr	r3, [pc, #8]	@ (8015a58 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8015a4e:	4618      	mov	r0, r3
 8015a50:	3708      	adds	r7, #8
 8015a52:	46bd      	mov	sp, r7
 8015a54:	bd80      	pop	{r7, pc}
 8015a56:	bf00      	nop
 8015a58:	24009600 	.word	0x24009600
 8015a5c:	08017674 	.word	0x08017674

08015a60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015a60:	b580      	push	{r7, lr}
 8015a62:	b084      	sub	sp, #16
 8015a64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015a66:	4b0f      	ldr	r3, [pc, #60]	@ (8015aa4 <Get_SerialNum+0x44>)
 8015a68:	681b      	ldr	r3, [r3, #0]
 8015a6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8015aa8 <Get_SerialNum+0x48>)
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8015a72:	4b0e      	ldr	r3, [pc, #56]	@ (8015aac <Get_SerialNum+0x4c>)
 8015a74:	681b      	ldr	r3, [r3, #0]
 8015a76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015a78:	68fa      	ldr	r2, [r7, #12]
 8015a7a:	687b      	ldr	r3, [r7, #4]
 8015a7c:	4413      	add	r3, r2
 8015a7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8015a80:	68fb      	ldr	r3, [r7, #12]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d009      	beq.n	8015a9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015a86:	2208      	movs	r2, #8
 8015a88:	4909      	ldr	r1, [pc, #36]	@ (8015ab0 <Get_SerialNum+0x50>)
 8015a8a:	68f8      	ldr	r0, [r7, #12]
 8015a8c:	f000 f814 	bl	8015ab8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8015a90:	2204      	movs	r2, #4
 8015a92:	4908      	ldr	r1, [pc, #32]	@ (8015ab4 <Get_SerialNum+0x54>)
 8015a94:	68b8      	ldr	r0, [r7, #8]
 8015a96:	f000 f80f 	bl	8015ab8 <IntToUnicode>
  }
}
 8015a9a:	bf00      	nop
 8015a9c:	3710      	adds	r7, #16
 8015a9e:	46bd      	mov	sp, r7
 8015aa0:	bd80      	pop	{r7, pc}
 8015aa2:	bf00      	nop
 8015aa4:	1ff1e800 	.word	0x1ff1e800
 8015aa8:	1ff1e804 	.word	0x1ff1e804
 8015aac:	1ff1e808 	.word	0x1ff1e808
 8015ab0:	240000e2 	.word	0x240000e2
 8015ab4:	240000f2 	.word	0x240000f2

08015ab8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015ab8:	b480      	push	{r7}
 8015aba:	b087      	sub	sp, #28
 8015abc:	af00      	add	r7, sp, #0
 8015abe:	60f8      	str	r0, [r7, #12]
 8015ac0:	60b9      	str	r1, [r7, #8]
 8015ac2:	4613      	mov	r3, r2
 8015ac4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015ac6:	2300      	movs	r3, #0
 8015ac8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015aca:	2300      	movs	r3, #0
 8015acc:	75fb      	strb	r3, [r7, #23]
 8015ace:	e027      	b.n	8015b20 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8015ad0:	68fb      	ldr	r3, [r7, #12]
 8015ad2:	0f1b      	lsrs	r3, r3, #28
 8015ad4:	2b09      	cmp	r3, #9
 8015ad6:	d80b      	bhi.n	8015af0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	0f1b      	lsrs	r3, r3, #28
 8015adc:	b2da      	uxtb	r2, r3
 8015ade:	7dfb      	ldrb	r3, [r7, #23]
 8015ae0:	005b      	lsls	r3, r3, #1
 8015ae2:	4619      	mov	r1, r3
 8015ae4:	68bb      	ldr	r3, [r7, #8]
 8015ae6:	440b      	add	r3, r1
 8015ae8:	3230      	adds	r2, #48	@ 0x30
 8015aea:	b2d2      	uxtb	r2, r2
 8015aec:	701a      	strb	r2, [r3, #0]
 8015aee:	e00a      	b.n	8015b06 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8015af0:	68fb      	ldr	r3, [r7, #12]
 8015af2:	0f1b      	lsrs	r3, r3, #28
 8015af4:	b2da      	uxtb	r2, r3
 8015af6:	7dfb      	ldrb	r3, [r7, #23]
 8015af8:	005b      	lsls	r3, r3, #1
 8015afa:	4619      	mov	r1, r3
 8015afc:	68bb      	ldr	r3, [r7, #8]
 8015afe:	440b      	add	r3, r1
 8015b00:	3237      	adds	r2, #55	@ 0x37
 8015b02:	b2d2      	uxtb	r2, r2
 8015b04:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	011b      	lsls	r3, r3, #4
 8015b0a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015b0c:	7dfb      	ldrb	r3, [r7, #23]
 8015b0e:	005b      	lsls	r3, r3, #1
 8015b10:	3301      	adds	r3, #1
 8015b12:	68ba      	ldr	r2, [r7, #8]
 8015b14:	4413      	add	r3, r2
 8015b16:	2200      	movs	r2, #0
 8015b18:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015b1a:	7dfb      	ldrb	r3, [r7, #23]
 8015b1c:	3301      	adds	r3, #1
 8015b1e:	75fb      	strb	r3, [r7, #23]
 8015b20:	7dfa      	ldrb	r2, [r7, #23]
 8015b22:	79fb      	ldrb	r3, [r7, #7]
 8015b24:	429a      	cmp	r2, r3
 8015b26:	d3d3      	bcc.n	8015ad0 <IntToUnicode+0x18>
  }
}
 8015b28:	bf00      	nop
 8015b2a:	bf00      	nop
 8015b2c:	371c      	adds	r7, #28
 8015b2e:	46bd      	mov	sp, r7
 8015b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b34:	4770      	bx	lr
	...

08015b38 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b0ba      	sub	sp, #232	@ 0xe8
 8015b3c:	af00      	add	r7, sp, #0
 8015b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015b40:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015b44:	2200      	movs	r2, #0
 8015b46:	601a      	str	r2, [r3, #0]
 8015b48:	605a      	str	r2, [r3, #4]
 8015b4a:	609a      	str	r2, [r3, #8]
 8015b4c:	60da      	str	r2, [r3, #12]
 8015b4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8015b50:	f107 0310 	add.w	r3, r7, #16
 8015b54:	22c0      	movs	r2, #192	@ 0xc0
 8015b56:	2100      	movs	r1, #0
 8015b58:	4618      	mov	r0, r3
 8015b5a:	f000 ffa3 	bl	8016aa4 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	4a2c      	ldr	r2, [pc, #176]	@ (8015c14 <HAL_HCD_MspInit+0xdc>)
 8015b64:	4293      	cmp	r3, r2
 8015b66:	d151      	bne.n	8015c0c <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8015b68:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8015b6c:	f04f 0300 	mov.w	r3, #0
 8015b70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8015b74:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8015b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015b7c:	f107 0310 	add.w	r3, r7, #16
 8015b80:	4618      	mov	r0, r3
 8015b82:	f7f3 f94f 	bl	8008e24 <HAL_RCCEx_PeriphCLKConfig>
 8015b86:	4603      	mov	r3, r0
 8015b88:	2b00      	cmp	r3, #0
 8015b8a:	d001      	beq.n	8015b90 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8015b8c:	f7fe f99c 	bl	8013ec8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8015b90:	f7f2 f952 	bl	8007e38 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015b94:	4b20      	ldr	r3, [pc, #128]	@ (8015c18 <HAL_HCD_MspInit+0xe0>)
 8015b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8015c18 <HAL_HCD_MspInit+0xe0>)
 8015b9c:	f043 0302 	orr.w	r3, r3, #2
 8015ba0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8015c18 <HAL_HCD_MspInit+0xe0>)
 8015ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015baa:	f003 0302 	and.w	r3, r3, #2
 8015bae:	60fb      	str	r3, [r7, #12]
 8015bb0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8015bb2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8015bb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015bba:	2302      	movs	r3, #2
 8015bbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015bc0:	2300      	movs	r3, #0
 8015bc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015bc6:	2300      	movs	r3, #0
 8015bc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8015bcc:	230c      	movs	r3, #12
 8015bce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015bd2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015bd6:	4619      	mov	r1, r3
 8015bd8:	4810      	ldr	r0, [pc, #64]	@ (8015c1c <HAL_HCD_MspInit+0xe4>)
 8015bda:	f7ed fd89 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8015bde:	4b0e      	ldr	r3, [pc, #56]	@ (8015c18 <HAL_HCD_MspInit+0xe0>)
 8015be0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015be4:	4a0c      	ldr	r2, [pc, #48]	@ (8015c18 <HAL_HCD_MspInit+0xe0>)
 8015be6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8015bea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8015bee:	4b0a      	ldr	r3, [pc, #40]	@ (8015c18 <HAL_HCD_MspInit+0xe0>)
 8015bf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015bf8:	60bb      	str	r3, [r7, #8]
 8015bfa:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8015bfc:	2200      	movs	r2, #0
 8015bfe:	2100      	movs	r1, #0
 8015c00:	204d      	movs	r0, #77	@ 0x4d
 8015c02:	f7ea fef8 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8015c06:	204d      	movs	r0, #77	@ 0x4d
 8015c08:	f7ea ff0f 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8015c0c:	bf00      	nop
 8015c0e:	37e8      	adds	r7, #232	@ 0xe8
 8015c10:	46bd      	mov	sp, r7
 8015c12:	bd80      	pop	{r7, pc}
 8015c14:	40040000 	.word	0x40040000
 8015c18:	58024400 	.word	0x58024400
 8015c1c:	58020400 	.word	0x58020400

08015c20 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8015c20:	b580      	push	{r7, lr}
 8015c22:	b082      	sub	sp, #8
 8015c24:	af00      	add	r7, sp, #0
 8015c26:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015c2e:	4618      	mov	r0, r3
 8015c30:	f7fc fa8f 	bl	8012152 <USBH_LL_IncTimer>
}
 8015c34:	bf00      	nop
 8015c36:	3708      	adds	r7, #8
 8015c38:	46bd      	mov	sp, r7
 8015c3a:	bd80      	pop	{r7, pc}

08015c3c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015c3c:	b580      	push	{r7, lr}
 8015c3e:	b082      	sub	sp, #8
 8015c40:	af00      	add	r7, sp, #0
 8015c42:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015c4a:	4618      	mov	r0, r3
 8015c4c:	f7fc facb 	bl	80121e6 <USBH_LL_Connect>
}
 8015c50:	bf00      	nop
 8015c52:	3708      	adds	r7, #8
 8015c54:	46bd      	mov	sp, r7
 8015c56:	bd80      	pop	{r7, pc}

08015c58 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015c58:	b580      	push	{r7, lr}
 8015c5a:	b082      	sub	sp, #8
 8015c5c:	af00      	add	r7, sp, #0
 8015c5e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015c66:	4618      	mov	r0, r3
 8015c68:	f7fc fad4 	bl	8012214 <USBH_LL_Disconnect>
}
 8015c6c:	bf00      	nop
 8015c6e:	3708      	adds	r7, #8
 8015c70:	46bd      	mov	sp, r7
 8015c72:	bd80      	pop	{r7, pc}

08015c74 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8015c74:	b480      	push	{r7}
 8015c76:	b083      	sub	sp, #12
 8015c78:	af00      	add	r7, sp, #0
 8015c7a:	6078      	str	r0, [r7, #4]
 8015c7c:	460b      	mov	r3, r1
 8015c7e:	70fb      	strb	r3, [r7, #3]
 8015c80:	4613      	mov	r3, r2
 8015c82:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8015c84:	bf00      	nop
 8015c86:	370c      	adds	r7, #12
 8015c88:	46bd      	mov	sp, r7
 8015c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c8e:	4770      	bx	lr

08015c90 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b082      	sub	sp, #8
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	f7fc fa81 	bl	80121a6 <USBH_LL_PortEnabled>
}
 8015ca4:	bf00      	nop
 8015ca6:	3708      	adds	r7, #8
 8015ca8:	46bd      	mov	sp, r7
 8015caa:	bd80      	pop	{r7, pc}

08015cac <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015cac:	b580      	push	{r7, lr}
 8015cae:	b082      	sub	sp, #8
 8015cb0:	af00      	add	r7, sp, #0
 8015cb2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8015cba:	4618      	mov	r0, r3
 8015cbc:	f7fc fa81 	bl	80121c2 <USBH_LL_PortDisabled>
}
 8015cc0:	bf00      	nop
 8015cc2:	3708      	adds	r7, #8
 8015cc4:	46bd      	mov	sp, r7
 8015cc6:	bd80      	pop	{r7, pc}

08015cc8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b082      	sub	sp, #8
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d12f      	bne.n	8015d3a <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 8015cda:	4a1a      	ldr	r2, [pc, #104]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	4a17      	ldr	r2, [pc, #92]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015ce6:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8015cea:	4b16      	ldr	r3, [pc, #88]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015cec:	4a16      	ldr	r2, [pc, #88]	@ (8015d48 <USBH_LL_Init+0x80>)
 8015cee:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 8015cf0:	4b14      	ldr	r3, [pc, #80]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015cf2:	2210      	movs	r2, #16
 8015cf4:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8015cf6:	4b13      	ldr	r3, [pc, #76]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015cf8:	2201      	movs	r2, #1
 8015cfa:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8015cfc:	4b11      	ldr	r3, [pc, #68]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015cfe:	2200      	movs	r2, #0
 8015d00:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8015d02:	4b10      	ldr	r3, [pc, #64]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015d04:	2202      	movs	r2, #2
 8015d06:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8015d08:	4b0e      	ldr	r3, [pc, #56]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015d0a:	2200      	movs	r2, #0
 8015d0c:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8015d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015d10:	2200      	movs	r2, #0
 8015d12:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8015d14:	4b0b      	ldr	r3, [pc, #44]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015d16:	2200      	movs	r2, #0
 8015d18:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8015d1a:	480a      	ldr	r0, [pc, #40]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015d1c:	f7ed fecb 	bl	8003ab6 <HAL_HCD_Init>
 8015d20:	4603      	mov	r3, r0
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d001      	beq.n	8015d2a <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 8015d26:	f7fe f8cf 	bl	8013ec8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 8015d2a:	4806      	ldr	r0, [pc, #24]	@ (8015d44 <USBH_LL_Init+0x7c>)
 8015d2c:	f7ee fb22 	bl	8004374 <HAL_HCD_GetCurrentFrame>
 8015d30:	4603      	mov	r3, r0
 8015d32:	4619      	mov	r1, r3
 8015d34:	6878      	ldr	r0, [r7, #4]
 8015d36:	f7fc f9fd 	bl	8012134 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8015d3a:	2300      	movs	r3, #0
}
 8015d3c:	4618      	mov	r0, r3
 8015d3e:	3708      	adds	r7, #8
 8015d40:	46bd      	mov	sp, r7
 8015d42:	bd80      	pop	{r7, pc}
 8015d44:	24009800 	.word	0x24009800
 8015d48:	40040000 	.word	0x40040000

08015d4c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8015d4c:	b580      	push	{r7, lr}
 8015d4e:	b084      	sub	sp, #16
 8015d50:	af00      	add	r7, sp, #0
 8015d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d54:	2300      	movs	r3, #0
 8015d56:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015d58:	2300      	movs	r3, #0
 8015d5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015d62:	4618      	mov	r0, r3
 8015d64:	f7ee fa8e 	bl	8004284 <HAL_HCD_Start>
 8015d68:	4603      	mov	r3, r0
 8015d6a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015d6c:	7bfb      	ldrb	r3, [r7, #15]
 8015d6e:	4618      	mov	r0, r3
 8015d70:	f000 f956 	bl	8016020 <USBH_Get_USB_Status>
 8015d74:	4603      	mov	r3, r0
 8015d76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015d78:	7bbb      	ldrb	r3, [r7, #14]
}
 8015d7a:	4618      	mov	r0, r3
 8015d7c:	3710      	adds	r7, #16
 8015d7e:	46bd      	mov	sp, r7
 8015d80:	bd80      	pop	{r7, pc}

08015d82 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8015d82:	b580      	push	{r7, lr}
 8015d84:	b084      	sub	sp, #16
 8015d86:	af00      	add	r7, sp, #0
 8015d88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d8a:	2300      	movs	r3, #0
 8015d8c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015d8e:	2300      	movs	r3, #0
 8015d90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015d98:	4618      	mov	r0, r3
 8015d9a:	f7ee fa96 	bl	80042ca <HAL_HCD_Stop>
 8015d9e:	4603      	mov	r3, r0
 8015da0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015da2:	7bfb      	ldrb	r3, [r7, #15]
 8015da4:	4618      	mov	r0, r3
 8015da6:	f000 f93b 	bl	8016020 <USBH_Get_USB_Status>
 8015daa:	4603      	mov	r3, r0
 8015dac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015dae:	7bbb      	ldrb	r3, [r7, #14]
}
 8015db0:	4618      	mov	r0, r3
 8015db2:	3710      	adds	r7, #16
 8015db4:	46bd      	mov	sp, r7
 8015db6:	bd80      	pop	{r7, pc}

08015db8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b084      	sub	sp, #16
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8015dc0:	2301      	movs	r3, #1
 8015dc2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015dca:	4618      	mov	r0, r3
 8015dcc:	f7ee fae0 	bl	8004390 <HAL_HCD_GetCurrentSpeed>
 8015dd0:	4603      	mov	r3, r0
 8015dd2:	2b02      	cmp	r3, #2
 8015dd4:	d00c      	beq.n	8015df0 <USBH_LL_GetSpeed+0x38>
 8015dd6:	2b02      	cmp	r3, #2
 8015dd8:	d80d      	bhi.n	8015df6 <USBH_LL_GetSpeed+0x3e>
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d002      	beq.n	8015de4 <USBH_LL_GetSpeed+0x2c>
 8015dde:	2b01      	cmp	r3, #1
 8015de0:	d003      	beq.n	8015dea <USBH_LL_GetSpeed+0x32>
 8015de2:	e008      	b.n	8015df6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8015de4:	2300      	movs	r3, #0
 8015de6:	73fb      	strb	r3, [r7, #15]
    break;
 8015de8:	e008      	b.n	8015dfc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8015dea:	2301      	movs	r3, #1
 8015dec:	73fb      	strb	r3, [r7, #15]
    break;
 8015dee:	e005      	b.n	8015dfc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8015df0:	2302      	movs	r3, #2
 8015df2:	73fb      	strb	r3, [r7, #15]
    break;
 8015df4:	e002      	b.n	8015dfc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8015df6:	2301      	movs	r3, #1
 8015df8:	73fb      	strb	r3, [r7, #15]
    break;
 8015dfa:	bf00      	nop
  }
  return  speed;
 8015dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8015dfe:	4618      	mov	r0, r3
 8015e00:	3710      	adds	r7, #16
 8015e02:	46bd      	mov	sp, r7
 8015e04:	bd80      	pop	{r7, pc}

08015e06 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8015e06:	b580      	push	{r7, lr}
 8015e08:	b084      	sub	sp, #16
 8015e0a:	af00      	add	r7, sp, #0
 8015e0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e0e:	2300      	movs	r3, #0
 8015e10:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015e12:	2300      	movs	r3, #0
 8015e14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015e1c:	4618      	mov	r0, r3
 8015e1e:	f7ee fa71 	bl	8004304 <HAL_HCD_ResetPort>
 8015e22:	4603      	mov	r3, r0
 8015e24:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015e26:	7bfb      	ldrb	r3, [r7, #15]
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f000 f8f9 	bl	8016020 <USBH_Get_USB_Status>
 8015e2e:	4603      	mov	r3, r0
 8015e30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015e32:	7bbb      	ldrb	r3, [r7, #14]
}
 8015e34:	4618      	mov	r0, r3
 8015e36:	3710      	adds	r7, #16
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd80      	pop	{r7, pc}

08015e3c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015e3c:	b580      	push	{r7, lr}
 8015e3e:	b082      	sub	sp, #8
 8015e40:	af00      	add	r7, sp, #0
 8015e42:	6078      	str	r0, [r7, #4]
 8015e44:	460b      	mov	r3, r1
 8015e46:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015e4e:	78fa      	ldrb	r2, [r7, #3]
 8015e50:	4611      	mov	r1, r2
 8015e52:	4618      	mov	r0, r3
 8015e54:	f7ee fa79 	bl	800434a <HAL_HCD_HC_GetXferCount>
 8015e58:	4603      	mov	r3, r0
}
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	3708      	adds	r7, #8
 8015e5e:	46bd      	mov	sp, r7
 8015e60:	bd80      	pop	{r7, pc}

08015e62 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8015e62:	b590      	push	{r4, r7, lr}
 8015e64:	b089      	sub	sp, #36	@ 0x24
 8015e66:	af04      	add	r7, sp, #16
 8015e68:	6078      	str	r0, [r7, #4]
 8015e6a:	4608      	mov	r0, r1
 8015e6c:	4611      	mov	r1, r2
 8015e6e:	461a      	mov	r2, r3
 8015e70:	4603      	mov	r3, r0
 8015e72:	70fb      	strb	r3, [r7, #3]
 8015e74:	460b      	mov	r3, r1
 8015e76:	70bb      	strb	r3, [r7, #2]
 8015e78:	4613      	mov	r3, r2
 8015e7a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015e80:	2300      	movs	r3, #0
 8015e82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 8015e8a:	787c      	ldrb	r4, [r7, #1]
 8015e8c:	78ba      	ldrb	r2, [r7, #2]
 8015e8e:	78f9      	ldrb	r1, [r7, #3]
 8015e90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015e92:	9302      	str	r3, [sp, #8]
 8015e94:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8015e98:	9301      	str	r3, [sp, #4]
 8015e9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015e9e:	9300      	str	r3, [sp, #0]
 8015ea0:	4623      	mov	r3, r4
 8015ea2:	f7ed fe65 	bl	8003b70 <HAL_HCD_HC_Init>
 8015ea6:	4603      	mov	r3, r0
 8015ea8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8015eaa:	7bfb      	ldrb	r3, [r7, #15]
 8015eac:	4618      	mov	r0, r3
 8015eae:	f000 f8b7 	bl	8016020 <USBH_Get_USB_Status>
 8015eb2:	4603      	mov	r3, r0
 8015eb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015eb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8015eb8:	4618      	mov	r0, r3
 8015eba:	3714      	adds	r7, #20
 8015ebc:	46bd      	mov	sp, r7
 8015ebe:	bd90      	pop	{r4, r7, pc}

08015ec0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015ec0:	b580      	push	{r7, lr}
 8015ec2:	b084      	sub	sp, #16
 8015ec4:	af00      	add	r7, sp, #0
 8015ec6:	6078      	str	r0, [r7, #4]
 8015ec8:	460b      	mov	r3, r1
 8015eca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015ecc:	2300      	movs	r3, #0
 8015ece:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015ed0:	2300      	movs	r3, #0
 8015ed2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015eda:	78fa      	ldrb	r2, [r7, #3]
 8015edc:	4611      	mov	r1, r2
 8015ede:	4618      	mov	r0, r3
 8015ee0:	f7ed fefe 	bl	8003ce0 <HAL_HCD_HC_Halt>
 8015ee4:	4603      	mov	r3, r0
 8015ee6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8015ee8:	7bfb      	ldrb	r3, [r7, #15]
 8015eea:	4618      	mov	r0, r3
 8015eec:	f000 f898 	bl	8016020 <USBH_Get_USB_Status>
 8015ef0:	4603      	mov	r3, r0
 8015ef2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015ef4:	7bbb      	ldrb	r3, [r7, #14]
}
 8015ef6:	4618      	mov	r0, r3
 8015ef8:	3710      	adds	r7, #16
 8015efa:	46bd      	mov	sp, r7
 8015efc:	bd80      	pop	{r7, pc}

08015efe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8015efe:	b590      	push	{r4, r7, lr}
 8015f00:	b089      	sub	sp, #36	@ 0x24
 8015f02:	af04      	add	r7, sp, #16
 8015f04:	6078      	str	r0, [r7, #4]
 8015f06:	4608      	mov	r0, r1
 8015f08:	4611      	mov	r1, r2
 8015f0a:	461a      	mov	r2, r3
 8015f0c:	4603      	mov	r3, r0
 8015f0e:	70fb      	strb	r3, [r7, #3]
 8015f10:	460b      	mov	r3, r1
 8015f12:	70bb      	strb	r3, [r7, #2]
 8015f14:	4613      	mov	r3, r2
 8015f16:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015f18:	2300      	movs	r3, #0
 8015f1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015f1c:	2300      	movs	r3, #0
 8015f1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 8015f26:	787c      	ldrb	r4, [r7, #1]
 8015f28:	78ba      	ldrb	r2, [r7, #2]
 8015f2a:	78f9      	ldrb	r1, [r7, #3]
 8015f2c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015f30:	9303      	str	r3, [sp, #12]
 8015f32:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8015f34:	9302      	str	r3, [sp, #8]
 8015f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f38:	9301      	str	r3, [sp, #4]
 8015f3a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015f3e:	9300      	str	r3, [sp, #0]
 8015f40:	4623      	mov	r3, r4
 8015f42:	f7ed fef1 	bl	8003d28 <HAL_HCD_HC_SubmitRequest>
 8015f46:	4603      	mov	r3, r0
 8015f48:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8015f4a:	7bfb      	ldrb	r3, [r7, #15]
 8015f4c:	4618      	mov	r0, r3
 8015f4e:	f000 f867 	bl	8016020 <USBH_Get_USB_Status>
 8015f52:	4603      	mov	r3, r0
 8015f54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015f56:	7bbb      	ldrb	r3, [r7, #14]
}
 8015f58:	4618      	mov	r0, r3
 8015f5a:	3714      	adds	r7, #20
 8015f5c:	46bd      	mov	sp, r7
 8015f5e:	bd90      	pop	{r4, r7, pc}

08015f60 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015f60:	b580      	push	{r7, lr}
 8015f62:	b082      	sub	sp, #8
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	6078      	str	r0, [r7, #4]
 8015f68:	460b      	mov	r3, r1
 8015f6a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015f72:	78fa      	ldrb	r2, [r7, #3]
 8015f74:	4611      	mov	r1, r2
 8015f76:	4618      	mov	r0, r3
 8015f78:	f7ee f9d2 	bl	8004320 <HAL_HCD_HC_GetURBState>
 8015f7c:	4603      	mov	r3, r0
}
 8015f7e:	4618      	mov	r0, r3
 8015f80:	3708      	adds	r7, #8
 8015f82:	46bd      	mov	sp, r7
 8015f84:	bd80      	pop	{r7, pc}

08015f86 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8015f86:	b580      	push	{r7, lr}
 8015f88:	b082      	sub	sp, #8
 8015f8a:	af00      	add	r7, sp, #0
 8015f8c:	6078      	str	r0, [r7, #4]
 8015f8e:	460b      	mov	r3, r1
 8015f90:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 8015f92:	20c8      	movs	r0, #200	@ 0xc8
 8015f94:	f7ea fc24 	bl	80007e0 <HAL_Delay>
  return USBH_OK;
 8015f98:	2300      	movs	r3, #0
}
 8015f9a:	4618      	mov	r0, r3
 8015f9c:	3708      	adds	r7, #8
 8015f9e:	46bd      	mov	sp, r7
 8015fa0:	bd80      	pop	{r7, pc}

08015fa2 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8015fa2:	b480      	push	{r7}
 8015fa4:	b085      	sub	sp, #20
 8015fa6:	af00      	add	r7, sp, #0
 8015fa8:	6078      	str	r0, [r7, #4]
 8015faa:	460b      	mov	r3, r1
 8015fac:	70fb      	strb	r3, [r7, #3]
 8015fae:	4613      	mov	r3, r2
 8015fb0:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8015fb8:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8015fba:	78fa      	ldrb	r2, [r7, #3]
 8015fbc:	68f9      	ldr	r1, [r7, #12]
 8015fbe:	4613      	mov	r3, r2
 8015fc0:	011b      	lsls	r3, r3, #4
 8015fc2:	1a9b      	subs	r3, r3, r2
 8015fc4:	009b      	lsls	r3, r3, #2
 8015fc6:	440b      	add	r3, r1
 8015fc8:	3317      	adds	r3, #23
 8015fca:	781b      	ldrb	r3, [r3, #0]
 8015fcc:	2b00      	cmp	r3, #0
 8015fce:	d00a      	beq.n	8015fe6 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8015fd0:	78fa      	ldrb	r2, [r7, #3]
 8015fd2:	68f9      	ldr	r1, [r7, #12]
 8015fd4:	4613      	mov	r3, r2
 8015fd6:	011b      	lsls	r3, r3, #4
 8015fd8:	1a9b      	subs	r3, r3, r2
 8015fda:	009b      	lsls	r3, r3, #2
 8015fdc:	440b      	add	r3, r1
 8015fde:	333c      	adds	r3, #60	@ 0x3c
 8015fe0:	78ba      	ldrb	r2, [r7, #2]
 8015fe2:	701a      	strb	r2, [r3, #0]
 8015fe4:	e009      	b.n	8015ffa <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8015fe6:	78fa      	ldrb	r2, [r7, #3]
 8015fe8:	68f9      	ldr	r1, [r7, #12]
 8015fea:	4613      	mov	r3, r2
 8015fec:	011b      	lsls	r3, r3, #4
 8015fee:	1a9b      	subs	r3, r3, r2
 8015ff0:	009b      	lsls	r3, r3, #2
 8015ff2:	440b      	add	r3, r1
 8015ff4:	333d      	adds	r3, #61	@ 0x3d
 8015ff6:	78ba      	ldrb	r2, [r7, #2]
 8015ff8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8015ffa:	2300      	movs	r3, #0
}
 8015ffc:	4618      	mov	r0, r3
 8015ffe:	3714      	adds	r7, #20
 8016000:	46bd      	mov	sp, r7
 8016002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016006:	4770      	bx	lr

08016008 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b082      	sub	sp, #8
 801600c:	af00      	add	r7, sp, #0
 801600e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8016010:	6878      	ldr	r0, [r7, #4]
 8016012:	f7ea fbe5 	bl	80007e0 <HAL_Delay>
}
 8016016:	bf00      	nop
 8016018:	3708      	adds	r7, #8
 801601a:	46bd      	mov	sp, r7
 801601c:	bd80      	pop	{r7, pc}
	...

08016020 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016020:	b480      	push	{r7}
 8016022:	b085      	sub	sp, #20
 8016024:	af00      	add	r7, sp, #0
 8016026:	4603      	mov	r3, r0
 8016028:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801602a:	2300      	movs	r3, #0
 801602c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801602e:	79fb      	ldrb	r3, [r7, #7]
 8016030:	2b03      	cmp	r3, #3
 8016032:	d817      	bhi.n	8016064 <USBH_Get_USB_Status+0x44>
 8016034:	a201      	add	r2, pc, #4	@ (adr r2, 801603c <USBH_Get_USB_Status+0x1c>)
 8016036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801603a:	bf00      	nop
 801603c:	0801604d 	.word	0x0801604d
 8016040:	08016053 	.word	0x08016053
 8016044:	08016059 	.word	0x08016059
 8016048:	0801605f 	.word	0x0801605f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801604c:	2300      	movs	r3, #0
 801604e:	73fb      	strb	r3, [r7, #15]
    break;
 8016050:	e00b      	b.n	801606a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8016052:	2302      	movs	r3, #2
 8016054:	73fb      	strb	r3, [r7, #15]
    break;
 8016056:	e008      	b.n	801606a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8016058:	2301      	movs	r3, #1
 801605a:	73fb      	strb	r3, [r7, #15]
    break;
 801605c:	e005      	b.n	801606a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801605e:	2302      	movs	r3, #2
 8016060:	73fb      	strb	r3, [r7, #15]
    break;
 8016062:	e002      	b.n	801606a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8016064:	2302      	movs	r3, #2
 8016066:	73fb      	strb	r3, [r7, #15]
    break;
 8016068:	bf00      	nop
  }
  return usb_status;
 801606a:	7bfb      	ldrb	r3, [r7, #15]
}
 801606c:	4618      	mov	r0, r3
 801606e:	3714      	adds	r7, #20
 8016070:	46bd      	mov	sp, r7
 8016072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016076:	4770      	bx	lr

08016078 <USBH_MIDI_SOFProcess>:
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8016078:	b480      	push	{r7}
 801607a:	b083      	sub	sp, #12
 801607c:	af00      	add	r7, sp, #0
 801607e:	6078      	str	r0, [r7, #4]
    (void)phost;
    return USBH_OK;
 8016080:	2300      	movs	r3, #0
}
 8016082:	4618      	mov	r0, r3
 8016084:	370c      	adds	r7, #12
 8016086:	46bd      	mov	sp, r7
 8016088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801608c:	4770      	bx	lr

0801608e <USBH_MIDI_ResetHandle>:
  NULL,
};


static void USBH_MIDI_ResetHandle(USBH_MIDI_HandleTypeDef *handle)
{
 801608e:	b580      	push	{r7, lr}
 8016090:	b082      	sub	sp, #8
 8016092:	af00      	add	r7, sp, #0
 8016094:	6078      	str	r0, [r7, #4]
  (void)USBH_memset(handle, 0, sizeof(*handle));
 8016096:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 801609a:	2100      	movs	r1, #0
 801609c:	6878      	ldr	r0, [r7, #4]
 801609e:	f000 fd01 	bl	8016aa4 <memset>
  handle->InPipe = 0xFFU;
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	22ff      	movs	r2, #255	@ 0xff
 80160a6:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = 0xFFU;
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	22ff      	movs	r2, #255	@ 0xff
 80160ac:	725a      	strb	r2, [r3, #9]
  handle->rx_state = USBH_MIDI_RX_IDLE;
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	2200      	movs	r2, #0
 80160b2:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	2200      	movs	r2, #0
 80160b8:	731a      	strb	r2, [r3, #12]
}
 80160ba:	bf00      	nop
 80160bc:	3708      	adds	r7, #8
 80160be:	46bd      	mov	sp, r7
 80160c0:	bd80      	pop	{r7, pc}
	...

080160c4 <USBH_MIDI_InterfaceInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80160c4:	b590      	push	{r4, r7, lr}
 80160c6:	b08d      	sub	sp, #52	@ 0x34
 80160c8:	af04      	add	r7, sp, #16
 80160ca:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceInit");

  if (phost == NULL)
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d101      	bne.n	80160d6 <USBH_MIDI_InterfaceInit+0x12>
  {
    return USBH_FAIL;
 80160d2:	2302      	movs	r3, #2
 80160d4:	e110      	b.n	80162f8 <USBH_MIDI_InterfaceInit+0x234>
  }

  uint8_t interface = 0xFFU;
 80160d6:	23ff      	movs	r3, #255	@ 0xff
 80160d8:	77fb      	strb	r3, [r7, #31]
  uint8_t max_itf = (phost->device.CfgDesc.bNumInterfaces <= USBH_MAX_NUM_INTERFACES)
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80160e0:	2b05      	cmp	r3, #5
 80160e2:	bf28      	it	cs
 80160e4:	2305      	movcs	r3, #5
 80160e6:	773b      	strb	r3, [r7, #28]
                      ? phost->device.CfgDesc.bNumInterfaces
                      : USBH_MAX_NUM_INTERFACES;

  for (uint8_t idx = 0U; idx < max_itf; idx++)
 80160e8:	2300      	movs	r3, #0
 80160ea:	77bb      	strb	r3, [r7, #30]
 80160ec:	e017      	b.n	801611e <USBH_MIDI_InterfaceInit+0x5a>
  {
    USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[idx];
 80160ee:	7fbb      	ldrb	r3, [r7, #30]
 80160f0:	2232      	movs	r2, #50	@ 0x32
 80160f2:	fb02 f303 	mul.w	r3, r2, r3
 80160f6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80160fa:	687a      	ldr	r2, [r7, #4]
 80160fc:	4413      	add	r3, r2
 80160fe:	330a      	adds	r3, #10
 8016100:	61bb      	str	r3, [r7, #24]
    if ((itf->bInterfaceClass == USBH_MIDI_CLASS)
 8016102:	69bb      	ldr	r3, [r7, #24]
 8016104:	795b      	ldrb	r3, [r3, #5]
 8016106:	2b01      	cmp	r3, #1
 8016108:	d106      	bne.n	8016118 <USBH_MIDI_InterfaceInit+0x54>
        && (itf->bInterfaceSubClass == USBH_MIDI_SUBCLASS))
 801610a:	69bb      	ldr	r3, [r7, #24]
 801610c:	799b      	ldrb	r3, [r3, #6]
 801610e:	2b03      	cmp	r3, #3
 8016110:	d102      	bne.n	8016118 <USBH_MIDI_InterfaceInit+0x54>
    {
      interface = idx;
 8016112:	7fbb      	ldrb	r3, [r7, #30]
 8016114:	77fb      	strb	r3, [r7, #31]
      break;
 8016116:	e006      	b.n	8016126 <USBH_MIDI_InterfaceInit+0x62>
  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8016118:	7fbb      	ldrb	r3, [r7, #30]
 801611a:	3301      	adds	r3, #1
 801611c:	77bb      	strb	r3, [r7, #30]
 801611e:	7fba      	ldrb	r2, [r7, #30]
 8016120:	7f3b      	ldrb	r3, [r7, #28]
 8016122:	429a      	cmp	r2, r3
 8016124:	d3e3      	bcc.n	80160ee <USBH_MIDI_InterfaceInit+0x2a>
    }
  }

  if (interface == 0xFFU)
 8016126:	7ffb      	ldrb	r3, [r7, #31]
 8016128:	2bff      	cmp	r3, #255	@ 0xff
 801612a:	d101      	bne.n	8016130 <USBH_MIDI_InterfaceInit+0x6c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: no MIDI interface");
    return USBH_FAIL;
 801612c:	2302      	movs	r3, #2
 801612e:	e0e3      	b.n	80162f8 <USBH_MIDI_InterfaceInit+0x234>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 8016130:	7ffb      	ldrb	r3, [r7, #31]
 8016132:	4619      	mov	r1, r3
 8016134:	6878      	ldr	r0, [r7, #4]
 8016136:	f7fb fc03 	bl	8011940 <USBH_SelectInterface>
 801613a:	4603      	mov	r3, r0
 801613c:	2b00      	cmp	r3, #0
 801613e:	d001      	beq.n	8016144 <USBH_MIDI_InterfaceInit+0x80>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: select interface failed");
    return USBH_FAIL;
 8016140:	2302      	movs	r3, #2
 8016142:	e0d9      	b.n	80162f8 <USBH_MIDI_InterfaceInit+0x234>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 8016144:	4b6e      	ldr	r3, [pc, #440]	@ (8016300 <USBH_MIDI_InterfaceInit+0x23c>)
 8016146:	617b      	str	r3, [r7, #20]
  USBH_MIDI_ResetHandle(handle);
 8016148:	6978      	ldr	r0, [r7, #20]
 801614a:	f7ff ffa0 	bl	801608e <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = handle;
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016154:	697a      	ldr	r2, [r7, #20]
 8016156:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 8016158:	697b      	ldr	r3, [r7, #20]
 801615a:	7ffa      	ldrb	r2, [r7, #31]
 801615c:	701a      	strb	r2, [r3, #0]

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 801615e:	7ffb      	ldrb	r3, [r7, #31]
 8016160:	2232      	movs	r2, #50	@ 0x32
 8016162:	fb02 f303 	mul.w	r3, r2, r3
 8016166:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 801616a:	687a      	ldr	r2, [r7, #4]
 801616c:	4413      	add	r3, r2
 801616e:	330a      	adds	r3, #10
 8016170:	613b      	str	r3, [r7, #16]
  uint8_t max_ep = (itf->bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8016172:	693b      	ldr	r3, [r7, #16]
 8016174:	791b      	ldrb	r3, [r3, #4]
 8016176:	2b05      	cmp	r3, #5
 8016178:	bf28      	it	cs
 801617a:	2305      	movcs	r3, #5
 801617c:	73fb      	strb	r3, [r7, #15]
                     ? itf->bNumEndpoints
                     : USBH_MAX_NUM_ENDPOINTS;

  for (uint8_t idx = 0U; idx < max_ep; idx++)
 801617e:	2300      	movs	r3, #0
 8016180:	777b      	strb	r3, [r7, #29]
 8016182:	e037      	b.n	80161f4 <USBH_MIDI_InterfaceInit+0x130>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 8016184:	7f7b      	ldrb	r3, [r7, #29]
 8016186:	3301      	adds	r3, #1
 8016188:	00db      	lsls	r3, r3, #3
 801618a:	693a      	ldr	r2, [r7, #16]
 801618c:	4413      	add	r3, r2
 801618e:	3302      	adds	r3, #2
 8016190:	60bb      	str	r3, [r7, #8]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 8016192:	68bb      	ldr	r3, [r7, #8]
 8016194:	78db      	ldrb	r3, [r3, #3]
 8016196:	f003 0303 	and.w	r3, r3, #3
 801619a:	2b02      	cmp	r3, #2
 801619c:	d126      	bne.n	80161ec <USBH_MIDI_InterfaceInit+0x128>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 801619e:	68bb      	ldr	r3, [r7, #8]
 80161a0:	789b      	ldrb	r3, [r3, #2]
 80161a2:	b25b      	sxtb	r3, r3
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	da10      	bge.n	80161ca <USBH_MIDI_InterfaceInit+0x106>
    {
      if (handle->InEp == 0U)
 80161a8:	697b      	ldr	r3, [r7, #20]
 80161aa:	785b      	ldrb	r3, [r3, #1]
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d11e      	bne.n	80161ee <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->InEp = ep->bEndpointAddress;
 80161b0:	68bb      	ldr	r3, [r7, #8]
 80161b2:	789a      	ldrb	r2, [r3, #2]
 80161b4:	697b      	ldr	r3, [r7, #20]
 80161b6:	705a      	strb	r2, [r3, #1]
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 80161b8:	68bb      	ldr	r3, [r7, #8]
 80161ba:	889b      	ldrh	r3, [r3, #4]
                             ? ep->wMaxPacketSize
                             : USBH_MIDI_RX_BUF_SIZE;
 80161bc:	2b40      	cmp	r3, #64	@ 0x40
 80161be:	bf28      	it	cs
 80161c0:	2340      	movcs	r3, #64	@ 0x40
 80161c2:	b29a      	uxth	r2, r3
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 80161c4:	697b      	ldr	r3, [r7, #20]
 80161c6:	809a      	strh	r2, [r3, #4]
 80161c8:	e011      	b.n	80161ee <USBH_MIDI_InterfaceInit+0x12a>
      }
    }
    else
    {
      if (handle->OutEp == 0U)
 80161ca:	697b      	ldr	r3, [r7, #20]
 80161cc:	789b      	ldrb	r3, [r3, #2]
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d10d      	bne.n	80161ee <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->OutEp = ep->bEndpointAddress;
 80161d2:	68bb      	ldr	r3, [r7, #8]
 80161d4:	789a      	ldrb	r2, [r3, #2]
 80161d6:	697b      	ldr	r3, [r7, #20]
 80161d8:	709a      	strb	r2, [r3, #2]
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80161da:	68bb      	ldr	r3, [r7, #8]
 80161dc:	889b      	ldrh	r3, [r3, #4]
                              ? ep->wMaxPacketSize
                              : USBH_MIDI_TX_BUF_SIZE;
 80161de:	2b40      	cmp	r3, #64	@ 0x40
 80161e0:	bf28      	it	cs
 80161e2:	2340      	movcs	r3, #64	@ 0x40
 80161e4:	b29a      	uxth	r2, r3
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80161e6:	697b      	ldr	r3, [r7, #20]
 80161e8:	80da      	strh	r2, [r3, #6]
 80161ea:	e000      	b.n	80161ee <USBH_MIDI_InterfaceInit+0x12a>
      continue;
 80161ec:	bf00      	nop
  for (uint8_t idx = 0U; idx < max_ep; idx++)
 80161ee:	7f7b      	ldrb	r3, [r7, #29]
 80161f0:	3301      	adds	r3, #1
 80161f2:	777b      	strb	r3, [r7, #29]
 80161f4:	7f7a      	ldrb	r2, [r7, #29]
 80161f6:	7bfb      	ldrb	r3, [r7, #15]
 80161f8:	429a      	cmp	r2, r3
 80161fa:	d3c3      	bcc.n	8016184 <USBH_MIDI_InterfaceInit+0xc0>
      }
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 80161fc:	697b      	ldr	r3, [r7, #20]
 80161fe:	785b      	ldrb	r3, [r3, #1]
 8016200:	2b00      	cmp	r3, #0
 8016202:	d003      	beq.n	801620c <USBH_MIDI_InterfaceInit+0x148>
 8016204:	697b      	ldr	r3, [r7, #20]
 8016206:	789b      	ldrb	r3, [r3, #2]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d101      	bne.n	8016210 <USBH_MIDI_InterfaceInit+0x14c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: missing endpoints");
    return USBH_FAIL;
 801620c:	2302      	movs	r3, #2
 801620e:	e073      	b.n	80162f8 <USBH_MIDI_InterfaceInit+0x234>
  }

  if ((handle->InEpSize == 0U) || (handle->OutEpSize == 0U))
 8016210:	697b      	ldr	r3, [r7, #20]
 8016212:	889b      	ldrh	r3, [r3, #4]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d003      	beq.n	8016220 <USBH_MIDI_InterfaceInit+0x15c>
 8016218:	697b      	ldr	r3, [r7, #20]
 801621a:	88db      	ldrh	r3, [r3, #6]
 801621c:	2b00      	cmp	r3, #0
 801621e:	d101      	bne.n	8016224 <USBH_MIDI_InterfaceInit+0x160>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: invalid endpoint sizes");
    return USBH_FAIL;
 8016220:	2302      	movs	r3, #2
 8016222:	e069      	b.n	80162f8 <USBH_MIDI_InterfaceInit+0x234>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 8016224:	697b      	ldr	r3, [r7, #20]
 8016226:	785b      	ldrb	r3, [r3, #1]
 8016228:	4619      	mov	r1, r3
 801622a:	6878      	ldr	r0, [r7, #4]
 801622c:	f7fc fef7 	bl	801301e <USBH_AllocPipe>
 8016230:	4603      	mov	r3, r0
 8016232:	461a      	mov	r2, r3
 8016234:	697b      	ldr	r3, [r7, #20]
 8016236:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 8016238:	697b      	ldr	r3, [r7, #20]
 801623a:	789b      	ldrb	r3, [r3, #2]
 801623c:	4619      	mov	r1, r3
 801623e:	6878      	ldr	r0, [r7, #4]
 8016240:	f7fc feed 	bl	801301e <USBH_AllocPipe>
 8016244:	4603      	mov	r3, r0
 8016246:	461a      	mov	r2, r3
 8016248:	697b      	ldr	r3, [r7, #20]
 801624a:	725a      	strb	r2, [r3, #9]

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 801624c:	697b      	ldr	r3, [r7, #20]
 801624e:	7a1b      	ldrb	r3, [r3, #8]
 8016250:	2bff      	cmp	r3, #255	@ 0xff
 8016252:	d003      	beq.n	801625c <USBH_MIDI_InterfaceInit+0x198>
 8016254:	697b      	ldr	r3, [r7, #20]
 8016256:	7a5b      	ldrb	r3, [r3, #9]
 8016258:	2bff      	cmp	r3, #255	@ 0xff
 801625a:	d101      	bne.n	8016260 <USBH_MIDI_InterfaceInit+0x19c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: pipe alloc failed");
    return USBH_FAIL;
 801625c:	2302      	movs	r3, #2
 801625e:	e04b      	b.n	80162f8 <USBH_MIDI_InterfaceInit+0x234>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 8016260:	697b      	ldr	r3, [r7, #20]
 8016262:	7a19      	ldrb	r1, [r3, #8]
 8016264:	697b      	ldr	r3, [r7, #20]
 8016266:	7858      	ldrb	r0, [r3, #1]
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8016274:	697a      	ldr	r2, [r7, #20]
 8016276:	8892      	ldrh	r2, [r2, #4]
 8016278:	9202      	str	r2, [sp, #8]
 801627a:	2202      	movs	r2, #2
 801627c:	9201      	str	r2, [sp, #4]
 801627e:	9300      	str	r3, [sp, #0]
 8016280:	4623      	mov	r3, r4
 8016282:	4602      	mov	r2, r0
 8016284:	6878      	ldr	r0, [r7, #4]
 8016286:	f7fc fe9b 	bl	8012fc0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 801628a:	697b      	ldr	r3, [r7, #20]
 801628c:	7a59      	ldrb	r1, [r3, #9]
 801628e:	697b      	ldr	r3, [r7, #20]
 8016290:	7898      	ldrb	r0, [r3, #2]
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801629e:	697a      	ldr	r2, [r7, #20]
 80162a0:	88d2      	ldrh	r2, [r2, #6]
 80162a2:	9202      	str	r2, [sp, #8]
 80162a4:	2202      	movs	r2, #2
 80162a6:	9201      	str	r2, [sp, #4]
 80162a8:	9300      	str	r3, [sp, #0]
 80162aa:	4623      	mov	r3, r4
 80162ac:	4602      	mov	r2, r0
 80162ae:	6878      	ldr	r0, [r7, #4]
 80162b0:	f7fc fe86 	bl	8012fc0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);
  (void)USBH_LL_SetToggle(phost, handle->InPipe, 0U);
 80162b4:	697b      	ldr	r3, [r7, #20]
 80162b6:	7a1b      	ldrb	r3, [r3, #8]
 80162b8:	2200      	movs	r2, #0
 80162ba:	4619      	mov	r1, r3
 80162bc:	6878      	ldr	r0, [r7, #4]
 80162be:	f7ff fe70 	bl	8015fa2 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, handle->OutPipe, 0U);
 80162c2:	697b      	ldr	r3, [r7, #20]
 80162c4:	7a5b      	ldrb	r3, [r3, #9]
 80162c6:	2200      	movs	r2, #0
 80162c8:	4619      	mov	r1, r3
 80162ca:	6878      	ldr	r0, [r7, #4]
 80162cc:	f7ff fe69 	bl	8015fa2 <USBH_LL_SetToggle>

  handle->rx_buffer_size = handle->InEpSize;
 80162d0:	697b      	ldr	r3, [r7, #20]
 80162d2:	889a      	ldrh	r2, [r3, #4]
 80162d4:	697b      	ldr	r3, [r7, #20]
 80162d6:	81da      	strh	r2, [r3, #14]
  handle->state = USBH_MIDI_STATE_TRANSFER;
 80162d8:	697b      	ldr	r3, [r7, #20]
 80162da:	2201      	movs	r2, #1
 80162dc:	729a      	strb	r2, [r3, #10]
  handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80162de:	697b      	ldr	r3, [r7, #20]
 80162e0:	2201      	movs	r2, #1
 80162e2:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 80162e4:	697b      	ldr	r3, [r7, #20]
 80162e6:	2200      	movs	r2, #0
 80162e8:	731a      	strb	r2, [r3, #12]
  handle->rx_busy = false;
 80162ea:	697b      	ldr	r3, [r7, #20]
 80162ec:	2200      	movs	r2, #0
 80162ee:	749a      	strb	r2, [r3, #18]
  handle->tx_busy = false;
 80162f0:	697b      	ldr	r3, [r7, #20]
 80162f2:	2200      	movs	r2, #0
 80162f4:	74da      	strb	r2, [r3, #19]

  USBH_UsrLog("USBH_MIDI_InterfaceInit: IN=0x%02X OUT=0x%02X", handle->InEp, handle->OutEp);

  return USBH_OK;
 80162f6:	2300      	movs	r3, #0
}
 80162f8:	4618      	mov	r0, r3
 80162fa:	3724      	adds	r7, #36	@ 0x24
 80162fc:	46bd      	mov	sp, r7
 80162fe:	bd90      	pop	{r4, r7, pc}
 8016300:	24009be0 	.word	0x24009be0

08016304 <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8016304:	b580      	push	{r7, lr}
 8016306:	b084      	sub	sp, #16
 8016308:	af00      	add	r7, sp, #0
 801630a:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceDeInit (disconnect)");

  if ((phost == NULL) || (phost->pActiveClass == NULL))
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	2b00      	cmp	r3, #0
 8016310:	d004      	beq.n	801631c <USBH_MIDI_InterfaceDeInit+0x18>
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016318:	2b00      	cmp	r3, #0
 801631a:	d101      	bne.n	8016320 <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 801631c:	2302      	movs	r3, #2
 801631e:	e038      	b.n	8016392 <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016326:	69db      	ldr	r3, [r3, #28]
 8016328:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 801632a:	68fb      	ldr	r3, [r7, #12]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d101      	bne.n	8016334 <USBH_MIDI_InterfaceDeInit+0x30>
  {
    return USBH_FAIL;
 8016330:	2302      	movs	r3, #2
 8016332:	e02e      	b.n	8016392 <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  if (handle->InPipe != 0xFFU)
 8016334:	68fb      	ldr	r3, [r7, #12]
 8016336:	7a1b      	ldrb	r3, [r3, #8]
 8016338:	2bff      	cmp	r3, #255	@ 0xff
 801633a:	d00e      	beq.n	801635a <USBH_MIDI_InterfaceDeInit+0x56>
  {
    (void)USBH_ClosePipe(phost, handle->InPipe);
 801633c:	68fb      	ldr	r3, [r7, #12]
 801633e:	7a1b      	ldrb	r3, [r3, #8]
 8016340:	4619      	mov	r1, r3
 8016342:	6878      	ldr	r0, [r7, #4]
 8016344:	f7fc fe5b 	bl	8012ffe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->InPipe);
 8016348:	68fb      	ldr	r3, [r7, #12]
 801634a:	7a1b      	ldrb	r3, [r3, #8]
 801634c:	4619      	mov	r1, r3
 801634e:	6878      	ldr	r0, [r7, #4]
 8016350:	f7fc fe87 	bl	8013062 <USBH_FreePipe>
    handle->InPipe = 0xFFU;
 8016354:	68fb      	ldr	r3, [r7, #12]
 8016356:	22ff      	movs	r2, #255	@ 0xff
 8016358:	721a      	strb	r2, [r3, #8]
  }

  if (handle->OutPipe != 0xFFU)
 801635a:	68fb      	ldr	r3, [r7, #12]
 801635c:	7a5b      	ldrb	r3, [r3, #9]
 801635e:	2bff      	cmp	r3, #255	@ 0xff
 8016360:	d00e      	beq.n	8016380 <USBH_MIDI_InterfaceDeInit+0x7c>
  {
    (void)USBH_ClosePipe(phost, handle->OutPipe);
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	7a5b      	ldrb	r3, [r3, #9]
 8016366:	4619      	mov	r1, r3
 8016368:	6878      	ldr	r0, [r7, #4]
 801636a:	f7fc fe48 	bl	8012ffe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->OutPipe);
 801636e:	68fb      	ldr	r3, [r7, #12]
 8016370:	7a5b      	ldrb	r3, [r3, #9]
 8016372:	4619      	mov	r1, r3
 8016374:	6878      	ldr	r0, [r7, #4]
 8016376:	f7fc fe74 	bl	8013062 <USBH_FreePipe>
    handle->OutPipe = 0xFFU;
 801637a:	68fb      	ldr	r3, [r7, #12]
 801637c:	22ff      	movs	r2, #255	@ 0xff
 801637e:	725a      	strb	r2, [r3, #9]
  }

  USBH_MIDI_ResetHandle(handle);
 8016380:	68f8      	ldr	r0, [r7, #12]
 8016382:	f7ff fe84 	bl	801608e <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = NULL;
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801638c:	2200      	movs	r2, #0
 801638e:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 8016390:	2300      	movs	r3, #0
}
 8016392:	4618      	mov	r0, r3
 8016394:	3710      	adds	r7, #16
 8016396:	46bd      	mov	sp, r7
 8016398:	bd80      	pop	{r7, pc}

0801639a <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 801639a:	b480      	push	{r7}
 801639c:	b083      	sub	sp, #12
 801639e:	af00      	add	r7, sp, #0
 80163a0:	6078      	str	r0, [r7, #4]
  (void)phost;
  USBH_UsrLog("USBH_MIDI_ClassRequest");
  return USBH_OK;
 80163a2:	2300      	movs	r3, #0
}
 80163a4:	4618      	mov	r0, r3
 80163a6:	370c      	adds	r7, #12
 80163a8:	46bd      	mov	sp, r7
 80163aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ae:	4770      	bx	lr

080163b0 <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                            const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 80163b0:	b480      	push	{r7}
 80163b2:	b083      	sub	sp, #12
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	6078      	str	r0, [r7, #4]
 80163b8:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 80163c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80163c2:	d844      	bhi.n	801644e <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 80163ca:	461a      	mov	r2, r3
 80163cc:	683b      	ldr	r3, [r7, #0]
 80163ce:	7819      	ldrb	r1, [r3, #0]
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	3228      	adds	r2, #40	@ 0x28
 80163d4:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 80163d8:	683b      	ldr	r3, [r7, #0]
 80163da:	3301      	adds	r3, #1
 80163dc:	687a      	ldr	r2, [r7, #4]
 80163de:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80163e2:	4610      	mov	r0, r2
 80163e4:	7819      	ldrb	r1, [r3, #0]
 80163e6:	687a      	ldr	r2, [r7, #4]
 80163e8:	0083      	lsls	r3, r0, #2
 80163ea:	4413      	add	r3, r2
 80163ec:	460a      	mov	r2, r1
 80163ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 80163f2:	683b      	ldr	r3, [r7, #0]
 80163f4:	3302      	adds	r3, #2
 80163f6:	687a      	ldr	r2, [r7, #4]
 80163f8:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80163fc:	4610      	mov	r0, r2
 80163fe:	7819      	ldrb	r1, [r3, #0]
 8016400:	687a      	ldr	r2, [r7, #4]
 8016402:	0083      	lsls	r3, r0, #2
 8016404:	4413      	add	r3, r2
 8016406:	460a      	mov	r2, r1
 8016408:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 801640c:	683b      	ldr	r3, [r7, #0]
 801640e:	3303      	adds	r3, #3
 8016410:	687a      	ldr	r2, [r7, #4]
 8016412:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8016416:	4610      	mov	r0, r2
 8016418:	7819      	ldrb	r1, [r3, #0]
 801641a:	687a      	ldr	r2, [r7, #4]
 801641c:	0083      	lsls	r3, r0, #2
 801641e:	4413      	add	r3, r2
 8016420:	460a      	mov	r2, r1
 8016422:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 801642c:	3301      	adds	r3, #1
 801642e:	b29b      	uxth	r3, r3
 8016430:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016434:	b29a      	uxth	r2, r3
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
  handle->rx_count++;
 801643c:	687b      	ldr	r3, [r7, #4]
 801643e:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8016442:	3301      	adds	r3, #1
 8016444:	b29a      	uxth	r2, r3
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
 801644c:	e000      	b.n	8016450 <USBH_MIDI_PushRx+0xa0>
    return;
 801644e:	bf00      	nop
}
 8016450:	370c      	adds	r7, #12
 8016452:	46bd      	mov	sp, r7
 8016454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016458:	4770      	bx	lr

0801645a <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801645a:	b480      	push	{r7}
 801645c:	b083      	sub	sp, #12
 801645e:	af00      	add	r7, sp, #0
 8016460:	6078      	str	r0, [r7, #4]
 8016462:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801646a:	2b00      	cmp	r3, #0
 801646c:	d101      	bne.n	8016472 <USBH_MIDI_PopTx+0x18>
  {
    return false;
 801646e:	2300      	movs	r3, #0
 8016470:	e041      	b.n	80164f6 <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8016478:	461a      	mov	r2, r3
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	3270      	adds	r2, #112	@ 0x70
 801647e:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8016482:	683b      	ldr	r3, [r7, #0]
 8016484:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801648c:	4618      	mov	r0, r3
 801648e:	683b      	ldr	r3, [r7, #0]
 8016490:	1c5a      	adds	r2, r3, #1
 8016492:	6879      	ldr	r1, [r7, #4]
 8016494:	0083      	lsls	r3, r0, #2
 8016496:	440b      	add	r3, r1
 8016498:	f893 31c1 	ldrb.w	r3, [r3, #449]	@ 0x1c1
 801649c:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80164a4:	4618      	mov	r0, r3
 80164a6:	683b      	ldr	r3, [r7, #0]
 80164a8:	1c9a      	adds	r2, r3, #2
 80164aa:	6879      	ldr	r1, [r7, #4]
 80164ac:	0083      	lsls	r3, r0, #2
 80164ae:	440b      	add	r3, r1
 80164b0:	f893 31c2 	ldrb.w	r3, [r3, #450]	@ 0x1c2
 80164b4:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80164bc:	4618      	mov	r0, r3
 80164be:	683b      	ldr	r3, [r7, #0]
 80164c0:	1cda      	adds	r2, r3, #3
 80164c2:	6879      	ldr	r1, [r7, #4]
 80164c4:	0083      	lsls	r3, r0, #2
 80164c6:	440b      	add	r3, r1
 80164c8:	f893 31c3 	ldrb.w	r3, [r3, #451]	@ 0x1c3
 80164cc:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80164d4:	3301      	adds	r3, #1
 80164d6:	b29b      	uxth	r3, r3
 80164d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80164dc:	b29a      	uxth	r2, r3
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	f8a3 22c2 	strh.w	r2, [r3, #706]	@ 0x2c2
  handle->tx_count--;
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 80164ea:	3b01      	subs	r3, #1
 80164ec:	b29a      	uxth	r2, r3
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
  return true;
 80164f4:	2301      	movs	r3, #1
}
 80164f6:	4618      	mov	r0, r3
 80164f8:	370c      	adds	r7, #12
 80164fa:	46bd      	mov	sp, r7
 80164fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016500:	4770      	bx	lr
	...

08016504 <USBH_MIDI_ProcessRx>:

static void USBH_MIDI_ProcessRx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 8016504:	b580      	push	{r7, lr}
 8016506:	b084      	sub	sp, #16
 8016508:	af00      	add	r7, sp, #0
 801650a:	6078      	str	r0, [r7, #4]
 801650c:	6039      	str	r1, [r7, #0]
  switch (handle->rx_state)
 801650e:	683b      	ldr	r3, [r7, #0]
 8016510:	7adb      	ldrb	r3, [r3, #11]
 8016512:	2b04      	cmp	r3, #4
 8016514:	d876      	bhi.n	8016604 <USBH_MIDI_ProcessRx+0x100>
 8016516:	a201      	add	r2, pc, #4	@ (adr r2, 801651c <USBH_MIDI_ProcessRx+0x18>)
 8016518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801651c:	08016531 	.word	0x08016531
 8016520:	08016539 	.word	0x08016539
 8016524:	08016569 	.word	0x08016569
 8016528:	080165cd 	.word	0x080165cd
 801652c:	080165d5 	.word	0x080165d5
  {
    case USBH_MIDI_RX_IDLE:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8016530:	683b      	ldr	r3, [r7, #0]
 8016532:	2201      	movs	r2, #1
 8016534:	72da      	strb	r2, [r3, #11]
      break;
 8016536:	e06c      	b.n	8016612 <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_RECEIVE:
      if (!handle->rx_busy)
 8016538:	683b      	ldr	r3, [r7, #0]
 801653a:	7c9b      	ldrb	r3, [r3, #18]
 801653c:	f083 0301 	eor.w	r3, r3, #1
 8016540:	b2db      	uxtb	r3, r3
 8016542:	2b00      	cmp	r3, #0
 8016544:	d062      	beq.n	801660c <USBH_MIDI_ProcessRx+0x108>
      {
        (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 8016546:	683b      	ldr	r3, [r7, #0]
 8016548:	f103 0120 	add.w	r1, r3, #32
 801654c:	683b      	ldr	r3, [r7, #0]
 801654e:	89da      	ldrh	r2, [r3, #14]
 8016550:	683b      	ldr	r3, [r7, #0]
 8016552:	7a1b      	ldrb	r3, [r3, #8]
 8016554:	6878      	ldr	r0, [r7, #4]
 8016556:	f7fc fd15 	bl	8012f84 <USBH_BulkReceiveData>
        handle->rx_busy = true;
 801655a:	683b      	ldr	r3, [r7, #0]
 801655c:	2201      	movs	r2, #1
 801655e:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_POLL;
 8016560:	683b      	ldr	r3, [r7, #0]
 8016562:	2202      	movs	r2, #2
 8016564:	72da      	strb	r2, [r3, #11]
        USBH_UsrLog("USBH_MIDI_RX_RECEIVE -> RX_POLL (arm)");
      }
      break;
 8016566:	e051      	b.n	801660c <USBH_MIDI_ProcessRx+0x108>

    case USBH_MIDI_RX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 8016568:	683b      	ldr	r3, [r7, #0]
 801656a:	7a1b      	ldrb	r3, [r3, #8]
 801656c:	4619      	mov	r1, r3
 801656e:	6878      	ldr	r0, [r7, #4]
 8016570:	f7ff fcf6 	bl	8015f60 <USBH_LL_GetURBState>
 8016574:	4603      	mov	r3, r0
 8016576:	737b      	strb	r3, [r7, #13]
      if (urb_state == USBH_URB_DONE)
 8016578:	7b7b      	ldrb	r3, [r7, #13]
 801657a:	2b01      	cmp	r3, #1
 801657c:	d110      	bne.n	80165a0 <USBH_MIDI_ProcessRx+0x9c>
      {
        handle->rx_last_count = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 801657e:	683b      	ldr	r3, [r7, #0]
 8016580:	7a1b      	ldrb	r3, [r3, #8]
 8016582:	4619      	mov	r1, r3
 8016584:	6878      	ldr	r0, [r7, #4]
 8016586:	f7ff fc59 	bl	8015e3c <USBH_LL_GetLastXferSize>
 801658a:	4603      	mov	r3, r0
 801658c:	b29a      	uxth	r2, r3
 801658e:	683b      	ldr	r3, [r7, #0]
 8016590:	821a      	strh	r2, [r3, #16]
        handle->rx_busy = false;
 8016592:	683b      	ldr	r3, [r7, #0]
 8016594:	2200      	movs	r2, #0
 8016596:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_DONE;
 8016598:	683b      	ldr	r3, [r7, #0]
 801659a:	2203      	movs	r2, #3
 801659c:	72da      	strb	r2, [r3, #11]
        USBH_ErrLog("USBH_MIDI_RX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->InEp);
        handle->rx_busy = false;
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
      }
      break;
 801659e:	e037      	b.n	8016610 <USBH_MIDI_ProcessRx+0x10c>
      else if (urb_state == USBH_URB_NOTREADY)
 80165a0:	7b7b      	ldrb	r3, [r7, #13]
 80165a2:	2b02      	cmp	r3, #2
 80165a4:	d034      	beq.n	8016610 <USBH_MIDI_ProcessRx+0x10c>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 80165a6:	7b7b      	ldrb	r3, [r7, #13]
 80165a8:	2b04      	cmp	r3, #4
 80165aa:	d002      	beq.n	80165b2 <USBH_MIDI_ProcessRx+0xae>
 80165ac:	7b7b      	ldrb	r3, [r7, #13]
 80165ae:	2b05      	cmp	r3, #5
 80165b0:	d12e      	bne.n	8016610 <USBH_MIDI_ProcessRx+0x10c>
        (void)USBH_ClrFeature(phost, handle->InEp);
 80165b2:	683b      	ldr	r3, [r7, #0]
 80165b4:	785b      	ldrb	r3, [r3, #1]
 80165b6:	4619      	mov	r1, r3
 80165b8:	6878      	ldr	r0, [r7, #4]
 80165ba:	f7fb ff79 	bl	80124b0 <USBH_ClrFeature>
        handle->rx_busy = false;
 80165be:	683b      	ldr	r3, [r7, #0]
 80165c0:	2200      	movs	r2, #0
 80165c2:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80165c4:	683b      	ldr	r3, [r7, #0]
 80165c6:	2201      	movs	r2, #1
 80165c8:	72da      	strb	r2, [r3, #11]
      break;
 80165ca:	e021      	b.n	8016610 <USBH_MIDI_ProcessRx+0x10c>
    }

    case USBH_MIDI_RX_DONE:
      handle->rx_state = USBH_MIDI_RX_DISPATCH;
 80165cc:	683b      	ldr	r3, [r7, #0]
 80165ce:	2204      	movs	r2, #4
 80165d0:	72da      	strb	r2, [r3, #11]
      USBH_UsrLog("USBH_MIDI_RX_DONE -> RX_DISPATCH");
      break;
 80165d2:	e01e      	b.n	8016612 <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_DISPATCH:
      for (uint16_t offset = 0U;
 80165d4:	2300      	movs	r3, #0
 80165d6:	81fb      	strh	r3, [r7, #14]
 80165d8:	e00a      	b.n	80165f0 <USBH_MIDI_ProcessRx+0xec>
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 80165da:	89fb      	ldrh	r3, [r7, #14]
 80165dc:	3320      	adds	r3, #32
 80165de:	683a      	ldr	r2, [r7, #0]
 80165e0:	4413      	add	r3, r2
 80165e2:	4619      	mov	r1, r3
 80165e4:	6838      	ldr	r0, [r7, #0]
 80165e6:	f7ff fee3 	bl	80163b0 <USBH_MIDI_PushRx>
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
 80165ea:	89fb      	ldrh	r3, [r7, #14]
 80165ec:	3304      	adds	r3, #4
 80165ee:	81fb      	strh	r3, [r7, #14]
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
 80165f0:	89fb      	ldrh	r3, [r7, #14]
 80165f2:	3303      	adds	r3, #3
 80165f4:	683a      	ldr	r2, [r7, #0]
 80165f6:	8a12      	ldrh	r2, [r2, #16]
 80165f8:	4293      	cmp	r3, r2
 80165fa:	d3ee      	bcc.n	80165da <USBH_MIDI_ProcessRx+0xd6>
      }
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80165fc:	683b      	ldr	r3, [r7, #0]
 80165fe:	2201      	movs	r2, #1
 8016600:	72da      	strb	r2, [r3, #11]
      break;
 8016602:	e006      	b.n	8016612 <USBH_MIDI_ProcessRx+0x10e>

    default:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8016604:	683b      	ldr	r3, [r7, #0]
 8016606:	2201      	movs	r2, #1
 8016608:	72da      	strb	r2, [r3, #11]
      break;
 801660a:	e002      	b.n	8016612 <USBH_MIDI_ProcessRx+0x10e>
      break;
 801660c:	bf00      	nop
 801660e:	e000      	b.n	8016612 <USBH_MIDI_ProcessRx+0x10e>
      break;
 8016610:	bf00      	nop
  }
}
 8016612:	bf00      	nop
 8016614:	3710      	adds	r7, #16
 8016616:	46bd      	mov	sp, r7
 8016618:	bd80      	pop	{r7, pc}
 801661a:	bf00      	nop

0801661c <USBH_MIDI_ProcessTx>:

static void USBH_MIDI_ProcessTx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 801661c:	b580      	push	{r7, lr}
 801661e:	b086      	sub	sp, #24
 8016620:	af02      	add	r7, sp, #8
 8016622:	6078      	str	r0, [r7, #4]
 8016624:	6039      	str	r1, [r7, #0]
  switch (handle->tx_state)
 8016626:	683b      	ldr	r3, [r7, #0]
 8016628:	7b1b      	ldrb	r3, [r3, #12]
 801662a:	2b03      	cmp	r3, #3
 801662c:	d055      	beq.n	80166da <USBH_MIDI_ProcessTx+0xbe>
 801662e:	2b03      	cmp	r3, #3
 8016630:	dc57      	bgt.n	80166e2 <USBH_MIDI_ProcessTx+0xc6>
 8016632:	2b00      	cmp	r3, #0
 8016634:	d002      	beq.n	801663c <USBH_MIDI_ProcessTx+0x20>
 8016636:	2b02      	cmp	r3, #2
 8016638:	d027      	beq.n	801668a <USBH_MIDI_ProcessTx+0x6e>
 801663a:	e052      	b.n	80166e2 <USBH_MIDI_ProcessTx+0xc6>
  {
    case USBH_MIDI_TX_IDLE:
      if (!handle->tx_busy && (handle->tx_count > 0U))
 801663c:	683b      	ldr	r3, [r7, #0]
 801663e:	7cdb      	ldrb	r3, [r3, #19]
 8016640:	f083 0301 	eor.w	r3, r3, #1
 8016644:	b2db      	uxtb	r3, r3
 8016646:	2b00      	cmp	r3, #0
 8016648:	d04f      	beq.n	80166ea <USBH_MIDI_ProcessTx+0xce>
 801664a:	683b      	ldr	r3, [r7, #0]
 801664c:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8016650:	2b00      	cmp	r3, #0
 8016652:	d04a      	beq.n	80166ea <USBH_MIDI_ProcessTx+0xce>
      {
        if (USBH_MIDI_PopTx(handle, handle->tx_buffer))
 8016654:	683b      	ldr	r3, [r7, #0]
 8016656:	3360      	adds	r3, #96	@ 0x60
 8016658:	4619      	mov	r1, r3
 801665a:	6838      	ldr	r0, [r7, #0]
 801665c:	f7ff fefd 	bl	801645a <USBH_MIDI_PopTx>
 8016660:	4603      	mov	r3, r0
 8016662:	2b00      	cmp	r3, #0
 8016664:	d041      	beq.n	80166ea <USBH_MIDI_ProcessTx+0xce>
        {
          (void)USBH_BulkSendData(phost, handle->tx_buffer, USBH_MIDI_PACKET_SIZE,
 8016666:	683b      	ldr	r3, [r7, #0]
 8016668:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 801666c:	683b      	ldr	r3, [r7, #0]
 801666e:	7a5b      	ldrb	r3, [r3, #9]
 8016670:	2201      	movs	r2, #1
 8016672:	9200      	str	r2, [sp, #0]
 8016674:	2204      	movs	r2, #4
 8016676:	6878      	ldr	r0, [r7, #4]
 8016678:	f7fc fc5f 	bl	8012f3a <USBH_BulkSendData>
                                  handle->OutPipe, 1U);
          handle->tx_busy = true;
 801667c:	683b      	ldr	r3, [r7, #0]
 801667e:	2201      	movs	r2, #1
 8016680:	74da      	strb	r2, [r3, #19]
          handle->tx_state = USBH_MIDI_TX_POLL;
 8016682:	683b      	ldr	r3, [r7, #0]
 8016684:	2202      	movs	r2, #2
 8016686:	731a      	strb	r2, [r3, #12]
          USBH_UsrLog("USBH_MIDI_TX_IDLE -> TX_SEND");
        }
      }
      break;
 8016688:	e02f      	b.n	80166ea <USBH_MIDI_ProcessTx+0xce>

    case USBH_MIDI_TX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 801668a:	683b      	ldr	r3, [r7, #0]
 801668c:	7a5b      	ldrb	r3, [r3, #9]
 801668e:	4619      	mov	r1, r3
 8016690:	6878      	ldr	r0, [r7, #4]
 8016692:	f7ff fc65 	bl	8015f60 <USBH_LL_GetURBState>
 8016696:	4603      	mov	r3, r0
 8016698:	73fb      	strb	r3, [r7, #15]
      if (urb_state == USBH_URB_DONE)
 801669a:	7bfb      	ldrb	r3, [r7, #15]
 801669c:	2b01      	cmp	r3, #1
 801669e:	d106      	bne.n	80166ae <USBH_MIDI_ProcessTx+0x92>
      {
        handle->tx_busy = false;
 80166a0:	683b      	ldr	r3, [r7, #0]
 80166a2:	2200      	movs	r2, #0
 80166a4:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 80166a6:	683b      	ldr	r3, [r7, #0]
 80166a8:	2203      	movs	r2, #3
 80166aa:	731a      	strb	r2, [r3, #12]
        USBH_ErrLog("USBH_MIDI_TX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->OutEp);
        handle->tx_busy = false;
        handle->tx_state = USBH_MIDI_TX_DONE;
      }
      break;
 80166ac:	e01f      	b.n	80166ee <USBH_MIDI_ProcessTx+0xd2>
      else if (urb_state == USBH_URB_NOTREADY)
 80166ae:	7bfb      	ldrb	r3, [r7, #15]
 80166b0:	2b02      	cmp	r3, #2
 80166b2:	d01c      	beq.n	80166ee <USBH_MIDI_ProcessTx+0xd2>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 80166b4:	7bfb      	ldrb	r3, [r7, #15]
 80166b6:	2b04      	cmp	r3, #4
 80166b8:	d002      	beq.n	80166c0 <USBH_MIDI_ProcessTx+0xa4>
 80166ba:	7bfb      	ldrb	r3, [r7, #15]
 80166bc:	2b05      	cmp	r3, #5
 80166be:	d116      	bne.n	80166ee <USBH_MIDI_ProcessTx+0xd2>
        (void)USBH_ClrFeature(phost, handle->OutEp);
 80166c0:	683b      	ldr	r3, [r7, #0]
 80166c2:	789b      	ldrb	r3, [r3, #2]
 80166c4:	4619      	mov	r1, r3
 80166c6:	6878      	ldr	r0, [r7, #4]
 80166c8:	f7fb fef2 	bl	80124b0 <USBH_ClrFeature>
        handle->tx_busy = false;
 80166cc:	683b      	ldr	r3, [r7, #0]
 80166ce:	2200      	movs	r2, #0
 80166d0:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 80166d2:	683b      	ldr	r3, [r7, #0]
 80166d4:	2203      	movs	r2, #3
 80166d6:	731a      	strb	r2, [r3, #12]
      break;
 80166d8:	e009      	b.n	80166ee <USBH_MIDI_ProcessTx+0xd2>
    }

    case USBH_MIDI_TX_DONE:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80166da:	683b      	ldr	r3, [r7, #0]
 80166dc:	2200      	movs	r2, #0
 80166de:	731a      	strb	r2, [r3, #12]
      break;
 80166e0:	e006      	b.n	80166f0 <USBH_MIDI_ProcessTx+0xd4>

    default:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80166e2:	683b      	ldr	r3, [r7, #0]
 80166e4:	2200      	movs	r2, #0
 80166e6:	731a      	strb	r2, [r3, #12]
      break;
 80166e8:	e002      	b.n	80166f0 <USBH_MIDI_ProcessTx+0xd4>
      break;
 80166ea:	bf00      	nop
 80166ec:	e000      	b.n	80166f0 <USBH_MIDI_ProcessTx+0xd4>
      break;
 80166ee:	bf00      	nop
  }
}
 80166f0:	bf00      	nop
 80166f2:	3710      	adds	r7, #16
 80166f4:	46bd      	mov	sp, r7
 80166f6:	bd80      	pop	{r7, pc}

080166f8 <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	b084      	sub	sp, #16
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL))
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	2b00      	cmp	r3, #0
 8016704:	d004      	beq.n	8016710 <USBH_MIDI_Process+0x18>
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801670c:	2b00      	cmp	r3, #0
 801670e:	d101      	bne.n	8016714 <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 8016710:	2302      	movs	r3, #2
 8016712:	e016      	b.n	8016742 <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801671a:	69db      	ldr	r3, [r3, #28]
 801671c:	60fb      	str	r3, [r7, #12]
  if ((handle == NULL) || (handle->state != USBH_MIDI_STATE_TRANSFER))
 801671e:	68fb      	ldr	r3, [r7, #12]
 8016720:	2b00      	cmp	r3, #0
 8016722:	d003      	beq.n	801672c <USBH_MIDI_Process+0x34>
 8016724:	68fb      	ldr	r3, [r7, #12]
 8016726:	7a9b      	ldrb	r3, [r3, #10]
 8016728:	2b01      	cmp	r3, #1
 801672a:	d001      	beq.n	8016730 <USBH_MIDI_Process+0x38>
  {
    return USBH_OK;
 801672c:	2300      	movs	r3, #0
 801672e:	e008      	b.n	8016742 <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_ProcessRx(phost, handle);
 8016730:	68f9      	ldr	r1, [r7, #12]
 8016732:	6878      	ldr	r0, [r7, #4]
 8016734:	f7ff fee6 	bl	8016504 <USBH_MIDI_ProcessRx>
  USBH_MIDI_ProcessTx(phost, handle);
 8016738:	68f9      	ldr	r1, [r7, #12]
 801673a:	6878      	ldr	r0, [r7, #4]
 801673c:	f7ff ff6e 	bl	801661c <USBH_MIDI_ProcessTx>

  return USBH_OK;
 8016740:	2300      	movs	r3, #0
}
 8016742:	4618      	mov	r0, r3
 8016744:	3710      	adds	r7, #16
 8016746:	46bd      	mov	sp, r7
 8016748:	bd80      	pop	{r7, pc}
	...

0801674c <USBH_MIDI_ReadPacket>:

USBH_StatusTypeDef USBH_MIDI_ReadPacket(USBH_HandleTypeDef *phost,
                                        uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801674c:	b480      	push	{r7}
 801674e:	b085      	sub	sp, #20
 8016750:	af00      	add	r7, sp, #0
 8016752:	6078      	str	r0, [r7, #4]
 8016754:	6039      	str	r1, [r7, #0]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	2b00      	cmp	r3, #0
 801675a:	d00a      	beq.n	8016772 <USBH_MIDI_ReadPacket+0x26>
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016762:	2b00      	cmp	r3, #0
 8016764:	d005      	beq.n	8016772 <USBH_MIDI_ReadPacket+0x26>
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801676c:	4a2d      	ldr	r2, [pc, #180]	@ (8016824 <USBH_MIDI_ReadPacket+0xd8>)
 801676e:	4293      	cmp	r3, r2
 8016770:	d001      	beq.n	8016776 <USBH_MIDI_ReadPacket+0x2a>
  {
    return USBH_FAIL;
 8016772:	2302      	movs	r3, #2
 8016774:	e050      	b.n	8016818 <USBH_MIDI_ReadPacket+0xcc>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801677c:	69db      	ldr	r3, [r3, #28]
 801677e:	60fb      	str	r3, [r7, #12]

  if ((handle == NULL) || (handle->rx_count == 0U))
 8016780:	68fb      	ldr	r3, [r7, #12]
 8016782:	2b00      	cmp	r3, #0
 8016784:	d004      	beq.n	8016790 <USBH_MIDI_ReadPacket+0x44>
 8016786:	68fb      	ldr	r3, [r7, #12]
 8016788:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801678c:	2b00      	cmp	r3, #0
 801678e:	d101      	bne.n	8016794 <USBH_MIDI_ReadPacket+0x48>
  {
    return USBH_BUSY;
 8016790:	2301      	movs	r3, #1
 8016792:	e041      	b.n	8016818 <USBH_MIDI_ReadPacket+0xcc>
  }

  packet[0] = handle->rx_queue[handle->rx_tail].data[0];
 8016794:	68fb      	ldr	r3, [r7, #12]
 8016796:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801679a:	461a      	mov	r2, r3
 801679c:	68fb      	ldr	r3, [r7, #12]
 801679e:	3228      	adds	r2, #40	@ 0x28
 80167a0:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 80167a4:	683b      	ldr	r3, [r7, #0]
 80167a6:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->rx_queue[handle->rx_tail].data[1];
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80167ae:	4618      	mov	r0, r3
 80167b0:	683b      	ldr	r3, [r7, #0]
 80167b2:	1c5a      	adds	r2, r3, #1
 80167b4:	68f9      	ldr	r1, [r7, #12]
 80167b6:	0083      	lsls	r3, r0, #2
 80167b8:	440b      	add	r3, r1
 80167ba:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80167be:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->rx_queue[handle->rx_tail].data[2];
 80167c0:	68fb      	ldr	r3, [r7, #12]
 80167c2:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80167c6:	4618      	mov	r0, r3
 80167c8:	683b      	ldr	r3, [r7, #0]
 80167ca:	1c9a      	adds	r2, r3, #2
 80167cc:	68f9      	ldr	r1, [r7, #12]
 80167ce:	0083      	lsls	r3, r0, #2
 80167d0:	440b      	add	r3, r1
 80167d2:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80167d6:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->rx_queue[handle->rx_tail].data[3];
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80167de:	4618      	mov	r0, r3
 80167e0:	683b      	ldr	r3, [r7, #0]
 80167e2:	1cda      	adds	r2, r3, #3
 80167e4:	68f9      	ldr	r1, [r7, #12]
 80167e6:	0083      	lsls	r3, r0, #2
 80167e8:	440b      	add	r3, r1
 80167ea:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80167ee:	7013      	strb	r3, [r2, #0]
  handle->rx_tail = (uint16_t)((handle->rx_tail + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 80167f0:	68fb      	ldr	r3, [r7, #12]
 80167f2:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80167f6:	3301      	adds	r3, #1
 80167f8:	b29b      	uxth	r3, r3
 80167fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80167fe:	b29a      	uxth	r2, r3
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	f8a3 21a2 	strh.w	r2, [r3, #418]	@ 0x1a2
  handle->rx_count--;
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801680c:	3b01      	subs	r3, #1
 801680e:	b29a      	uxth	r2, r3
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4

  return USBH_OK;
 8016816:	2300      	movs	r3, #0
}
 8016818:	4618      	mov	r0, r3
 801681a:	3714      	adds	r7, #20
 801681c:	46bd      	mov	sp, r7
 801681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016822:	4770      	bx	lr
 8016824:	240000fc 	.word	0x240000fc

08016828 <USBH_MIDI_IsReady>:

  return USBH_OK;
}

bool USBH_MIDI_IsReady(USBH_HandleTypeDef *phost)
{
 8016828:	b480      	push	{r7}
 801682a:	b085      	sub	sp, #20
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	2b00      	cmp	r3, #0
 8016834:	d00a      	beq.n	801684c <USBH_MIDI_IsReady+0x24>
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801683c:	2b00      	cmp	r3, #0
 801683e:	d005      	beq.n	801684c <USBH_MIDI_IsReady+0x24>
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016846:	4a0e      	ldr	r2, [pc, #56]	@ (8016880 <USBH_MIDI_IsReady+0x58>)
 8016848:	4293      	cmp	r3, r2
 801684a:	d001      	beq.n	8016850 <USBH_MIDI_IsReady+0x28>
  {
    return false;
 801684c:	2300      	movs	r3, #0
 801684e:	e011      	b.n	8016874 <USBH_MIDI_IsReady+0x4c>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016856:	69db      	ldr	r3, [r3, #28]
 8016858:	60fb      	str	r3, [r7, #12]
  return (handle != NULL) && (handle->state == USBH_MIDI_STATE_TRANSFER);
 801685a:	68fb      	ldr	r3, [r7, #12]
 801685c:	2b00      	cmp	r3, #0
 801685e:	d005      	beq.n	801686c <USBH_MIDI_IsReady+0x44>
 8016860:	68fb      	ldr	r3, [r7, #12]
 8016862:	7a9b      	ldrb	r3, [r3, #10]
 8016864:	2b01      	cmp	r3, #1
 8016866:	d101      	bne.n	801686c <USBH_MIDI_IsReady+0x44>
 8016868:	2301      	movs	r3, #1
 801686a:	e000      	b.n	801686e <USBH_MIDI_IsReady+0x46>
 801686c:	2300      	movs	r3, #0
 801686e:	f003 0301 	and.w	r3, r3, #1
 8016872:	b2db      	uxtb	r3, r3
}
 8016874:	4618      	mov	r0, r3
 8016876:	3714      	adds	r7, #20
 8016878:	46bd      	mov	sp, r7
 801687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801687e:	4770      	bx	lr
 8016880:	240000fc 	.word	0x240000fc

08016884 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8016884:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80168c0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8016888:	f7fe fb40 	bl	8014f0c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 801688c:	f7fe fa9e 	bl	8014dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8016890:	480c      	ldr	r0, [pc, #48]	@ (80168c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8016892:	490d      	ldr	r1, [pc, #52]	@ (80168c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8016894:	4a0d      	ldr	r2, [pc, #52]	@ (80168cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8016896:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8016898:	e002      	b.n	80168a0 <LoopCopyDataInit>

0801689a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801689a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801689c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801689e:	3304      	adds	r3, #4

080168a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80168a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80168a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80168a4:	d3f9      	bcc.n	801689a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80168a6:	4a0a      	ldr	r2, [pc, #40]	@ (80168d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80168a8:	4c0a      	ldr	r4, [pc, #40]	@ (80168d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80168aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80168ac:	e001      	b.n	80168b2 <LoopFillZerobss>

080168ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80168ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80168b0:	3204      	adds	r2, #4

080168b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80168b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80168b4:	d3fb      	bcc.n	80168ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80168b6:	f000 f913 	bl	8016ae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80168ba:	f7fd f92d 	bl	8013b18 <main>
  bx  lr
 80168be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80168c0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80168c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80168c8:	2400016c 	.word	0x2400016c
  ldr r2, =_sidata
 80168cc:	08017920 	.word	0x08017920
  ldr r2, =_sbss
 80168d0:	24000180 	.word	0x24000180
  ldr r4, =_ebss
 80168d4:	2400a008 	.word	0x2400a008

080168d8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80168d8:	e7fe      	b.n	80168d8 <ADC3_IRQHandler>
	...

080168dc <sbrk_aligned>:
 80168dc:	b570      	push	{r4, r5, r6, lr}
 80168de:	4e0f      	ldr	r6, [pc, #60]	@ (801691c <sbrk_aligned+0x40>)
 80168e0:	460c      	mov	r4, r1
 80168e2:	6831      	ldr	r1, [r6, #0]
 80168e4:	4605      	mov	r5, r0
 80168e6:	b911      	cbnz	r1, 80168ee <sbrk_aligned+0x12>
 80168e8:	f000 f8e4 	bl	8016ab4 <_sbrk_r>
 80168ec:	6030      	str	r0, [r6, #0]
 80168ee:	4621      	mov	r1, r4
 80168f0:	4628      	mov	r0, r5
 80168f2:	f000 f8df 	bl	8016ab4 <_sbrk_r>
 80168f6:	1c43      	adds	r3, r0, #1
 80168f8:	d103      	bne.n	8016902 <sbrk_aligned+0x26>
 80168fa:	f04f 34ff 	mov.w	r4, #4294967295
 80168fe:	4620      	mov	r0, r4
 8016900:	bd70      	pop	{r4, r5, r6, pc}
 8016902:	1cc4      	adds	r4, r0, #3
 8016904:	f024 0403 	bic.w	r4, r4, #3
 8016908:	42a0      	cmp	r0, r4
 801690a:	d0f8      	beq.n	80168fe <sbrk_aligned+0x22>
 801690c:	1a21      	subs	r1, r4, r0
 801690e:	4628      	mov	r0, r5
 8016910:	f000 f8d0 	bl	8016ab4 <_sbrk_r>
 8016914:	3001      	adds	r0, #1
 8016916:	d1f2      	bne.n	80168fe <sbrk_aligned+0x22>
 8016918:	e7ef      	b.n	80168fa <sbrk_aligned+0x1e>
 801691a:	bf00      	nop
 801691c:	24009ec0 	.word	0x24009ec0

08016920 <_malloc_r>:
 8016920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016924:	1ccd      	adds	r5, r1, #3
 8016926:	f025 0503 	bic.w	r5, r5, #3
 801692a:	3508      	adds	r5, #8
 801692c:	2d0c      	cmp	r5, #12
 801692e:	bf38      	it	cc
 8016930:	250c      	movcc	r5, #12
 8016932:	2d00      	cmp	r5, #0
 8016934:	4606      	mov	r6, r0
 8016936:	db01      	blt.n	801693c <_malloc_r+0x1c>
 8016938:	42a9      	cmp	r1, r5
 801693a:	d904      	bls.n	8016946 <_malloc_r+0x26>
 801693c:	230c      	movs	r3, #12
 801693e:	6033      	str	r3, [r6, #0]
 8016940:	2000      	movs	r0, #0
 8016942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016946:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016a1c <_malloc_r+0xfc>
 801694a:	f000 f869 	bl	8016a20 <__malloc_lock>
 801694e:	f8d8 3000 	ldr.w	r3, [r8]
 8016952:	461c      	mov	r4, r3
 8016954:	bb44      	cbnz	r4, 80169a8 <_malloc_r+0x88>
 8016956:	4629      	mov	r1, r5
 8016958:	4630      	mov	r0, r6
 801695a:	f7ff ffbf 	bl	80168dc <sbrk_aligned>
 801695e:	1c43      	adds	r3, r0, #1
 8016960:	4604      	mov	r4, r0
 8016962:	d158      	bne.n	8016a16 <_malloc_r+0xf6>
 8016964:	f8d8 4000 	ldr.w	r4, [r8]
 8016968:	4627      	mov	r7, r4
 801696a:	2f00      	cmp	r7, #0
 801696c:	d143      	bne.n	80169f6 <_malloc_r+0xd6>
 801696e:	2c00      	cmp	r4, #0
 8016970:	d04b      	beq.n	8016a0a <_malloc_r+0xea>
 8016972:	6823      	ldr	r3, [r4, #0]
 8016974:	4639      	mov	r1, r7
 8016976:	4630      	mov	r0, r6
 8016978:	eb04 0903 	add.w	r9, r4, r3
 801697c:	f000 f89a 	bl	8016ab4 <_sbrk_r>
 8016980:	4581      	cmp	r9, r0
 8016982:	d142      	bne.n	8016a0a <_malloc_r+0xea>
 8016984:	6821      	ldr	r1, [r4, #0]
 8016986:	1a6d      	subs	r5, r5, r1
 8016988:	4629      	mov	r1, r5
 801698a:	4630      	mov	r0, r6
 801698c:	f7ff ffa6 	bl	80168dc <sbrk_aligned>
 8016990:	3001      	adds	r0, #1
 8016992:	d03a      	beq.n	8016a0a <_malloc_r+0xea>
 8016994:	6823      	ldr	r3, [r4, #0]
 8016996:	442b      	add	r3, r5
 8016998:	6023      	str	r3, [r4, #0]
 801699a:	f8d8 3000 	ldr.w	r3, [r8]
 801699e:	685a      	ldr	r2, [r3, #4]
 80169a0:	bb62      	cbnz	r2, 80169fc <_malloc_r+0xdc>
 80169a2:	f8c8 7000 	str.w	r7, [r8]
 80169a6:	e00f      	b.n	80169c8 <_malloc_r+0xa8>
 80169a8:	6822      	ldr	r2, [r4, #0]
 80169aa:	1b52      	subs	r2, r2, r5
 80169ac:	d420      	bmi.n	80169f0 <_malloc_r+0xd0>
 80169ae:	2a0b      	cmp	r2, #11
 80169b0:	d917      	bls.n	80169e2 <_malloc_r+0xc2>
 80169b2:	1961      	adds	r1, r4, r5
 80169b4:	42a3      	cmp	r3, r4
 80169b6:	6025      	str	r5, [r4, #0]
 80169b8:	bf18      	it	ne
 80169ba:	6059      	strne	r1, [r3, #4]
 80169bc:	6863      	ldr	r3, [r4, #4]
 80169be:	bf08      	it	eq
 80169c0:	f8c8 1000 	streq.w	r1, [r8]
 80169c4:	5162      	str	r2, [r4, r5]
 80169c6:	604b      	str	r3, [r1, #4]
 80169c8:	4630      	mov	r0, r6
 80169ca:	f000 f82f 	bl	8016a2c <__malloc_unlock>
 80169ce:	f104 000b 	add.w	r0, r4, #11
 80169d2:	1d23      	adds	r3, r4, #4
 80169d4:	f020 0007 	bic.w	r0, r0, #7
 80169d8:	1ac2      	subs	r2, r0, r3
 80169da:	bf1c      	itt	ne
 80169dc:	1a1b      	subne	r3, r3, r0
 80169de:	50a3      	strne	r3, [r4, r2]
 80169e0:	e7af      	b.n	8016942 <_malloc_r+0x22>
 80169e2:	6862      	ldr	r2, [r4, #4]
 80169e4:	42a3      	cmp	r3, r4
 80169e6:	bf0c      	ite	eq
 80169e8:	f8c8 2000 	streq.w	r2, [r8]
 80169ec:	605a      	strne	r2, [r3, #4]
 80169ee:	e7eb      	b.n	80169c8 <_malloc_r+0xa8>
 80169f0:	4623      	mov	r3, r4
 80169f2:	6864      	ldr	r4, [r4, #4]
 80169f4:	e7ae      	b.n	8016954 <_malloc_r+0x34>
 80169f6:	463c      	mov	r4, r7
 80169f8:	687f      	ldr	r7, [r7, #4]
 80169fa:	e7b6      	b.n	801696a <_malloc_r+0x4a>
 80169fc:	461a      	mov	r2, r3
 80169fe:	685b      	ldr	r3, [r3, #4]
 8016a00:	42a3      	cmp	r3, r4
 8016a02:	d1fb      	bne.n	80169fc <_malloc_r+0xdc>
 8016a04:	2300      	movs	r3, #0
 8016a06:	6053      	str	r3, [r2, #4]
 8016a08:	e7de      	b.n	80169c8 <_malloc_r+0xa8>
 8016a0a:	230c      	movs	r3, #12
 8016a0c:	6033      	str	r3, [r6, #0]
 8016a0e:	4630      	mov	r0, r6
 8016a10:	f000 f80c 	bl	8016a2c <__malloc_unlock>
 8016a14:	e794      	b.n	8016940 <_malloc_r+0x20>
 8016a16:	6005      	str	r5, [r0, #0]
 8016a18:	e7d6      	b.n	80169c8 <_malloc_r+0xa8>
 8016a1a:	bf00      	nop
 8016a1c:	24009ec4 	.word	0x24009ec4

08016a20 <__malloc_lock>:
 8016a20:	4801      	ldr	r0, [pc, #4]	@ (8016a28 <__malloc_lock+0x8>)
 8016a22:	f000 b881 	b.w	8016b28 <__retarget_lock_acquire_recursive>
 8016a26:	bf00      	nop
 8016a28:	2400a004 	.word	0x2400a004

08016a2c <__malloc_unlock>:
 8016a2c:	4801      	ldr	r0, [pc, #4]	@ (8016a34 <__malloc_unlock+0x8>)
 8016a2e:	f000 b87c 	b.w	8016b2a <__retarget_lock_release_recursive>
 8016a32:	bf00      	nop
 8016a34:	2400a004 	.word	0x2400a004

08016a38 <sniprintf>:
 8016a38:	b40c      	push	{r2, r3}
 8016a3a:	b530      	push	{r4, r5, lr}
 8016a3c:	4b18      	ldr	r3, [pc, #96]	@ (8016aa0 <sniprintf+0x68>)
 8016a3e:	1e0c      	subs	r4, r1, #0
 8016a40:	681d      	ldr	r5, [r3, #0]
 8016a42:	b09d      	sub	sp, #116	@ 0x74
 8016a44:	da08      	bge.n	8016a58 <sniprintf+0x20>
 8016a46:	238b      	movs	r3, #139	@ 0x8b
 8016a48:	602b      	str	r3, [r5, #0]
 8016a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8016a4e:	b01d      	add	sp, #116	@ 0x74
 8016a50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016a54:	b002      	add	sp, #8
 8016a56:	4770      	bx	lr
 8016a58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016a5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016a60:	f04f 0300 	mov.w	r3, #0
 8016a64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8016a66:	bf14      	ite	ne
 8016a68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016a6c:	4623      	moveq	r3, r4
 8016a6e:	9304      	str	r3, [sp, #16]
 8016a70:	9307      	str	r3, [sp, #28]
 8016a72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016a76:	9002      	str	r0, [sp, #8]
 8016a78:	9006      	str	r0, [sp, #24]
 8016a7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016a7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8016a80:	ab21      	add	r3, sp, #132	@ 0x84
 8016a82:	a902      	add	r1, sp, #8
 8016a84:	4628      	mov	r0, r5
 8016a86:	9301      	str	r3, [sp, #4]
 8016a88:	f000 f904 	bl	8016c94 <_svfiprintf_r>
 8016a8c:	1c43      	adds	r3, r0, #1
 8016a8e:	bfbc      	itt	lt
 8016a90:	238b      	movlt	r3, #139	@ 0x8b
 8016a92:	602b      	strlt	r3, [r5, #0]
 8016a94:	2c00      	cmp	r4, #0
 8016a96:	d0da      	beq.n	8016a4e <sniprintf+0x16>
 8016a98:	9b02      	ldr	r3, [sp, #8]
 8016a9a:	2200      	movs	r2, #0
 8016a9c:	701a      	strb	r2, [r3, #0]
 8016a9e:	e7d6      	b.n	8016a4e <sniprintf+0x16>
 8016aa0:	2400011c 	.word	0x2400011c

08016aa4 <memset>:
 8016aa4:	4402      	add	r2, r0
 8016aa6:	4603      	mov	r3, r0
 8016aa8:	4293      	cmp	r3, r2
 8016aaa:	d100      	bne.n	8016aae <memset+0xa>
 8016aac:	4770      	bx	lr
 8016aae:	f803 1b01 	strb.w	r1, [r3], #1
 8016ab2:	e7f9      	b.n	8016aa8 <memset+0x4>

08016ab4 <_sbrk_r>:
 8016ab4:	b538      	push	{r3, r4, r5, lr}
 8016ab6:	4d06      	ldr	r5, [pc, #24]	@ (8016ad0 <_sbrk_r+0x1c>)
 8016ab8:	2300      	movs	r3, #0
 8016aba:	4604      	mov	r4, r0
 8016abc:	4608      	mov	r0, r1
 8016abe:	602b      	str	r3, [r5, #0]
 8016ac0:	f7fe f94e 	bl	8014d60 <_sbrk>
 8016ac4:	1c43      	adds	r3, r0, #1
 8016ac6:	d102      	bne.n	8016ace <_sbrk_r+0x1a>
 8016ac8:	682b      	ldr	r3, [r5, #0]
 8016aca:	b103      	cbz	r3, 8016ace <_sbrk_r+0x1a>
 8016acc:	6023      	str	r3, [r4, #0]
 8016ace:	bd38      	pop	{r3, r4, r5, pc}
 8016ad0:	2400a000 	.word	0x2400a000

08016ad4 <__errno>:
 8016ad4:	4b01      	ldr	r3, [pc, #4]	@ (8016adc <__errno+0x8>)
 8016ad6:	6818      	ldr	r0, [r3, #0]
 8016ad8:	4770      	bx	lr
 8016ada:	bf00      	nop
 8016adc:	2400011c 	.word	0x2400011c

08016ae0 <__libc_init_array>:
 8016ae0:	b570      	push	{r4, r5, r6, lr}
 8016ae2:	4d0d      	ldr	r5, [pc, #52]	@ (8016b18 <__libc_init_array+0x38>)
 8016ae4:	4c0d      	ldr	r4, [pc, #52]	@ (8016b1c <__libc_init_array+0x3c>)
 8016ae6:	1b64      	subs	r4, r4, r5
 8016ae8:	10a4      	asrs	r4, r4, #2
 8016aea:	2600      	movs	r6, #0
 8016aec:	42a6      	cmp	r6, r4
 8016aee:	d109      	bne.n	8016b04 <__libc_init_array+0x24>
 8016af0:	4d0b      	ldr	r5, [pc, #44]	@ (8016b20 <__libc_init_array+0x40>)
 8016af2:	4c0c      	ldr	r4, [pc, #48]	@ (8016b24 <__libc_init_array+0x44>)
 8016af4:	f000 fba6 	bl	8017244 <_init>
 8016af8:	1b64      	subs	r4, r4, r5
 8016afa:	10a4      	asrs	r4, r4, #2
 8016afc:	2600      	movs	r6, #0
 8016afe:	42a6      	cmp	r6, r4
 8016b00:	d105      	bne.n	8016b0e <__libc_init_array+0x2e>
 8016b02:	bd70      	pop	{r4, r5, r6, pc}
 8016b04:	f855 3b04 	ldr.w	r3, [r5], #4
 8016b08:	4798      	blx	r3
 8016b0a:	3601      	adds	r6, #1
 8016b0c:	e7ee      	b.n	8016aec <__libc_init_array+0xc>
 8016b0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8016b12:	4798      	blx	r3
 8016b14:	3601      	adds	r6, #1
 8016b16:	e7f2      	b.n	8016afe <__libc_init_array+0x1e>
 8016b18:	08017918 	.word	0x08017918
 8016b1c:	08017918 	.word	0x08017918
 8016b20:	08017918 	.word	0x08017918
 8016b24:	0801791c 	.word	0x0801791c

08016b28 <__retarget_lock_acquire_recursive>:
 8016b28:	4770      	bx	lr

08016b2a <__retarget_lock_release_recursive>:
 8016b2a:	4770      	bx	lr

08016b2c <memcpy>:
 8016b2c:	440a      	add	r2, r1
 8016b2e:	4291      	cmp	r1, r2
 8016b30:	f100 33ff 	add.w	r3, r0, #4294967295
 8016b34:	d100      	bne.n	8016b38 <memcpy+0xc>
 8016b36:	4770      	bx	lr
 8016b38:	b510      	push	{r4, lr}
 8016b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016b3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016b42:	4291      	cmp	r1, r2
 8016b44:	d1f9      	bne.n	8016b3a <memcpy+0xe>
 8016b46:	bd10      	pop	{r4, pc}

08016b48 <_free_r>:
 8016b48:	b538      	push	{r3, r4, r5, lr}
 8016b4a:	4605      	mov	r5, r0
 8016b4c:	2900      	cmp	r1, #0
 8016b4e:	d041      	beq.n	8016bd4 <_free_r+0x8c>
 8016b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016b54:	1f0c      	subs	r4, r1, #4
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	bfb8      	it	lt
 8016b5a:	18e4      	addlt	r4, r4, r3
 8016b5c:	f7ff ff60 	bl	8016a20 <__malloc_lock>
 8016b60:	4a1d      	ldr	r2, [pc, #116]	@ (8016bd8 <_free_r+0x90>)
 8016b62:	6813      	ldr	r3, [r2, #0]
 8016b64:	b933      	cbnz	r3, 8016b74 <_free_r+0x2c>
 8016b66:	6063      	str	r3, [r4, #4]
 8016b68:	6014      	str	r4, [r2, #0]
 8016b6a:	4628      	mov	r0, r5
 8016b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016b70:	f7ff bf5c 	b.w	8016a2c <__malloc_unlock>
 8016b74:	42a3      	cmp	r3, r4
 8016b76:	d908      	bls.n	8016b8a <_free_r+0x42>
 8016b78:	6820      	ldr	r0, [r4, #0]
 8016b7a:	1821      	adds	r1, r4, r0
 8016b7c:	428b      	cmp	r3, r1
 8016b7e:	bf01      	itttt	eq
 8016b80:	6819      	ldreq	r1, [r3, #0]
 8016b82:	685b      	ldreq	r3, [r3, #4]
 8016b84:	1809      	addeq	r1, r1, r0
 8016b86:	6021      	streq	r1, [r4, #0]
 8016b88:	e7ed      	b.n	8016b66 <_free_r+0x1e>
 8016b8a:	461a      	mov	r2, r3
 8016b8c:	685b      	ldr	r3, [r3, #4]
 8016b8e:	b10b      	cbz	r3, 8016b94 <_free_r+0x4c>
 8016b90:	42a3      	cmp	r3, r4
 8016b92:	d9fa      	bls.n	8016b8a <_free_r+0x42>
 8016b94:	6811      	ldr	r1, [r2, #0]
 8016b96:	1850      	adds	r0, r2, r1
 8016b98:	42a0      	cmp	r0, r4
 8016b9a:	d10b      	bne.n	8016bb4 <_free_r+0x6c>
 8016b9c:	6820      	ldr	r0, [r4, #0]
 8016b9e:	4401      	add	r1, r0
 8016ba0:	1850      	adds	r0, r2, r1
 8016ba2:	4283      	cmp	r3, r0
 8016ba4:	6011      	str	r1, [r2, #0]
 8016ba6:	d1e0      	bne.n	8016b6a <_free_r+0x22>
 8016ba8:	6818      	ldr	r0, [r3, #0]
 8016baa:	685b      	ldr	r3, [r3, #4]
 8016bac:	6053      	str	r3, [r2, #4]
 8016bae:	4408      	add	r0, r1
 8016bb0:	6010      	str	r0, [r2, #0]
 8016bb2:	e7da      	b.n	8016b6a <_free_r+0x22>
 8016bb4:	d902      	bls.n	8016bbc <_free_r+0x74>
 8016bb6:	230c      	movs	r3, #12
 8016bb8:	602b      	str	r3, [r5, #0]
 8016bba:	e7d6      	b.n	8016b6a <_free_r+0x22>
 8016bbc:	6820      	ldr	r0, [r4, #0]
 8016bbe:	1821      	adds	r1, r4, r0
 8016bc0:	428b      	cmp	r3, r1
 8016bc2:	bf04      	itt	eq
 8016bc4:	6819      	ldreq	r1, [r3, #0]
 8016bc6:	685b      	ldreq	r3, [r3, #4]
 8016bc8:	6063      	str	r3, [r4, #4]
 8016bca:	bf04      	itt	eq
 8016bcc:	1809      	addeq	r1, r1, r0
 8016bce:	6021      	streq	r1, [r4, #0]
 8016bd0:	6054      	str	r4, [r2, #4]
 8016bd2:	e7ca      	b.n	8016b6a <_free_r+0x22>
 8016bd4:	bd38      	pop	{r3, r4, r5, pc}
 8016bd6:	bf00      	nop
 8016bd8:	24009ec4 	.word	0x24009ec4

08016bdc <__ssputs_r>:
 8016bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016be0:	688e      	ldr	r6, [r1, #8]
 8016be2:	461f      	mov	r7, r3
 8016be4:	42be      	cmp	r6, r7
 8016be6:	680b      	ldr	r3, [r1, #0]
 8016be8:	4682      	mov	sl, r0
 8016bea:	460c      	mov	r4, r1
 8016bec:	4690      	mov	r8, r2
 8016bee:	d82d      	bhi.n	8016c4c <__ssputs_r+0x70>
 8016bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016bf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016bf8:	d026      	beq.n	8016c48 <__ssputs_r+0x6c>
 8016bfa:	6965      	ldr	r5, [r4, #20]
 8016bfc:	6909      	ldr	r1, [r1, #16]
 8016bfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016c02:	eba3 0901 	sub.w	r9, r3, r1
 8016c06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016c0a:	1c7b      	adds	r3, r7, #1
 8016c0c:	444b      	add	r3, r9
 8016c0e:	106d      	asrs	r5, r5, #1
 8016c10:	429d      	cmp	r5, r3
 8016c12:	bf38      	it	cc
 8016c14:	461d      	movcc	r5, r3
 8016c16:	0553      	lsls	r3, r2, #21
 8016c18:	d527      	bpl.n	8016c6a <__ssputs_r+0x8e>
 8016c1a:	4629      	mov	r1, r5
 8016c1c:	f7ff fe80 	bl	8016920 <_malloc_r>
 8016c20:	4606      	mov	r6, r0
 8016c22:	b360      	cbz	r0, 8016c7e <__ssputs_r+0xa2>
 8016c24:	6921      	ldr	r1, [r4, #16]
 8016c26:	464a      	mov	r2, r9
 8016c28:	f7ff ff80 	bl	8016b2c <memcpy>
 8016c2c:	89a3      	ldrh	r3, [r4, #12]
 8016c2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016c32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016c36:	81a3      	strh	r3, [r4, #12]
 8016c38:	6126      	str	r6, [r4, #16]
 8016c3a:	6165      	str	r5, [r4, #20]
 8016c3c:	444e      	add	r6, r9
 8016c3e:	eba5 0509 	sub.w	r5, r5, r9
 8016c42:	6026      	str	r6, [r4, #0]
 8016c44:	60a5      	str	r5, [r4, #8]
 8016c46:	463e      	mov	r6, r7
 8016c48:	42be      	cmp	r6, r7
 8016c4a:	d900      	bls.n	8016c4e <__ssputs_r+0x72>
 8016c4c:	463e      	mov	r6, r7
 8016c4e:	6820      	ldr	r0, [r4, #0]
 8016c50:	4632      	mov	r2, r6
 8016c52:	4641      	mov	r1, r8
 8016c54:	f000 faa6 	bl	80171a4 <memmove>
 8016c58:	68a3      	ldr	r3, [r4, #8]
 8016c5a:	1b9b      	subs	r3, r3, r6
 8016c5c:	60a3      	str	r3, [r4, #8]
 8016c5e:	6823      	ldr	r3, [r4, #0]
 8016c60:	4433      	add	r3, r6
 8016c62:	6023      	str	r3, [r4, #0]
 8016c64:	2000      	movs	r0, #0
 8016c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c6a:	462a      	mov	r2, r5
 8016c6c:	f000 fab4 	bl	80171d8 <_realloc_r>
 8016c70:	4606      	mov	r6, r0
 8016c72:	2800      	cmp	r0, #0
 8016c74:	d1e0      	bne.n	8016c38 <__ssputs_r+0x5c>
 8016c76:	6921      	ldr	r1, [r4, #16]
 8016c78:	4650      	mov	r0, sl
 8016c7a:	f7ff ff65 	bl	8016b48 <_free_r>
 8016c7e:	230c      	movs	r3, #12
 8016c80:	f8ca 3000 	str.w	r3, [sl]
 8016c84:	89a3      	ldrh	r3, [r4, #12]
 8016c86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016c8a:	81a3      	strh	r3, [r4, #12]
 8016c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8016c90:	e7e9      	b.n	8016c66 <__ssputs_r+0x8a>
	...

08016c94 <_svfiprintf_r>:
 8016c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c98:	4698      	mov	r8, r3
 8016c9a:	898b      	ldrh	r3, [r1, #12]
 8016c9c:	061b      	lsls	r3, r3, #24
 8016c9e:	b09d      	sub	sp, #116	@ 0x74
 8016ca0:	4607      	mov	r7, r0
 8016ca2:	460d      	mov	r5, r1
 8016ca4:	4614      	mov	r4, r2
 8016ca6:	d510      	bpl.n	8016cca <_svfiprintf_r+0x36>
 8016ca8:	690b      	ldr	r3, [r1, #16]
 8016caa:	b973      	cbnz	r3, 8016cca <_svfiprintf_r+0x36>
 8016cac:	2140      	movs	r1, #64	@ 0x40
 8016cae:	f7ff fe37 	bl	8016920 <_malloc_r>
 8016cb2:	6028      	str	r0, [r5, #0]
 8016cb4:	6128      	str	r0, [r5, #16]
 8016cb6:	b930      	cbnz	r0, 8016cc6 <_svfiprintf_r+0x32>
 8016cb8:	230c      	movs	r3, #12
 8016cba:	603b      	str	r3, [r7, #0]
 8016cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8016cc0:	b01d      	add	sp, #116	@ 0x74
 8016cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cc6:	2340      	movs	r3, #64	@ 0x40
 8016cc8:	616b      	str	r3, [r5, #20]
 8016cca:	2300      	movs	r3, #0
 8016ccc:	9309      	str	r3, [sp, #36]	@ 0x24
 8016cce:	2320      	movs	r3, #32
 8016cd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016cd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8016cd8:	2330      	movs	r3, #48	@ 0x30
 8016cda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016e78 <_svfiprintf_r+0x1e4>
 8016cde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016ce2:	f04f 0901 	mov.w	r9, #1
 8016ce6:	4623      	mov	r3, r4
 8016ce8:	469a      	mov	sl, r3
 8016cea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016cee:	b10a      	cbz	r2, 8016cf4 <_svfiprintf_r+0x60>
 8016cf0:	2a25      	cmp	r2, #37	@ 0x25
 8016cf2:	d1f9      	bne.n	8016ce8 <_svfiprintf_r+0x54>
 8016cf4:	ebba 0b04 	subs.w	fp, sl, r4
 8016cf8:	d00b      	beq.n	8016d12 <_svfiprintf_r+0x7e>
 8016cfa:	465b      	mov	r3, fp
 8016cfc:	4622      	mov	r2, r4
 8016cfe:	4629      	mov	r1, r5
 8016d00:	4638      	mov	r0, r7
 8016d02:	f7ff ff6b 	bl	8016bdc <__ssputs_r>
 8016d06:	3001      	adds	r0, #1
 8016d08:	f000 80a7 	beq.w	8016e5a <_svfiprintf_r+0x1c6>
 8016d0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016d0e:	445a      	add	r2, fp
 8016d10:	9209      	str	r2, [sp, #36]	@ 0x24
 8016d12:	f89a 3000 	ldrb.w	r3, [sl]
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	f000 809f 	beq.w	8016e5a <_svfiprintf_r+0x1c6>
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8016d22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016d26:	f10a 0a01 	add.w	sl, sl, #1
 8016d2a:	9304      	str	r3, [sp, #16]
 8016d2c:	9307      	str	r3, [sp, #28]
 8016d2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016d32:	931a      	str	r3, [sp, #104]	@ 0x68
 8016d34:	4654      	mov	r4, sl
 8016d36:	2205      	movs	r2, #5
 8016d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d3c:	484e      	ldr	r0, [pc, #312]	@ (8016e78 <_svfiprintf_r+0x1e4>)
 8016d3e:	f7e9 fad7 	bl	80002f0 <memchr>
 8016d42:	9a04      	ldr	r2, [sp, #16]
 8016d44:	b9d8      	cbnz	r0, 8016d7e <_svfiprintf_r+0xea>
 8016d46:	06d0      	lsls	r0, r2, #27
 8016d48:	bf44      	itt	mi
 8016d4a:	2320      	movmi	r3, #32
 8016d4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d50:	0711      	lsls	r1, r2, #28
 8016d52:	bf44      	itt	mi
 8016d54:	232b      	movmi	r3, #43	@ 0x2b
 8016d56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d5a:	f89a 3000 	ldrb.w	r3, [sl]
 8016d5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d60:	d015      	beq.n	8016d8e <_svfiprintf_r+0xfa>
 8016d62:	9a07      	ldr	r2, [sp, #28]
 8016d64:	4654      	mov	r4, sl
 8016d66:	2000      	movs	r0, #0
 8016d68:	f04f 0c0a 	mov.w	ip, #10
 8016d6c:	4621      	mov	r1, r4
 8016d6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d72:	3b30      	subs	r3, #48	@ 0x30
 8016d74:	2b09      	cmp	r3, #9
 8016d76:	d94b      	bls.n	8016e10 <_svfiprintf_r+0x17c>
 8016d78:	b1b0      	cbz	r0, 8016da8 <_svfiprintf_r+0x114>
 8016d7a:	9207      	str	r2, [sp, #28]
 8016d7c:	e014      	b.n	8016da8 <_svfiprintf_r+0x114>
 8016d7e:	eba0 0308 	sub.w	r3, r0, r8
 8016d82:	fa09 f303 	lsl.w	r3, r9, r3
 8016d86:	4313      	orrs	r3, r2
 8016d88:	9304      	str	r3, [sp, #16]
 8016d8a:	46a2      	mov	sl, r4
 8016d8c:	e7d2      	b.n	8016d34 <_svfiprintf_r+0xa0>
 8016d8e:	9b03      	ldr	r3, [sp, #12]
 8016d90:	1d19      	adds	r1, r3, #4
 8016d92:	681b      	ldr	r3, [r3, #0]
 8016d94:	9103      	str	r1, [sp, #12]
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	bfbb      	ittet	lt
 8016d9a:	425b      	neglt	r3, r3
 8016d9c:	f042 0202 	orrlt.w	r2, r2, #2
 8016da0:	9307      	strge	r3, [sp, #28]
 8016da2:	9307      	strlt	r3, [sp, #28]
 8016da4:	bfb8      	it	lt
 8016da6:	9204      	strlt	r2, [sp, #16]
 8016da8:	7823      	ldrb	r3, [r4, #0]
 8016daa:	2b2e      	cmp	r3, #46	@ 0x2e
 8016dac:	d10a      	bne.n	8016dc4 <_svfiprintf_r+0x130>
 8016dae:	7863      	ldrb	r3, [r4, #1]
 8016db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8016db2:	d132      	bne.n	8016e1a <_svfiprintf_r+0x186>
 8016db4:	9b03      	ldr	r3, [sp, #12]
 8016db6:	1d1a      	adds	r2, r3, #4
 8016db8:	681b      	ldr	r3, [r3, #0]
 8016dba:	9203      	str	r2, [sp, #12]
 8016dbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016dc0:	3402      	adds	r4, #2
 8016dc2:	9305      	str	r3, [sp, #20]
 8016dc4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016e88 <_svfiprintf_r+0x1f4>
 8016dc8:	7821      	ldrb	r1, [r4, #0]
 8016dca:	2203      	movs	r2, #3
 8016dcc:	4650      	mov	r0, sl
 8016dce:	f7e9 fa8f 	bl	80002f0 <memchr>
 8016dd2:	b138      	cbz	r0, 8016de4 <_svfiprintf_r+0x150>
 8016dd4:	9b04      	ldr	r3, [sp, #16]
 8016dd6:	eba0 000a 	sub.w	r0, r0, sl
 8016dda:	2240      	movs	r2, #64	@ 0x40
 8016ddc:	4082      	lsls	r2, r0
 8016dde:	4313      	orrs	r3, r2
 8016de0:	3401      	adds	r4, #1
 8016de2:	9304      	str	r3, [sp, #16]
 8016de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016de8:	4824      	ldr	r0, [pc, #144]	@ (8016e7c <_svfiprintf_r+0x1e8>)
 8016dea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016dee:	2206      	movs	r2, #6
 8016df0:	f7e9 fa7e 	bl	80002f0 <memchr>
 8016df4:	2800      	cmp	r0, #0
 8016df6:	d036      	beq.n	8016e66 <_svfiprintf_r+0x1d2>
 8016df8:	4b21      	ldr	r3, [pc, #132]	@ (8016e80 <_svfiprintf_r+0x1ec>)
 8016dfa:	bb1b      	cbnz	r3, 8016e44 <_svfiprintf_r+0x1b0>
 8016dfc:	9b03      	ldr	r3, [sp, #12]
 8016dfe:	3307      	adds	r3, #7
 8016e00:	f023 0307 	bic.w	r3, r3, #7
 8016e04:	3308      	adds	r3, #8
 8016e06:	9303      	str	r3, [sp, #12]
 8016e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016e0a:	4433      	add	r3, r6
 8016e0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016e0e:	e76a      	b.n	8016ce6 <_svfiprintf_r+0x52>
 8016e10:	fb0c 3202 	mla	r2, ip, r2, r3
 8016e14:	460c      	mov	r4, r1
 8016e16:	2001      	movs	r0, #1
 8016e18:	e7a8      	b.n	8016d6c <_svfiprintf_r+0xd8>
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	3401      	adds	r4, #1
 8016e1e:	9305      	str	r3, [sp, #20]
 8016e20:	4619      	mov	r1, r3
 8016e22:	f04f 0c0a 	mov.w	ip, #10
 8016e26:	4620      	mov	r0, r4
 8016e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016e2c:	3a30      	subs	r2, #48	@ 0x30
 8016e2e:	2a09      	cmp	r2, #9
 8016e30:	d903      	bls.n	8016e3a <_svfiprintf_r+0x1a6>
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d0c6      	beq.n	8016dc4 <_svfiprintf_r+0x130>
 8016e36:	9105      	str	r1, [sp, #20]
 8016e38:	e7c4      	b.n	8016dc4 <_svfiprintf_r+0x130>
 8016e3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8016e3e:	4604      	mov	r4, r0
 8016e40:	2301      	movs	r3, #1
 8016e42:	e7f0      	b.n	8016e26 <_svfiprintf_r+0x192>
 8016e44:	ab03      	add	r3, sp, #12
 8016e46:	9300      	str	r3, [sp, #0]
 8016e48:	462a      	mov	r2, r5
 8016e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8016e84 <_svfiprintf_r+0x1f0>)
 8016e4c:	a904      	add	r1, sp, #16
 8016e4e:	4638      	mov	r0, r7
 8016e50:	f3af 8000 	nop.w
 8016e54:	1c42      	adds	r2, r0, #1
 8016e56:	4606      	mov	r6, r0
 8016e58:	d1d6      	bne.n	8016e08 <_svfiprintf_r+0x174>
 8016e5a:	89ab      	ldrh	r3, [r5, #12]
 8016e5c:	065b      	lsls	r3, r3, #25
 8016e5e:	f53f af2d 	bmi.w	8016cbc <_svfiprintf_r+0x28>
 8016e62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016e64:	e72c      	b.n	8016cc0 <_svfiprintf_r+0x2c>
 8016e66:	ab03      	add	r3, sp, #12
 8016e68:	9300      	str	r3, [sp, #0]
 8016e6a:	462a      	mov	r2, r5
 8016e6c:	4b05      	ldr	r3, [pc, #20]	@ (8016e84 <_svfiprintf_r+0x1f0>)
 8016e6e:	a904      	add	r1, sp, #16
 8016e70:	4638      	mov	r0, r7
 8016e72:	f000 f879 	bl	8016f68 <_printf_i>
 8016e76:	e7ed      	b.n	8016e54 <_svfiprintf_r+0x1c0>
 8016e78:	080178dc 	.word	0x080178dc
 8016e7c:	080178e6 	.word	0x080178e6
 8016e80:	00000000 	.word	0x00000000
 8016e84:	08016bdd 	.word	0x08016bdd
 8016e88:	080178e2 	.word	0x080178e2

08016e8c <_printf_common>:
 8016e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e90:	4616      	mov	r6, r2
 8016e92:	4698      	mov	r8, r3
 8016e94:	688a      	ldr	r2, [r1, #8]
 8016e96:	690b      	ldr	r3, [r1, #16]
 8016e98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016e9c:	4293      	cmp	r3, r2
 8016e9e:	bfb8      	it	lt
 8016ea0:	4613      	movlt	r3, r2
 8016ea2:	6033      	str	r3, [r6, #0]
 8016ea4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016ea8:	4607      	mov	r7, r0
 8016eaa:	460c      	mov	r4, r1
 8016eac:	b10a      	cbz	r2, 8016eb2 <_printf_common+0x26>
 8016eae:	3301      	adds	r3, #1
 8016eb0:	6033      	str	r3, [r6, #0]
 8016eb2:	6823      	ldr	r3, [r4, #0]
 8016eb4:	0699      	lsls	r1, r3, #26
 8016eb6:	bf42      	ittt	mi
 8016eb8:	6833      	ldrmi	r3, [r6, #0]
 8016eba:	3302      	addmi	r3, #2
 8016ebc:	6033      	strmi	r3, [r6, #0]
 8016ebe:	6825      	ldr	r5, [r4, #0]
 8016ec0:	f015 0506 	ands.w	r5, r5, #6
 8016ec4:	d106      	bne.n	8016ed4 <_printf_common+0x48>
 8016ec6:	f104 0a19 	add.w	sl, r4, #25
 8016eca:	68e3      	ldr	r3, [r4, #12]
 8016ecc:	6832      	ldr	r2, [r6, #0]
 8016ece:	1a9b      	subs	r3, r3, r2
 8016ed0:	42ab      	cmp	r3, r5
 8016ed2:	dc26      	bgt.n	8016f22 <_printf_common+0x96>
 8016ed4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016ed8:	6822      	ldr	r2, [r4, #0]
 8016eda:	3b00      	subs	r3, #0
 8016edc:	bf18      	it	ne
 8016ede:	2301      	movne	r3, #1
 8016ee0:	0692      	lsls	r2, r2, #26
 8016ee2:	d42b      	bmi.n	8016f3c <_printf_common+0xb0>
 8016ee4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016ee8:	4641      	mov	r1, r8
 8016eea:	4638      	mov	r0, r7
 8016eec:	47c8      	blx	r9
 8016eee:	3001      	adds	r0, #1
 8016ef0:	d01e      	beq.n	8016f30 <_printf_common+0xa4>
 8016ef2:	6823      	ldr	r3, [r4, #0]
 8016ef4:	6922      	ldr	r2, [r4, #16]
 8016ef6:	f003 0306 	and.w	r3, r3, #6
 8016efa:	2b04      	cmp	r3, #4
 8016efc:	bf02      	ittt	eq
 8016efe:	68e5      	ldreq	r5, [r4, #12]
 8016f00:	6833      	ldreq	r3, [r6, #0]
 8016f02:	1aed      	subeq	r5, r5, r3
 8016f04:	68a3      	ldr	r3, [r4, #8]
 8016f06:	bf0c      	ite	eq
 8016f08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016f0c:	2500      	movne	r5, #0
 8016f0e:	4293      	cmp	r3, r2
 8016f10:	bfc4      	itt	gt
 8016f12:	1a9b      	subgt	r3, r3, r2
 8016f14:	18ed      	addgt	r5, r5, r3
 8016f16:	2600      	movs	r6, #0
 8016f18:	341a      	adds	r4, #26
 8016f1a:	42b5      	cmp	r5, r6
 8016f1c:	d11a      	bne.n	8016f54 <_printf_common+0xc8>
 8016f1e:	2000      	movs	r0, #0
 8016f20:	e008      	b.n	8016f34 <_printf_common+0xa8>
 8016f22:	2301      	movs	r3, #1
 8016f24:	4652      	mov	r2, sl
 8016f26:	4641      	mov	r1, r8
 8016f28:	4638      	mov	r0, r7
 8016f2a:	47c8      	blx	r9
 8016f2c:	3001      	adds	r0, #1
 8016f2e:	d103      	bne.n	8016f38 <_printf_common+0xac>
 8016f30:	f04f 30ff 	mov.w	r0, #4294967295
 8016f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f38:	3501      	adds	r5, #1
 8016f3a:	e7c6      	b.n	8016eca <_printf_common+0x3e>
 8016f3c:	18e1      	adds	r1, r4, r3
 8016f3e:	1c5a      	adds	r2, r3, #1
 8016f40:	2030      	movs	r0, #48	@ 0x30
 8016f42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016f46:	4422      	add	r2, r4
 8016f48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016f4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016f50:	3302      	adds	r3, #2
 8016f52:	e7c7      	b.n	8016ee4 <_printf_common+0x58>
 8016f54:	2301      	movs	r3, #1
 8016f56:	4622      	mov	r2, r4
 8016f58:	4641      	mov	r1, r8
 8016f5a:	4638      	mov	r0, r7
 8016f5c:	47c8      	blx	r9
 8016f5e:	3001      	adds	r0, #1
 8016f60:	d0e6      	beq.n	8016f30 <_printf_common+0xa4>
 8016f62:	3601      	adds	r6, #1
 8016f64:	e7d9      	b.n	8016f1a <_printf_common+0x8e>
	...

08016f68 <_printf_i>:
 8016f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016f6c:	7e0f      	ldrb	r7, [r1, #24]
 8016f6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016f70:	2f78      	cmp	r7, #120	@ 0x78
 8016f72:	4691      	mov	r9, r2
 8016f74:	4680      	mov	r8, r0
 8016f76:	460c      	mov	r4, r1
 8016f78:	469a      	mov	sl, r3
 8016f7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016f7e:	d807      	bhi.n	8016f90 <_printf_i+0x28>
 8016f80:	2f62      	cmp	r7, #98	@ 0x62
 8016f82:	d80a      	bhi.n	8016f9a <_printf_i+0x32>
 8016f84:	2f00      	cmp	r7, #0
 8016f86:	f000 80d1 	beq.w	801712c <_printf_i+0x1c4>
 8016f8a:	2f58      	cmp	r7, #88	@ 0x58
 8016f8c:	f000 80b8 	beq.w	8017100 <_printf_i+0x198>
 8016f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016f94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016f98:	e03a      	b.n	8017010 <_printf_i+0xa8>
 8016f9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016f9e:	2b15      	cmp	r3, #21
 8016fa0:	d8f6      	bhi.n	8016f90 <_printf_i+0x28>
 8016fa2:	a101      	add	r1, pc, #4	@ (adr r1, 8016fa8 <_printf_i+0x40>)
 8016fa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016fa8:	08017001 	.word	0x08017001
 8016fac:	08017015 	.word	0x08017015
 8016fb0:	08016f91 	.word	0x08016f91
 8016fb4:	08016f91 	.word	0x08016f91
 8016fb8:	08016f91 	.word	0x08016f91
 8016fbc:	08016f91 	.word	0x08016f91
 8016fc0:	08017015 	.word	0x08017015
 8016fc4:	08016f91 	.word	0x08016f91
 8016fc8:	08016f91 	.word	0x08016f91
 8016fcc:	08016f91 	.word	0x08016f91
 8016fd0:	08016f91 	.word	0x08016f91
 8016fd4:	08017113 	.word	0x08017113
 8016fd8:	0801703f 	.word	0x0801703f
 8016fdc:	080170cd 	.word	0x080170cd
 8016fe0:	08016f91 	.word	0x08016f91
 8016fe4:	08016f91 	.word	0x08016f91
 8016fe8:	08017135 	.word	0x08017135
 8016fec:	08016f91 	.word	0x08016f91
 8016ff0:	0801703f 	.word	0x0801703f
 8016ff4:	08016f91 	.word	0x08016f91
 8016ff8:	08016f91 	.word	0x08016f91
 8016ffc:	080170d5 	.word	0x080170d5
 8017000:	6833      	ldr	r3, [r6, #0]
 8017002:	1d1a      	adds	r2, r3, #4
 8017004:	681b      	ldr	r3, [r3, #0]
 8017006:	6032      	str	r2, [r6, #0]
 8017008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801700c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017010:	2301      	movs	r3, #1
 8017012:	e09c      	b.n	801714e <_printf_i+0x1e6>
 8017014:	6833      	ldr	r3, [r6, #0]
 8017016:	6820      	ldr	r0, [r4, #0]
 8017018:	1d19      	adds	r1, r3, #4
 801701a:	6031      	str	r1, [r6, #0]
 801701c:	0606      	lsls	r6, r0, #24
 801701e:	d501      	bpl.n	8017024 <_printf_i+0xbc>
 8017020:	681d      	ldr	r5, [r3, #0]
 8017022:	e003      	b.n	801702c <_printf_i+0xc4>
 8017024:	0645      	lsls	r5, r0, #25
 8017026:	d5fb      	bpl.n	8017020 <_printf_i+0xb8>
 8017028:	f9b3 5000 	ldrsh.w	r5, [r3]
 801702c:	2d00      	cmp	r5, #0
 801702e:	da03      	bge.n	8017038 <_printf_i+0xd0>
 8017030:	232d      	movs	r3, #45	@ 0x2d
 8017032:	426d      	negs	r5, r5
 8017034:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017038:	4858      	ldr	r0, [pc, #352]	@ (801719c <_printf_i+0x234>)
 801703a:	230a      	movs	r3, #10
 801703c:	e011      	b.n	8017062 <_printf_i+0xfa>
 801703e:	6821      	ldr	r1, [r4, #0]
 8017040:	6833      	ldr	r3, [r6, #0]
 8017042:	0608      	lsls	r0, r1, #24
 8017044:	f853 5b04 	ldr.w	r5, [r3], #4
 8017048:	d402      	bmi.n	8017050 <_printf_i+0xe8>
 801704a:	0649      	lsls	r1, r1, #25
 801704c:	bf48      	it	mi
 801704e:	b2ad      	uxthmi	r5, r5
 8017050:	2f6f      	cmp	r7, #111	@ 0x6f
 8017052:	4852      	ldr	r0, [pc, #328]	@ (801719c <_printf_i+0x234>)
 8017054:	6033      	str	r3, [r6, #0]
 8017056:	bf14      	ite	ne
 8017058:	230a      	movne	r3, #10
 801705a:	2308      	moveq	r3, #8
 801705c:	2100      	movs	r1, #0
 801705e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017062:	6866      	ldr	r6, [r4, #4]
 8017064:	60a6      	str	r6, [r4, #8]
 8017066:	2e00      	cmp	r6, #0
 8017068:	db05      	blt.n	8017076 <_printf_i+0x10e>
 801706a:	6821      	ldr	r1, [r4, #0]
 801706c:	432e      	orrs	r6, r5
 801706e:	f021 0104 	bic.w	r1, r1, #4
 8017072:	6021      	str	r1, [r4, #0]
 8017074:	d04b      	beq.n	801710e <_printf_i+0x1a6>
 8017076:	4616      	mov	r6, r2
 8017078:	fbb5 f1f3 	udiv	r1, r5, r3
 801707c:	fb03 5711 	mls	r7, r3, r1, r5
 8017080:	5dc7      	ldrb	r7, [r0, r7]
 8017082:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017086:	462f      	mov	r7, r5
 8017088:	42bb      	cmp	r3, r7
 801708a:	460d      	mov	r5, r1
 801708c:	d9f4      	bls.n	8017078 <_printf_i+0x110>
 801708e:	2b08      	cmp	r3, #8
 8017090:	d10b      	bne.n	80170aa <_printf_i+0x142>
 8017092:	6823      	ldr	r3, [r4, #0]
 8017094:	07df      	lsls	r7, r3, #31
 8017096:	d508      	bpl.n	80170aa <_printf_i+0x142>
 8017098:	6923      	ldr	r3, [r4, #16]
 801709a:	6861      	ldr	r1, [r4, #4]
 801709c:	4299      	cmp	r1, r3
 801709e:	bfde      	ittt	le
 80170a0:	2330      	movle	r3, #48	@ 0x30
 80170a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80170a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80170aa:	1b92      	subs	r2, r2, r6
 80170ac:	6122      	str	r2, [r4, #16]
 80170ae:	f8cd a000 	str.w	sl, [sp]
 80170b2:	464b      	mov	r3, r9
 80170b4:	aa03      	add	r2, sp, #12
 80170b6:	4621      	mov	r1, r4
 80170b8:	4640      	mov	r0, r8
 80170ba:	f7ff fee7 	bl	8016e8c <_printf_common>
 80170be:	3001      	adds	r0, #1
 80170c0:	d14a      	bne.n	8017158 <_printf_i+0x1f0>
 80170c2:	f04f 30ff 	mov.w	r0, #4294967295
 80170c6:	b004      	add	sp, #16
 80170c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80170cc:	6823      	ldr	r3, [r4, #0]
 80170ce:	f043 0320 	orr.w	r3, r3, #32
 80170d2:	6023      	str	r3, [r4, #0]
 80170d4:	4832      	ldr	r0, [pc, #200]	@ (80171a0 <_printf_i+0x238>)
 80170d6:	2778      	movs	r7, #120	@ 0x78
 80170d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80170dc:	6823      	ldr	r3, [r4, #0]
 80170de:	6831      	ldr	r1, [r6, #0]
 80170e0:	061f      	lsls	r7, r3, #24
 80170e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80170e6:	d402      	bmi.n	80170ee <_printf_i+0x186>
 80170e8:	065f      	lsls	r7, r3, #25
 80170ea:	bf48      	it	mi
 80170ec:	b2ad      	uxthmi	r5, r5
 80170ee:	6031      	str	r1, [r6, #0]
 80170f0:	07d9      	lsls	r1, r3, #31
 80170f2:	bf44      	itt	mi
 80170f4:	f043 0320 	orrmi.w	r3, r3, #32
 80170f8:	6023      	strmi	r3, [r4, #0]
 80170fa:	b11d      	cbz	r5, 8017104 <_printf_i+0x19c>
 80170fc:	2310      	movs	r3, #16
 80170fe:	e7ad      	b.n	801705c <_printf_i+0xf4>
 8017100:	4826      	ldr	r0, [pc, #152]	@ (801719c <_printf_i+0x234>)
 8017102:	e7e9      	b.n	80170d8 <_printf_i+0x170>
 8017104:	6823      	ldr	r3, [r4, #0]
 8017106:	f023 0320 	bic.w	r3, r3, #32
 801710a:	6023      	str	r3, [r4, #0]
 801710c:	e7f6      	b.n	80170fc <_printf_i+0x194>
 801710e:	4616      	mov	r6, r2
 8017110:	e7bd      	b.n	801708e <_printf_i+0x126>
 8017112:	6833      	ldr	r3, [r6, #0]
 8017114:	6825      	ldr	r5, [r4, #0]
 8017116:	6961      	ldr	r1, [r4, #20]
 8017118:	1d18      	adds	r0, r3, #4
 801711a:	6030      	str	r0, [r6, #0]
 801711c:	062e      	lsls	r6, r5, #24
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	d501      	bpl.n	8017126 <_printf_i+0x1be>
 8017122:	6019      	str	r1, [r3, #0]
 8017124:	e002      	b.n	801712c <_printf_i+0x1c4>
 8017126:	0668      	lsls	r0, r5, #25
 8017128:	d5fb      	bpl.n	8017122 <_printf_i+0x1ba>
 801712a:	8019      	strh	r1, [r3, #0]
 801712c:	2300      	movs	r3, #0
 801712e:	6123      	str	r3, [r4, #16]
 8017130:	4616      	mov	r6, r2
 8017132:	e7bc      	b.n	80170ae <_printf_i+0x146>
 8017134:	6833      	ldr	r3, [r6, #0]
 8017136:	1d1a      	adds	r2, r3, #4
 8017138:	6032      	str	r2, [r6, #0]
 801713a:	681e      	ldr	r6, [r3, #0]
 801713c:	6862      	ldr	r2, [r4, #4]
 801713e:	2100      	movs	r1, #0
 8017140:	4630      	mov	r0, r6
 8017142:	f7e9 f8d5 	bl	80002f0 <memchr>
 8017146:	b108      	cbz	r0, 801714c <_printf_i+0x1e4>
 8017148:	1b80      	subs	r0, r0, r6
 801714a:	6060      	str	r0, [r4, #4]
 801714c:	6863      	ldr	r3, [r4, #4]
 801714e:	6123      	str	r3, [r4, #16]
 8017150:	2300      	movs	r3, #0
 8017152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017156:	e7aa      	b.n	80170ae <_printf_i+0x146>
 8017158:	6923      	ldr	r3, [r4, #16]
 801715a:	4632      	mov	r2, r6
 801715c:	4649      	mov	r1, r9
 801715e:	4640      	mov	r0, r8
 8017160:	47d0      	blx	sl
 8017162:	3001      	adds	r0, #1
 8017164:	d0ad      	beq.n	80170c2 <_printf_i+0x15a>
 8017166:	6823      	ldr	r3, [r4, #0]
 8017168:	079b      	lsls	r3, r3, #30
 801716a:	d413      	bmi.n	8017194 <_printf_i+0x22c>
 801716c:	68e0      	ldr	r0, [r4, #12]
 801716e:	9b03      	ldr	r3, [sp, #12]
 8017170:	4298      	cmp	r0, r3
 8017172:	bfb8      	it	lt
 8017174:	4618      	movlt	r0, r3
 8017176:	e7a6      	b.n	80170c6 <_printf_i+0x15e>
 8017178:	2301      	movs	r3, #1
 801717a:	4632      	mov	r2, r6
 801717c:	4649      	mov	r1, r9
 801717e:	4640      	mov	r0, r8
 8017180:	47d0      	blx	sl
 8017182:	3001      	adds	r0, #1
 8017184:	d09d      	beq.n	80170c2 <_printf_i+0x15a>
 8017186:	3501      	adds	r5, #1
 8017188:	68e3      	ldr	r3, [r4, #12]
 801718a:	9903      	ldr	r1, [sp, #12]
 801718c:	1a5b      	subs	r3, r3, r1
 801718e:	42ab      	cmp	r3, r5
 8017190:	dcf2      	bgt.n	8017178 <_printf_i+0x210>
 8017192:	e7eb      	b.n	801716c <_printf_i+0x204>
 8017194:	2500      	movs	r5, #0
 8017196:	f104 0619 	add.w	r6, r4, #25
 801719a:	e7f5      	b.n	8017188 <_printf_i+0x220>
 801719c:	080178ed 	.word	0x080178ed
 80171a0:	080178fe 	.word	0x080178fe

080171a4 <memmove>:
 80171a4:	4288      	cmp	r0, r1
 80171a6:	b510      	push	{r4, lr}
 80171a8:	eb01 0402 	add.w	r4, r1, r2
 80171ac:	d902      	bls.n	80171b4 <memmove+0x10>
 80171ae:	4284      	cmp	r4, r0
 80171b0:	4623      	mov	r3, r4
 80171b2:	d807      	bhi.n	80171c4 <memmove+0x20>
 80171b4:	1e43      	subs	r3, r0, #1
 80171b6:	42a1      	cmp	r1, r4
 80171b8:	d008      	beq.n	80171cc <memmove+0x28>
 80171ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80171be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80171c2:	e7f8      	b.n	80171b6 <memmove+0x12>
 80171c4:	4402      	add	r2, r0
 80171c6:	4601      	mov	r1, r0
 80171c8:	428a      	cmp	r2, r1
 80171ca:	d100      	bne.n	80171ce <memmove+0x2a>
 80171cc:	bd10      	pop	{r4, pc}
 80171ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80171d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80171d6:	e7f7      	b.n	80171c8 <memmove+0x24>

080171d8 <_realloc_r>:
 80171d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80171dc:	4607      	mov	r7, r0
 80171de:	4614      	mov	r4, r2
 80171e0:	460d      	mov	r5, r1
 80171e2:	b921      	cbnz	r1, 80171ee <_realloc_r+0x16>
 80171e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80171e8:	4611      	mov	r1, r2
 80171ea:	f7ff bb99 	b.w	8016920 <_malloc_r>
 80171ee:	b92a      	cbnz	r2, 80171fc <_realloc_r+0x24>
 80171f0:	f7ff fcaa 	bl	8016b48 <_free_r>
 80171f4:	4625      	mov	r5, r4
 80171f6:	4628      	mov	r0, r5
 80171f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171fc:	f000 f81a 	bl	8017234 <_malloc_usable_size_r>
 8017200:	4284      	cmp	r4, r0
 8017202:	4606      	mov	r6, r0
 8017204:	d802      	bhi.n	801720c <_realloc_r+0x34>
 8017206:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801720a:	d8f4      	bhi.n	80171f6 <_realloc_r+0x1e>
 801720c:	4621      	mov	r1, r4
 801720e:	4638      	mov	r0, r7
 8017210:	f7ff fb86 	bl	8016920 <_malloc_r>
 8017214:	4680      	mov	r8, r0
 8017216:	b908      	cbnz	r0, 801721c <_realloc_r+0x44>
 8017218:	4645      	mov	r5, r8
 801721a:	e7ec      	b.n	80171f6 <_realloc_r+0x1e>
 801721c:	42b4      	cmp	r4, r6
 801721e:	4622      	mov	r2, r4
 8017220:	4629      	mov	r1, r5
 8017222:	bf28      	it	cs
 8017224:	4632      	movcs	r2, r6
 8017226:	f7ff fc81 	bl	8016b2c <memcpy>
 801722a:	4629      	mov	r1, r5
 801722c:	4638      	mov	r0, r7
 801722e:	f7ff fc8b 	bl	8016b48 <_free_r>
 8017232:	e7f1      	b.n	8017218 <_realloc_r+0x40>

08017234 <_malloc_usable_size_r>:
 8017234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017238:	1f18      	subs	r0, r3, #4
 801723a:	2b00      	cmp	r3, #0
 801723c:	bfbc      	itt	lt
 801723e:	580b      	ldrlt	r3, [r1, r0]
 8017240:	18c0      	addlt	r0, r0, r3
 8017242:	4770      	bx	lr

08017244 <_init>:
 8017244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017246:	bf00      	nop
 8017248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801724a:	bc08      	pop	{r3}
 801724c:	469e      	mov	lr, r3
 801724e:	4770      	bx	lr

08017250 <_fini>:
 8017250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017252:	bf00      	nop
 8017254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017256:	bc08      	pop	{r3}
 8017258:	469e      	mov	lr, r3
 801725a:	4770      	bx	lr
