// Seed: 3620321143
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3 = {id_1{id_3}};
endmodule
module module_1 #(
    parameter id_11 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  output logic [7:0] id_16;
  output logic [7:0] id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  input wire id_13;
  input wire id_12;
  inout wire _id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output uwire id_3;
  output wire id_2;
  output wire id_1;
  assign id_15[id_11] = id_8 == id_17;
  assign id_3 = 1;
  assign id_16[-1'b0] = 1 ==? id_11;
endmodule
