# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 891 \
    name Selected_A \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A \
    op interface \
    ports { Selected_A_address0 { O 3 vector } Selected_A_ce0 { O 1 bit } Selected_A_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 892 \
    name Selected_A_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_1 \
    op interface \
    ports { Selected_A_1_address0 { O 3 vector } Selected_A_1_ce0 { O 1 bit } Selected_A_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 893 \
    name Selected_A_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_2 \
    op interface \
    ports { Selected_A_2_address0 { O 3 vector } Selected_A_2_ce0 { O 1 bit } Selected_A_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name Selected_A_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_3 \
    op interface \
    ports { Selected_A_3_address0 { O 3 vector } Selected_A_3_ce0 { O 1 bit } Selected_A_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name Selected_A_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_4 \
    op interface \
    ports { Selected_A_4_address0 { O 3 vector } Selected_A_4_ce0 { O 1 bit } Selected_A_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name Selected_A_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_5 \
    op interface \
    ports { Selected_A_5_address0 { O 3 vector } Selected_A_5_ce0 { O 1 bit } Selected_A_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name Selected_A_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_6 \
    op interface \
    ports { Selected_A_6_address0 { O 3 vector } Selected_A_6_ce0 { O 1 bit } Selected_A_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name Selected_A_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_7 \
    op interface \
    ports { Selected_A_7_address0 { O 3 vector } Selected_A_7_ce0 { O 1 bit } Selected_A_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name Selected_A_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_8 \
    op interface \
    ports { Selected_A_8_address0 { O 3 vector } Selected_A_8_ce0 { O 1 bit } Selected_A_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name Selected_A_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_9 \
    op interface \
    ports { Selected_A_9_address0 { O 3 vector } Selected_A_9_ce0 { O 1 bit } Selected_A_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name Selected_A_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_10 \
    op interface \
    ports { Selected_A_10_address0 { O 3 vector } Selected_A_10_ce0 { O 1 bit } Selected_A_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name Selected_A_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_11 \
    op interface \
    ports { Selected_A_11_address0 { O 3 vector } Selected_A_11_ce0 { O 1 bit } Selected_A_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 903 \
    name Selected_A_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_12 \
    op interface \
    ports { Selected_A_12_address0 { O 3 vector } Selected_A_12_ce0 { O 1 bit } Selected_A_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 904 \
    name Selected_A_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_13 \
    op interface \
    ports { Selected_A_13_address0 { O 3 vector } Selected_A_13_ce0 { O 1 bit } Selected_A_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 905 \
    name Selected_A_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_14 \
    op interface \
    ports { Selected_A_14_address0 { O 3 vector } Selected_A_14_ce0 { O 1 bit } Selected_A_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 906 \
    name Selected_A_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_15 \
    op interface \
    ports { Selected_A_15_address0 { O 3 vector } Selected_A_15_ce0 { O 1 bit } Selected_A_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 907 \
    name Selected_A_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_16 \
    op interface \
    ports { Selected_A_16_address0 { O 3 vector } Selected_A_16_ce0 { O 1 bit } Selected_A_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 908 \
    name Selected_A_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_17 \
    op interface \
    ports { Selected_A_17_address0 { O 3 vector } Selected_A_17_ce0 { O 1 bit } Selected_A_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 909 \
    name Selected_A_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_18 \
    op interface \
    ports { Selected_A_18_address0 { O 3 vector } Selected_A_18_ce0 { O 1 bit } Selected_A_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 910 \
    name Selected_A_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_19 \
    op interface \
    ports { Selected_A_19_address0 { O 3 vector } Selected_A_19_ce0 { O 1 bit } Selected_A_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 911 \
    name Selected_A_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_20 \
    op interface \
    ports { Selected_A_20_address0 { O 3 vector } Selected_A_20_ce0 { O 1 bit } Selected_A_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 912 \
    name Selected_A_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_21 \
    op interface \
    ports { Selected_A_21_address0 { O 3 vector } Selected_A_21_ce0 { O 1 bit } Selected_A_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 913 \
    name Selected_A_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_22 \
    op interface \
    ports { Selected_A_22_address0 { O 3 vector } Selected_A_22_ce0 { O 1 bit } Selected_A_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 914 \
    name Selected_A_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_23 \
    op interface \
    ports { Selected_A_23_address0 { O 3 vector } Selected_A_23_ce0 { O 1 bit } Selected_A_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 915 \
    name Selected_A_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_24 \
    op interface \
    ports { Selected_A_24_address0 { O 3 vector } Selected_A_24_ce0 { O 1 bit } Selected_A_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 916 \
    name Selected_A_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_25 \
    op interface \
    ports { Selected_A_25_address0 { O 3 vector } Selected_A_25_ce0 { O 1 bit } Selected_A_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 917 \
    name Selected_A_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_26 \
    op interface \
    ports { Selected_A_26_address0 { O 3 vector } Selected_A_26_ce0 { O 1 bit } Selected_A_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 918 \
    name Selected_A_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_27 \
    op interface \
    ports { Selected_A_27_address0 { O 3 vector } Selected_A_27_ce0 { O 1 bit } Selected_A_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 919 \
    name Selected_A_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_28 \
    op interface \
    ports { Selected_A_28_address0 { O 3 vector } Selected_A_28_ce0 { O 1 bit } Selected_A_28_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 920 \
    name Selected_A_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_29 \
    op interface \
    ports { Selected_A_29_address0 { O 3 vector } Selected_A_29_ce0 { O 1 bit } Selected_A_29_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 921 \
    name Selected_A_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_30 \
    op interface \
    ports { Selected_A_30_address0 { O 3 vector } Selected_A_30_ce0 { O 1 bit } Selected_A_30_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 922 \
    name Selected_A_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_31 \
    op interface \
    ports { Selected_A_31_address0 { O 3 vector } Selected_A_31_ce0 { O 1 bit } Selected_A_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 923 \
    name Selected_A_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_32 \
    op interface \
    ports { Selected_A_32_address0 { O 3 vector } Selected_A_32_ce0 { O 1 bit } Selected_A_32_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 924 \
    name Selected_A_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_33 \
    op interface \
    ports { Selected_A_33_address0 { O 3 vector } Selected_A_33_ce0 { O 1 bit } Selected_A_33_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 925 \
    name Selected_A_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_34 \
    op interface \
    ports { Selected_A_34_address0 { O 3 vector } Selected_A_34_ce0 { O 1 bit } Selected_A_34_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 926 \
    name Selected_A_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_35 \
    op interface \
    ports { Selected_A_35_address0 { O 3 vector } Selected_A_35_ce0 { O 1 bit } Selected_A_35_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 927 \
    name Selected_A_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_36 \
    op interface \
    ports { Selected_A_36_address0 { O 3 vector } Selected_A_36_ce0 { O 1 bit } Selected_A_36_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 928 \
    name Selected_A_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_37 \
    op interface \
    ports { Selected_A_37_address0 { O 3 vector } Selected_A_37_ce0 { O 1 bit } Selected_A_37_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 929 \
    name Selected_A_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_38 \
    op interface \
    ports { Selected_A_38_address0 { O 3 vector } Selected_A_38_ce0 { O 1 bit } Selected_A_38_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 930 \
    name Selected_A_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_39 \
    op interface \
    ports { Selected_A_39_address0 { O 3 vector } Selected_A_39_ce0 { O 1 bit } Selected_A_39_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 931 \
    name Selected_A_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_40 \
    op interface \
    ports { Selected_A_40_address0 { O 3 vector } Selected_A_40_ce0 { O 1 bit } Selected_A_40_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 932 \
    name Selected_A_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_41 \
    op interface \
    ports { Selected_A_41_address0 { O 3 vector } Selected_A_41_ce0 { O 1 bit } Selected_A_41_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 933 \
    name Selected_A_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_42 \
    op interface \
    ports { Selected_A_42_address0 { O 3 vector } Selected_A_42_ce0 { O 1 bit } Selected_A_42_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 934 \
    name Selected_A_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_43 \
    op interface \
    ports { Selected_A_43_address0 { O 3 vector } Selected_A_43_ce0 { O 1 bit } Selected_A_43_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 935 \
    name Selected_A_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_44 \
    op interface \
    ports { Selected_A_44_address0 { O 3 vector } Selected_A_44_ce0 { O 1 bit } Selected_A_44_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 936 \
    name Selected_A_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_45 \
    op interface \
    ports { Selected_A_45_address0 { O 3 vector } Selected_A_45_ce0 { O 1 bit } Selected_A_45_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 937 \
    name Selected_A_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_46 \
    op interface \
    ports { Selected_A_46_address0 { O 3 vector } Selected_A_46_ce0 { O 1 bit } Selected_A_46_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 938 \
    name Selected_A_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_47 \
    op interface \
    ports { Selected_A_47_address0 { O 3 vector } Selected_A_47_ce0 { O 1 bit } Selected_A_47_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_47'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 939 \
    name y_local \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local \
    op interface \
    ports { y_local { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 940 \
    name y_local_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_1 \
    op interface \
    ports { y_local_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 941 \
    name y_local_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_2 \
    op interface \
    ports { y_local_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 942 \
    name y_local_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_3 \
    op interface \
    ports { y_local_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 943 \
    name y_local_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_4 \
    op interface \
    ports { y_local_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 944 \
    name y_local_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_5 \
    op interface \
    ports { y_local_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 945 \
    name y_local_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_6 \
    op interface \
    ports { y_local_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name y_local_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_7 \
    op interface \
    ports { y_local_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name y_local_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_8 \
    op interface \
    ports { y_local_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name y_local_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_9 \
    op interface \
    ports { y_local_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name y_local_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_10 \
    op interface \
    ports { y_local_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name y_local_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_11 \
    op interface \
    ports { y_local_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name y_local_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_12 \
    op interface \
    ports { y_local_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name y_local_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_13 \
    op interface \
    ports { y_local_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name y_local_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_14 \
    op interface \
    ports { y_local_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name y_local_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_15 \
    op interface \
    ports { y_local_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name y_local_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_16 \
    op interface \
    ports { y_local_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name y_local_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_17 \
    op interface \
    ports { y_local_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name y_local_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_18 \
    op interface \
    ports { y_local_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name y_local_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_19 \
    op interface \
    ports { y_local_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name y_local_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_20 \
    op interface \
    ports { y_local_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name y_local_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_21 \
    op interface \
    ports { y_local_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name y_local_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_22 \
    op interface \
    ports { y_local_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name y_local_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_23 \
    op interface \
    ports { y_local_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 963 \
    name y_local_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_24 \
    op interface \
    ports { y_local_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 964 \
    name y_local_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_25 \
    op interface \
    ports { y_local_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 965 \
    name y_local_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_26 \
    op interface \
    ports { y_local_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 966 \
    name y_local_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_27 \
    op interface \
    ports { y_local_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 967 \
    name y_local_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_28 \
    op interface \
    ports { y_local_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 968 \
    name y_local_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_29 \
    op interface \
    ports { y_local_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 969 \
    name y_local_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_30 \
    op interface \
    ports { y_local_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 970 \
    name y_local_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_31 \
    op interface \
    ports { y_local_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 971 \
    name y_local_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_32 \
    op interface \
    ports { y_local_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 972 \
    name y_local_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_33 \
    op interface \
    ports { y_local_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 973 \
    name y_local_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_34 \
    op interface \
    ports { y_local_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 974 \
    name y_local_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_35 \
    op interface \
    ports { y_local_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 975 \
    name y_local_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_36 \
    op interface \
    ports { y_local_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 976 \
    name y_local_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_37 \
    op interface \
    ports { y_local_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 977 \
    name y_local_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_38 \
    op interface \
    ports { y_local_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 978 \
    name y_local_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_39 \
    op interface \
    ports { y_local_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 979 \
    name y_local_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_40 \
    op interface \
    ports { y_local_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 980 \
    name y_local_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_41 \
    op interface \
    ports { y_local_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 981 \
    name y_local_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_42 \
    op interface \
    ports { y_local_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 982 \
    name y_local_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_43 \
    op interface \
    ports { y_local_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 983 \
    name y_local_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_44 \
    op interface \
    ports { y_local_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 984 \
    name y_local_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_45 \
    op interface \
    ports { y_local_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 985 \
    name y_local_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_46 \
    op interface \
    ports { y_local_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 986 \
    name y_local_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_local_47 \
    op interface \
    ports { y_local_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 987 \
    name b_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_out \
    op interface \
    ports { b_7_out { O 32 vector } b_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 988 \
    name b_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_out \
    op interface \
    ports { b_6_out { O 32 vector } b_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 989 \
    name b_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_out \
    op interface \
    ports { b_5_out { O 32 vector } b_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 990 \
    name b_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_out \
    op interface \
    ports { b_4_out { O 32 vector } b_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 991 \
    name b_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_out \
    op interface \
    ports { b_3_out { O 32 vector } b_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name b_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_out \
    op interface \
    ports { b_2_out { O 32 vector } b_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name b_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_out \
    op interface \
    ports { b_1_out { O 32 vector } b_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name b_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_out \
    op interface \
    ports { b_out { O 32 vector } b_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName omp_reconstruction_flow_control_loop_pipe_sequential_init_U
set CompName omp_reconstruction_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix omp_reconstruction_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


