-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ivtv_yuv_window_setup is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    itv_yuv_info_osd_x_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_osd_y_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_track_osd : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_src_x : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_src_y : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_src_w : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_dst_w : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_src_h : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_dst_h : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_interlaced_y : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_pan_y : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_dst_y : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_vis_h : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_pan_x : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_dst_x : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_vis_w : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_lace_mode : IN STD_LOGIC_VECTOR (31 downto 0);
    itv_yuv_info_old_frame_info_interlaced_uv : IN STD_LOGIC_VECTOR (31 downto 0);
    f_src_x_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_src_x_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_src_x_o_ap_vld : OUT STD_LOGIC;
    f_src_y_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_src_y_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_src_y_o_ap_vld : OUT STD_LOGIC;
    f_src_w_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_src_w_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_src_w_o_ap_vld : OUT STD_LOGIC;
    f_dst_w_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_dst_w_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_dst_w_o_ap_vld : OUT STD_LOGIC;
    f_src_h_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_src_h_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_src_h_o_ap_vld : OUT STD_LOGIC;
    f_dst_h_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_dst_h_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_dst_h_o_ap_vld : OUT STD_LOGIC;
    f_interlaced_y_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_interlaced_y_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_interlaced_y_o_ap_vld : OUT STD_LOGIC;
    f_pan_y : IN STD_LOGIC_VECTOR (31 downto 0);
    f_dst_y_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_dst_y_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_dst_y_o_ap_vld : OUT STD_LOGIC;
    f_vis_h : IN STD_LOGIC_VECTOR (31 downto 0);
    f_pan_x : IN STD_LOGIC_VECTOR (31 downto 0);
    f_dst_x_i : IN STD_LOGIC_VECTOR (31 downto 0);
    f_dst_x_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    f_dst_x_o_ap_vld : OUT STD_LOGIC;
    f_vis_w : IN STD_LOGIC_VECTOR (31 downto 0);
    f_lace_mode : IN STD_LOGIC_VECTOR (31 downto 0);
    f_interlaced_uv : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ivtv_yuv_window_setup is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ivtv_yuv_window_setup,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.523000,HLS_SYN_LAT=30,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=12,HLS_SYN_FF=2060,HLS_SYN_LUT=3914,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (39 downto 0) := "0000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (39 downto 0) := "0000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (39 downto 0) := "0000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (39 downto 0) := "0000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (39 downto 0) := "0000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (39 downto 0) := "0000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (39 downto 0) := "0001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (39 downto 0) := "0010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (39 downto 0) := "0100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal shl_ln37_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln37_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln37_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln37_fu_697_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_1_fu_705_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_1_reg_1822 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_2_fu_713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_2_reg_1828 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_3_fu_721_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_3_reg_1834 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln60_2_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_scale_reg_1861 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal osd_crop_2_fu_919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_2_reg_1872 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln68_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1877 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln68_3_fu_951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_3_reg_1883 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_3_fu_965_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_3_reg_1893 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln78_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_1899 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_scale_1_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_4_fu_977_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_4_reg_1911 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln86_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_reg_1916 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_3_fu_1008_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln86_3_reg_1922 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_5_fu_1021_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_5_reg_1927 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln96_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_reg_1933 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1939 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_10_reg_1944 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln102_1_fu_1128_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln102_1_reg_1949 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln6_reg_1954 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal trunc_ln8_reg_1959 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln9_reg_1964 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_1969 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln96_1_fu_1210_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln96_1_reg_1974 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln78_1_fu_1226_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln78_1_reg_1979 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_8_reg_1984 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal and_ln3_fu_1356_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln3_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_1994 : STD_LOGIC_VECTOR (30 downto 0);
    signal and_ln7_fu_1394_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln7_reg_1999 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_reg_2004 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_2010 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_17_fu_1426_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_17_reg_2015 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln8_fu_1436_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln8_reg_2020 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_2025 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_19_reg_2030 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_2036 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_21_fu_1484_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_21_reg_2041 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln9_fu_1494_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln9_reg_2046 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_2051 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln2_fu_1525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal and_ln6_fu_1547_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln131_1_fu_1617_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln131_2_fu_1623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln136_1_fu_1694_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln136_2_fu_1700_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_y_flag_1_phi_fu_339_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_fu_777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln52_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_y_new_1_phi_fu_352_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_h_flag_0_phi_fu_366_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln33_fu_621_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln50_fu_789_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_4_phi_fu_393_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_4_reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln55_1_fu_848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_5_phi_fu_407_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_5_reg_404 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_x_flag_2_phi_fu_422_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_x_flag_2_reg_418 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln143_2_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_1_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_2_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_3_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_4_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_5_fu_1779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_6_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_7_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln155_8_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_x_new_2_reg_435 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_y_flag_2_phi_fu_453_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_y_flag_2_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_y_new_2_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_w_flag_2_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_w_new_2_reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_dst_w_new_2_reg_513 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_h_flag_2_reg_527 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_src_h_new_2_reg_545 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_dst_h_new_2_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1_fu_1089_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln5_fu_1539_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal tmp_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_fu_575_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln31_fu_587_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln33_fu_599_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln33_fu_613_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal osd_crop_fu_637_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_649_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln31_fu_595_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln38_fu_659_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln37_fu_627_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln41_fu_673_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln41_fu_669_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln41_fu_677_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln41_fu_681_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln38_fu_663_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln41_1_fu_687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_737_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln45_1_fu_749_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln45_fu_745_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln45_1_fu_749_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal icmp_ln45_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_1_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln45_1_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal osd_crop_1_fu_796_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal osd_crop_1_fu_796_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1_fu_808_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln52_fu_818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln50_fu_785_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln55_fu_834_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln55_fu_830_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln55_fu_838_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln55_fu_842_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln60_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_2_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_3_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_1_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_901_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln75_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln72_fu_931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_fu_943_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln78_fu_959_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln93_fu_994_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln90_fu_989_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln86_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln96_fu_1015_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln104_fu_1039_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln102_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1061_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_7_fu_1071_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln102_fu_1081_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln105_fu_1045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1108_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_12_fu_1118_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln70_fu_1136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln81_fu_1154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln88_fu_1168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_fu_1186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln98_fu_1182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1200_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln80_fu_1150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1216_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln70_fu_1232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_fu_1235_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_1_fu_1247_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln71_fu_1241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln68_2_fu_1258_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln81_fu_1265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln81_fu_1268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln88_fu_1281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln88_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln86_1_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln89_fu_1289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln86_2_fu_1304_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln99_fu_1310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln99_fu_1313_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln86_fu_1300_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln96_fu_1319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln113_fu_1326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_fu_1330_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1346_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln68_fu_1254_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_fu_1274_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln122_fu_1364_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln122_fu_1368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1384_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln131_fu_1410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln133_fu_1444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln136_fu_1468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln138_fu_1502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln131_fu_1554_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln131_1_fu_1557_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln131_1_fu_1563_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln131_fu_1566_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal and_ln_fu_1518_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln131_fu_1573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln133_fu_1583_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln133_1_fu_1586_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln133_fu_1592_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln133_fu_1603_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln134_fu_1607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln133_fu_1599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln131_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln134_fu_1611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln136_fu_1631_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln136_1_fu_1634_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln136_1_fu_1640_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln136_fu_1643_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal and_ln4_fu_1532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln136_fu_1650_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln138_fu_1660_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln138_1_fu_1663_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln138_fu_1669_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln138_fu_1680_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln139_fu_1684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln138_fu_1676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln136_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_fu_1688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln143_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_1_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_2_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_3_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln143_1_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln143_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_901_ap_start : STD_LOGIC;
    signal grp_fu_901_ap_done : STD_LOGIC;
    signal grp_fu_913_ap_start : STD_LOGIC;
    signal grp_fu_913_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (39 downto 0);

    component ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1_U1 : component ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_901_ap_start,
        done => grp_fu_901_ap_done,
        din0 => grp_fu_901_p0,
        din1 => ap_phi_mux_empty_5_phi_fu_407_p6,
        ce => ap_const_logic_1,
        dout => grp_fu_901_p2);

    ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1_U2 : component ivtv_yuv_window_setup_sdiv_32ns_32ns_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_913_ap_start,
        done => grp_fu_913_ap_done,
        din0 => grp_fu_913_p0,
        din1 => select_ln37_3_fu_721_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_913_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    empty_4_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
                empty_4_reg_390 <= f_src_h_i;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
                empty_4_reg_390 <= shl_ln50_fu_789_p2;
            end if; 
        end if;
    end process;

    empty_5_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
                empty_5_reg_404 <= f_dst_h_i;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
                empty_5_reg_404 <= sext_ln55_1_fu_848_p1;
            end if; 
        end if;
    end process;

    empty_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
                empty_reg_378 <= zext_ln33_fu_621_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
                empty_reg_378 <= add_ln52_fu_822_p2;
            end if; 
        end if;
    end process;

    f_dst_h_new_2_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_dst_h_new_2_reg_560 <= ap_phi_mux_empty_5_phi_fu_407_p6;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_dst_h_new_2_reg_560 <= select_ln136_2_fu_1700_p3;
            end if; 
        end if;
    end process;

    f_dst_w_new_2_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_dst_w_new_2_reg_513 <= select_ln37_3_fu_721_p3;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_dst_w_new_2_reg_513 <= select_ln131_2_fu_1623_p3;
            end if; 
        end if;
    end process;

    f_src_h_flag_2_reg_527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_h_flag_2_reg_527 <= ap_phi_mux_f_src_h_flag_0_phi_fu_366_p6;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_h_flag_2_reg_527 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    f_src_h_new_2_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_h_new_2_reg_545 <= ap_phi_mux_empty_4_phi_fu_393_p6;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_h_new_2_reg_545 <= select_ln136_1_fu_1694_p3;
            end if; 
        end if;
    end process;

    f_src_w_flag_2_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_w_flag_2_reg_482 <= icmp_ln37_fu_643_p2;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_w_flag_2_reg_482 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    f_src_w_new_2_reg_499_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                                f_src_w_new_2_reg_499(31 downto 1) <= shl_ln37_fu_631_p2(31 downto 1);
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                                f_src_w_new_2_reg_499(31 downto 1) <= select_ln131_1_fu_1617_p3(31 downto 1);
            end if; 
        end if;
    end process;

    f_src_x_flag_2_reg_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_x_flag_2_reg_418 <= or_ln37_fu_691_p2;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_x_flag_2_reg_418 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    f_src_x_new_2_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_x_new_2_reg_435 <= select_ln37_fu_697_p3;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_x_new_2_reg_435 <= and_ln2_fu_1525_p3;
            end if; 
        end if;
    end process;

    f_src_y_flag_2_reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_y_flag_2_reg_449 <= ap_phi_mux_f_src_y_flag_1_phi_fu_339_p6;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_y_flag_2_reg_449 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    f_src_y_new_2_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then 
                f_src_y_new_2_reg_467 <= ap_phi_mux_f_src_y_new_1_phi_fu_352_p6;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((((((((((icmp_ln155_7_fu_1790_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)) or ((icmp_ln155_8_fu_1796_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_6_fu_1784_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_5_fu_1779_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_4_fu_1774_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_3_fu_1768_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_2_fu_1762_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_1_fu_1756_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0))) or ((icmp_ln155_fu_1750_p2 = ap_const_lv1_0) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (icmp_ln155_8_fu_1796_p2 = ap_const_lv1_1) and (icmp_ln155_7_fu_1790_p2 = ap_const_lv1_1) and (icmp_ln155_6_fu_1784_p2 = ap_const_lv1_1) and (icmp_ln155_5_fu_1779_p2 = ap_const_lv1_1) and (icmp_ln155_4_fu_1774_p2 = ap_const_lv1_1) and (icmp_ln155_3_fu_1768_p2 = ap_const_lv1_1) and (icmp_ln155_2_fu_1762_p2 = ap_const_lv1_1) and (icmp_ln155_1_fu_1756_p2 = ap_const_lv1_1) and (icmp_ln155_fu_1750_p2 = ap_const_lv1_1) and (or_ln143_2_fu_1744_p2 = ap_const_lv1_0)))) then 
                f_src_y_new_2_reg_467 <= and_ln6_fu_1547_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                    and_ln3_reg_1989(31 downto 1) <= and_ln3_fu_1356_p3(31 downto 1);
                    and_ln7_reg_1999(31 downto 1) <= and_ln7_fu_1394_p3(31 downto 1);
                    and_ln8_reg_2020(31 downto 2) <= and_ln8_fu_1436_p3(31 downto 2);
                    and_ln9_reg_2046(31 downto 2) <= and_ln9_fu_1494_p3(31 downto 2);
                tmp_13_reg_1994 <= select_ln68_1_fu_1247_p3(31 downto 1);
                tmp_15_reg_2004 <= add_ln113_fu_1330_p2(31 downto 31);
                tmp_16_reg_2010 <= sub_ln131_fu_1410_p2(31 downto 2);
                tmp_17_reg_2015 <= add_ln113_fu_1330_p2(31 downto 2);
                tmp_18_reg_2025 <= sub_ln133_fu_1444_p2(31 downto 2);
                tmp_19_reg_2030 <= add_ln122_fu_1368_p2(31 downto 31);
                tmp_20_reg_2036 <= sub_ln136_fu_1468_p2(31 downto 2);
                tmp_21_reg_2041 <= add_ln122_fu_1368_p2(31 downto 2);
                tmp_22_reg_2051 <= sub_ln138_fu_1502_p2(31 downto 2);
                tmp_8_reg_1984 <= select_ln86_1_fu_1294_p3(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                icmp_ln68_reg_1877 <= icmp_ln68_fu_925_p2;
                icmp_ln78_reg_1899 <= icmp_ln78_fu_971_p2;
                icmp_ln86_reg_1916 <= icmp_ln86_fu_983_p2;
                icmp_ln96_reg_1933 <= icmp_ln96_fu_1027_p2;
                osd_crop_2_reg_1872 <= osd_crop_2_fu_919_p2;
                osd_crop_3_reg_1893 <= osd_crop_3_fu_965_p2;
                osd_crop_4_reg_1911 <= osd_crop_4_fu_977_p2;
                osd_crop_5_reg_1927 <= osd_crop_5_fu_1021_p2;
                osd_scale_1_reg_1905 <= grp_fu_913_p2;
                osd_scale_reg_1861 <= grp_fu_901_p2;
                select_ln102_1_reg_1949 <= select_ln102_1_fu_1128_p3;
                select_ln68_3_reg_1883 <= select_ln68_3_fu_951_p3;
                select_ln86_3_reg_1922 <= select_ln86_3_fu_1008_p3;
                tmp_10_reg_1944 <= select_ln68_3_fu_951_p3(31 downto 1);
                tmp_5_reg_1939 <= select_ln86_3_fu_1008_p3(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                select_ln37_1_reg_1822 <= select_ln37_1_fu_705_p3;
                select_ln37_2_reg_1828 <= select_ln37_2_fu_713_p3;
                select_ln37_3_reg_1834 <= select_ln37_3_fu_721_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                select_ln78_1_reg_1979 <= select_ln78_1_fu_1226_p3;
                select_ln96_1_reg_1974 <= select_ln96_1_fu_1210_p3;
                trunc_ln6_reg_1954 <= mul_ln70_fu_1136_p2(31 downto 16);
                trunc_ln9_reg_1964 <= mul_ln88_fu_1168_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln78_reg_1899 = ap_const_lv1_1))) then
                trunc_ln8_reg_1959 <= mul_ln81_fu_1154_p2(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln96_reg_1933 = ap_const_lv1_1))) then
                trunc_ln_reg_1969 <= mul_ln99_fu_1186_p2(31 downto 16);
            end if;
        end if;
    end process;
    and_ln3_reg_1989(0) <= '0';
    and_ln7_reg_1999(0) <= '0';
    and_ln8_reg_2020(1 downto 0) <= "00";
    and_ln9_reg_2046(1 downto 0) <= "00";
    f_src_w_new_2_reg_499(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, or_ln60_2_fu_889_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_1039_p2 <= std_logic_vector(unsigned(select_ln86_fu_1000_p3) + unsigned(itv_yuv_info_osd_x_offset));
    add_ln105_fu_1045_p2 <= std_logic_vector(unsigned(select_ln68_fu_943_p3) + unsigned(itv_yuv_info_osd_y_offset));
    add_ln113_fu_1330_p2 <= std_logic_vector(unsigned(select_ln96_fu_1319_p3) + unsigned(zext_ln113_fu_1326_p1));
    add_ln122_fu_1368_p2 <= std_logic_vector(unsigned(select_ln78_fu_1274_p3) + unsigned(zext_ln122_fu_1364_p1));
    add_ln134_fu_1611_p2 <= std_logic_vector(unsigned(zext_ln134_fu_1607_p1) + unsigned(sext_ln133_fu_1599_p1));
    add_ln139_fu_1688_p2 <= std_logic_vector(unsigned(zext_ln139_fu_1684_p1) + unsigned(sext_ln138_fu_1676_p1));
    add_ln38_fu_663_p2 <= std_logic_vector(unsigned(zext_ln31_fu_595_p1) + unsigned(zext_ln38_fu_659_p1));
    add_ln41_fu_681_p2 <= std_logic_vector(signed(sext_ln41_fu_669_p1) + signed(zext_ln41_fu_677_p1));
    add_ln52_fu_822_p2 <= std_logic_vector(unsigned(zext_ln33_fu_621_p1) + unsigned(zext_ln52_fu_818_p1));
    add_ln55_fu_842_p2 <= std_logic_vector(signed(sext_ln55_fu_830_p1) + signed(zext_ln55_fu_838_p1));
    add_ln70_fu_1235_p2 <= std_logic_vector(signed(sext_ln70_fu_1232_p1) + signed(empty_reg_378));
    add_ln78_fu_959_p2 <= std_logic_vector(unsigned(select_ln68_fu_943_p3) + unsigned(select_ln68_3_fu_951_p3));
    add_ln88_fu_1284_p2 <= std_logic_vector(signed(sext_ln88_fu_1281_p1) + signed(select_ln37_1_reg_1822));
    add_ln96_fu_1015_p2 <= std_logic_vector(unsigned(select_ln86_fu_1000_p3) + unsigned(select_ln86_3_fu_1008_p3));
    and_ln1_fu_1089_p3 <= (select_ln102_fu_1081_p3 & ap_const_lv1_0);
    and_ln2_fu_1525_p3 <= (tmp_8_reg_1984 & ap_const_lv1_0);
    and_ln3_fu_1356_p3 <= (tmp_9_fu_1346_p4 & ap_const_lv1_0);
    and_ln4_fu_1532_p3 <= (select_ln78_1_reg_1979 & ap_const_lv1_0);
    and_ln5_fu_1539_p3 <= (select_ln102_1_reg_1949 & ap_const_lv1_0);
    and_ln6_fu_1547_p3 <= (tmp_13_reg_1994 & ap_const_lv1_0);
    and_ln7_fu_1394_p3 <= (tmp_14_fu_1384_p4 & ap_const_lv1_0);
    and_ln8_fu_1436_p3 <= (tmp_17_fu_1426_p4 & ap_const_lv2_0);
    and_ln9_fu_1494_p3 <= (tmp_21_fu_1484_p4 & ap_const_lv2_0);
    and_ln_fu_1518_p3 <= (select_ln96_1_reg_1974 & ap_const_lv1_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);

    ap_done_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_4_phi_fu_393_p6_assign_proc : process(ap_CS_fsm_state1, f_src_h_i, select_ln45_fu_777_p3, icmp_ln50_fu_802_p2, shl_ln50_fu_789_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_empty_4_phi_fu_393_p6 <= f_src_h_i;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_empty_4_phi_fu_393_p6 <= shl_ln50_fu_789_p2;
        else 
            ap_phi_mux_empty_4_phi_fu_393_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_empty_5_phi_fu_407_p6_assign_proc : process(ap_CS_fsm_state1, f_dst_h_i, select_ln45_fu_777_p3, icmp_ln50_fu_802_p2, sext_ln55_1_fu_848_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_empty_5_phi_fu_407_p6 <= f_dst_h_i;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_empty_5_phi_fu_407_p6 <= sext_ln55_1_fu_848_p1;
        else 
            ap_phi_mux_empty_5_phi_fu_407_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_f_src_h_flag_0_phi_fu_366_p6_assign_proc : process(ap_CS_fsm_state1, select_ln45_fu_777_p3, icmp_ln50_fu_802_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_f_src_h_flag_0_phi_fu_366_p6 <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_f_src_h_flag_0_phi_fu_366_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_f_src_h_flag_0_phi_fu_366_p6 <= "X";
        end if; 
    end process;

    ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8 <= f_src_h_flag_2_reg_527;
    ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8 <= f_src_w_flag_2_reg_482;
    ap_phi_mux_f_src_x_flag_2_phi_fu_422_p8 <= f_src_x_flag_2_reg_418;

    ap_phi_mux_f_src_y_flag_1_phi_fu_339_p6_assign_proc : process(ap_CS_fsm_state1, f_src_y_i, select_ln45_fu_777_p3, icmp_ln50_fu_802_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_f_src_y_flag_1_phi_fu_339_p6 <= f_src_y_i(31 downto 31);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_f_src_y_flag_1_phi_fu_339_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_f_src_y_flag_1_phi_fu_339_p6 <= "X";
        end if; 
    end process;

    ap_phi_mux_f_src_y_flag_2_phi_fu_453_p8 <= f_src_y_flag_2_reg_449;

    ap_phi_mux_f_src_y_new_1_phi_fu_352_p6_assign_proc : process(ap_CS_fsm_state1, select_ln45_fu_777_p3, icmp_ln50_fu_802_p2, add_ln52_fu_822_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_f_src_y_new_1_phi_fu_352_p6 <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln50_fu_802_p2 = ap_const_lv1_1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_f_src_y_new_1_phi_fu_352_p6 <= add_ln52_fu_822_p2;
        else 
            ap_phi_mux_f_src_y_new_1_phi_fu_352_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;

    f_dst_h_o_assign_proc : process(f_dst_h_i, ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8, f_dst_h_new_2_reg_560, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8 = ap_const_lv1_1))) then 
            f_dst_h_o <= f_dst_h_new_2_reg_560;
        else 
            f_dst_h_o <= f_dst_h_i;
        end if; 
    end process;


    f_dst_h_o_ap_vld_assign_proc : process(ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8 = ap_const_lv1_1))) then 
            f_dst_h_o_ap_vld <= ap_const_logic_1;
        else 
            f_dst_h_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_dst_w_o_assign_proc : process(f_dst_w_i, ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8, f_dst_w_new_2_reg_513, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8 = ap_const_lv1_1))) then 
            f_dst_w_o <= f_dst_w_new_2_reg_513;
        else 
            f_dst_w_o <= f_dst_w_i;
        end if; 
    end process;


    f_dst_w_o_ap_vld_assign_proc : process(ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8 = ap_const_lv1_1))) then 
            f_dst_w_o_ap_vld <= ap_const_logic_1;
        else 
            f_dst_w_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_dst_x_o_assign_proc : process(f_dst_x_i, ap_CS_fsm_state36, and_ln1_fu_1089_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            f_dst_x_o <= and_ln1_fu_1089_p3;
        else 
            f_dst_x_o <= f_dst_x_i;
        end if; 
    end process;


    f_dst_x_o_ap_vld_assign_proc : process(ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            f_dst_x_o_ap_vld <= ap_const_logic_1;
        else 
            f_dst_x_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_dst_y_o_assign_proc : process(f_dst_y_i, ap_CS_fsm_state39, and_ln5_fu_1539_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            f_dst_y_o <= and_ln5_fu_1539_p3;
        else 
            f_dst_y_o <= f_dst_y_i;
        end if; 
    end process;


    f_dst_y_o_ap_vld_assign_proc : process(ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            f_dst_y_o_ap_vld <= ap_const_logic_1;
        else 
            f_dst_y_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_interlaced_y_o_assign_proc : process(ap_start, ap_CS_fsm_state1, f_interlaced_y_i, select_ln45_fu_777_p3)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            f_interlaced_y_o <= ap_const_lv32_1;
        else 
            f_interlaced_y_o <= f_interlaced_y_i;
        end if; 
    end process;


    f_interlaced_y_o_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, select_ln45_fu_777_p3)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (select_ln45_fu_777_p3 = ap_const_lv1_1))) then 
            f_interlaced_y_o_ap_vld <= ap_const_logic_1;
        else 
            f_interlaced_y_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_src_h_o_assign_proc : process(f_src_h_i, ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8, f_src_h_new_2_reg_545, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8 = ap_const_lv1_1))) then 
            f_src_h_o <= f_src_h_new_2_reg_545;
        else 
            f_src_h_o <= f_src_h_i;
        end if; 
    end process;


    f_src_h_o_ap_vld_assign_proc : process(ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_h_flag_2_phi_fu_531_p8 = ap_const_lv1_1))) then 
            f_src_h_o_ap_vld <= ap_const_logic_1;
        else 
            f_src_h_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_src_w_o_assign_proc : process(f_src_w_i, ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8, f_src_w_new_2_reg_499, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8 = ap_const_lv1_1))) then 
            f_src_w_o <= f_src_w_new_2_reg_499;
        else 
            f_src_w_o <= f_src_w_i;
        end if; 
    end process;


    f_src_w_o_ap_vld_assign_proc : process(ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_w_flag_2_phi_fu_486_p8 = ap_const_lv1_1))) then 
            f_src_w_o_ap_vld <= ap_const_logic_1;
        else 
            f_src_w_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_src_x_o_assign_proc : process(f_src_x_i, ap_phi_mux_f_src_x_flag_2_phi_fu_422_p8, f_src_x_new_2_reg_435, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_x_flag_2_phi_fu_422_p8 = ap_const_lv1_1))) then 
            f_src_x_o <= f_src_x_new_2_reg_435;
        else 
            f_src_x_o <= f_src_x_i;
        end if; 
    end process;


    f_src_x_o_ap_vld_assign_proc : process(ap_phi_mux_f_src_x_flag_2_phi_fu_422_p8, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_x_flag_2_phi_fu_422_p8 = ap_const_lv1_1))) then 
            f_src_x_o_ap_vld <= ap_const_logic_1;
        else 
            f_src_x_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    f_src_y_o_assign_proc : process(f_src_y_i, ap_phi_mux_f_src_y_flag_2_phi_fu_453_p8, f_src_y_new_2_reg_467, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_y_flag_2_phi_fu_453_p8 = ap_const_lv1_1))) then 
            f_src_y_o <= f_src_y_new_2_reg_467;
        else 
            f_src_y_o <= f_src_y_i;
        end if; 
    end process;


    f_src_y_o_ap_vld_assign_proc : process(ap_phi_mux_f_src_y_flag_2_phi_fu_453_p8, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_phi_mux_f_src_y_flag_2_phi_fu_453_p8 = ap_const_lv1_1))) then 
            f_src_y_o_ap_vld <= ap_const_logic_1;
        else 
            f_src_y_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_901_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1, or_ln60_2_fu_889_p2)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_0))) then 
            grp_fu_901_ap_start <= ap_const_logic_1;
        else 
            grp_fu_901_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_901_p0 <= std_logic_vector(shift_left(unsigned(ap_phi_mux_empty_4_phi_fu_393_p6),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));

    grp_fu_913_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1, or_ln60_2_fu_889_p2)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln60_2_fu_889_p2 = ap_const_lv1_0))) then 
            grp_fu_913_ap_start <= ap_const_logic_1;
        else 
            grp_fu_913_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_913_p0 <= std_logic_vector(shift_left(unsigned(select_ln37_2_fu_713_p3),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    icmp_ln102_fu_1033_p2 <= "1" when (itv_yuv_info_track_osd = ap_const_lv32_0) else "0";
    icmp_ln131_fu_1577_p2 <= "1" when (signed(and_ln_fu_1518_p3) < signed(sext_ln131_fu_1573_p1)) else "0";
    icmp_ln136_fu_1654_p2 <= "1" when (signed(and_ln4_fu_1532_p3) < signed(sext_ln136_fu_1650_p1)) else "0";
    icmp_ln143_1_fu_1714_p2 <= "1" when (signed(select_ln136_2_fu_1700_p3) < signed(ap_const_lv32_3)) else "0";
    icmp_ln143_2_fu_1720_p2 <= "1" when (signed(select_ln131_1_fu_1617_p3) < signed(ap_const_lv32_3)) else "0";
    icmp_ln143_3_fu_1726_p2 <= "1" when (signed(select_ln136_1_fu_1694_p3) < signed(ap_const_lv32_3)) else "0";
    icmp_ln143_fu_1708_p2 <= "1" when (signed(select_ln131_2_fu_1623_p3) < signed(ap_const_lv32_3)) else "0";
    icmp_ln155_1_fu_1756_p2 <= "1" when (itv_yuv_info_old_frame_info_dst_h = select_ln136_2_fu_1700_p3) else "0";
    icmp_ln155_2_fu_1762_p2 <= "1" when (itv_yuv_info_old_frame_info_dst_y = and_ln5_fu_1539_p3) else "0";
    icmp_ln155_3_fu_1768_p2 <= "1" when (itv_yuv_info_old_frame_info_src_y = and_ln6_fu_1547_p3) else "0";
    icmp_ln155_4_fu_1774_p2 <= "1" when (itv_yuv_info_old_frame_info_pan_y = f_pan_y) else "0";
    icmp_ln155_5_fu_1779_p2 <= "1" when (itv_yuv_info_old_frame_info_vis_h = f_vis_h) else "0";
    icmp_ln155_6_fu_1784_p2 <= "1" when (itv_yuv_info_old_frame_info_lace_mode = f_lace_mode) else "0";
    icmp_ln155_7_fu_1790_p2 <= "1" when (itv_yuv_info_old_frame_info_interlaced_y = f_interlaced_y_i) else "0";
    icmp_ln155_8_fu_1796_p2 <= "1" when (itv_yuv_info_old_frame_info_interlaced_uv = f_interlaced_uv) else "0";
    icmp_ln155_fu_1750_p2 <= "1" when (itv_yuv_info_old_frame_info_src_h = select_ln136_1_fu_1694_p3) else "0";
    icmp_ln37_fu_643_p2 <= "1" when (signed(osd_crop_fu_637_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_1_fu_765_p2 <= "1" when (signed(sext_ln45_1_fu_749_p1) < signed(sext_ln45_fu_745_p1)) else "0";
    icmp_ln45_fu_753_p2 <= "1" when (signed(sext_ln45_fu_745_p1) < signed(sext_ln45_1_fu_749_p1)) else "0";
    icmp_ln50_fu_802_p2 <= "1" when (signed(osd_crop_1_fu_796_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln60_1_fu_859_p2 <= "1" when (signed(ap_phi_mux_empty_5_phi_fu_407_p6) < signed(ap_const_lv32_3)) else "0";
    icmp_ln60_2_fu_865_p2 <= "1" when (signed(select_ln37_2_fu_713_p3) < signed(ap_const_lv32_3)) else "0";
    icmp_ln60_3_fu_871_p2 <= "1" when (signed(ap_phi_mux_empty_4_phi_fu_393_p6) < signed(ap_const_lv32_3)) else "0";
    icmp_ln60_fu_853_p2 <= "1" when (signed(select_ln37_3_fu_721_p3) < signed(ap_const_lv32_3)) else "0";
    icmp_ln68_fu_925_p2 <= "1" when (signed(osd_crop_2_fu_919_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln78_fu_971_p2 <= "1" when (signed(osd_crop_3_fu_965_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln86_fu_983_p2 <= "1" when (signed(osd_crop_4_fu_977_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln96_fu_1027_p2 <= "1" when (signed(osd_crop_5_fu_1021_p2) > signed(ap_const_lv32_0)) else "0";
    lshr_ln1_fu_808_p4 <= osd_crop_1_fu_796_p2(31 downto 1);
    lshr_ln_fu_649_p4 <= osd_crop_fu_637_p2(31 downto 1);
    mul_ln70_fu_1136_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(osd_crop_2_reg_1872) * signed(osd_scale_reg_1861))), 32));
    mul_ln81_fu_1154_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(osd_crop_3_reg_1893) * signed(osd_scale_reg_1861))), 32));
    mul_ln88_fu_1168_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(osd_crop_4_reg_1911) * signed(osd_scale_1_reg_1905))), 32));
    mul_ln99_fu_1186_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(osd_crop_5_reg_1927) * signed(osd_scale_1_reg_1905))), 32));
    or_ln143_1_fu_1738_p2 <= (icmp_ln143_3_fu_1726_p2 or icmp_ln143_2_fu_1720_p2);
    or_ln143_2_fu_1744_p2 <= (or_ln143_fu_1732_p2 or or_ln143_1_fu_1738_p2);
    or_ln143_fu_1732_p2 <= (icmp_ln143_fu_1708_p2 or icmp_ln143_1_fu_1714_p2);
    or_ln37_fu_691_p2 <= (tmp_fu_579_p3 or icmp_ln37_fu_643_p2);
    or_ln60_1_fu_883_p2 <= (icmp_ln60_3_fu_871_p2 or icmp_ln60_2_fu_865_p2);
    or_ln60_2_fu_889_p2 <= (or_ln60_fu_877_p2 or or_ln60_1_fu_883_p2);
    or_ln60_fu_877_p2 <= (icmp_ln60_fu_853_p2 or icmp_ln60_1_fu_859_p2);
    osd_crop_1_fu_796_p0 <= f_src_h_i;
    osd_crop_1_fu_796_p2 <= std_logic_vector(signed(osd_crop_1_fu_796_p0) - signed(shl_ln50_fu_789_p2));
    osd_crop_2_fu_919_p2 <= std_logic_vector(unsigned(f_pan_y) - unsigned(f_dst_y_i));
    osd_crop_3_fu_965_p2 <= std_logic_vector(unsigned(add_ln78_fu_959_p2) - unsigned(f_vis_h));
    osd_crop_4_fu_977_p2 <= std_logic_vector(unsigned(f_pan_x) - unsigned(f_dst_x_i));
    osd_crop_5_fu_1021_p2 <= std_logic_vector(unsigned(add_ln96_fu_1015_p2) - unsigned(f_vis_w));
    osd_crop_fu_637_p2 <= std_logic_vector(unsigned(f_src_w_i) - unsigned(shl_ln37_fu_631_p2));
    select_ln102_1_fu_1128_p3 <= 
        tmp_11_fu_1108_p4 when (icmp_ln102_fu_1033_p2(0) = '1') else 
        tmp_12_fu_1118_p4;
    select_ln102_fu_1081_p3 <= 
        tmp_6_fu_1061_p4 when (icmp_ln102_fu_1033_p2(0) = '1') else 
        tmp_7_fu_1071_p4;
    select_ln131_1_fu_1617_p3 <= 
        and_ln8_reg_2020 when (icmp_ln131_fu_1577_p2(0) = '1') else 
        and_ln3_reg_1989;
    select_ln131_2_fu_1623_p3 <= 
        add_ln134_fu_1611_p2 when (icmp_ln131_fu_1577_p2(0) = '1') else 
        and_ln_fu_1518_p3;
    select_ln131_fu_1566_p3 <= 
        sub_ln131_1_fu_1557_p2 when (tmp_15_reg_2004(0) = '1') else 
        zext_ln131_1_fu_1563_p1;
    select_ln133_fu_1592_p3 <= 
        sub_ln133_1_fu_1586_p2 when (tmp_15_reg_2004(0) = '1') else 
        zext_ln131_1_fu_1563_p1;
    select_ln136_1_fu_1694_p3 <= 
        and_ln9_reg_2046 when (icmp_ln136_fu_1654_p2(0) = '1') else 
        and_ln7_reg_1999;
    select_ln136_2_fu_1700_p3 <= 
        add_ln139_fu_1688_p2 when (icmp_ln136_fu_1654_p2(0) = '1') else 
        and_ln4_fu_1532_p3;
    select_ln136_fu_1643_p3 <= 
        sub_ln136_1_fu_1634_p2 when (tmp_19_reg_2030(0) = '1') else 
        zext_ln136_1_fu_1640_p1;
    select_ln138_fu_1669_p3 <= 
        sub_ln138_1_fu_1663_p2 when (tmp_19_reg_2030(0) = '1') else 
        zext_ln136_1_fu_1640_p1;
    select_ln31_fu_587_p3 <= 
        ap_const_lv31_0 when (tmp_fu_579_p3(0) = '1') else 
        trunc_ln31_fu_575_p1;
    select_ln33_fu_613_p3 <= 
        ap_const_lv31_0 when (tmp_1_fu_603_p3(0) = '1') else 
        trunc_ln33_fu_599_p1;
    select_ln37_1_fu_705_p3 <= 
        add_ln38_fu_663_p2 when (icmp_ln37_fu_643_p2(0) = '1') else 
        zext_ln31_fu_595_p1;
    select_ln37_2_fu_713_p3 <= 
        shl_ln37_fu_631_p2 when (icmp_ln37_fu_643_p2(0) = '1') else 
        f_src_w_i;
    select_ln37_3_fu_721_p3 <= 
        sext_ln41_1_fu_687_p1 when (icmp_ln37_fu_643_p2(0) = '1') else 
        f_dst_w_i;
    select_ln37_fu_697_p3 <= 
        add_ln38_fu_663_p2 when (icmp_ln37_fu_643_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln45_fu_777_p3 <= 
        xor_ln45_fu_759_p2 when (tmp_2_fu_729_p3(0) = '1') else 
        xor_ln45_1_fu_771_p2;
    select_ln68_1_fu_1247_p3 <= 
        add_ln70_fu_1235_p2 when (icmp_ln68_reg_1877(0) = '1') else 
        empty_reg_378;
    select_ln68_2_fu_1258_p3 <= 
        sub_ln71_fu_1241_p2 when (icmp_ln68_reg_1877(0) = '1') else 
        empty_4_reg_390;
    select_ln68_3_fu_951_p3 <= 
        sub_ln72_fu_931_p2 when (icmp_ln68_fu_925_p2(0) = '1') else 
        empty_5_reg_404;
    select_ln68_fu_943_p3 <= 
        ap_const_lv32_0 when (icmp_ln68_fu_925_p2(0) = '1') else 
        sub_ln75_fu_937_p2;
    select_ln78_1_fu_1226_p3 <= 
        tmp_s_fu_1216_p4 when (icmp_ln78_reg_1899(0) = '1') else 
        tmp_10_reg_1944;
    select_ln78_fu_1274_p3 <= 
        sub_ln81_fu_1268_p2 when (icmp_ln78_reg_1899(0) = '1') else 
        select_ln68_2_fu_1258_p3;
    select_ln86_1_fu_1294_p3 <= 
        add_ln88_fu_1284_p2 when (icmp_ln86_reg_1916(0) = '1') else 
        select_ln37_1_reg_1822;
    select_ln86_2_fu_1304_p3 <= 
        sub_ln89_fu_1289_p2 when (icmp_ln86_reg_1916(0) = '1') else 
        select_ln37_2_reg_1828;
    select_ln86_3_fu_1008_p3 <= 
        sub_ln90_fu_989_p2 when (icmp_ln86_fu_983_p2(0) = '1') else 
        select_ln37_3_reg_1834;
    select_ln86_fu_1000_p3 <= 
        ap_const_lv32_0 when (icmp_ln86_fu_983_p2(0) = '1') else 
        sub_ln93_fu_994_p2;
    select_ln96_1_fu_1210_p3 <= 
        tmp_4_fu_1200_p4 when (icmp_ln96_reg_1933(0) = '1') else 
        tmp_5_reg_1939;
    select_ln96_fu_1319_p3 <= 
        sub_ln99_fu_1313_p2 when (icmp_ln96_reg_1933(0) = '1') else 
        select_ln86_2_fu_1304_p3;
        sext_ln131_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln131_fu_1566_p3),32));

        sext_ln133_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln133_fu_1592_p3),32));

        sext_ln136_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln136_fu_1643_p3),32));

        sext_ln138_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln138_fu_1669_p3),32));

        sext_ln41_1_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln41_fu_681_p2),32));

        sext_ln41_fu_669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln37_fu_627_p1),31));

    sext_ln45_1_fu_749_p0 <= f_src_h_i;
        sext_ln45_1_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln45_1_fu_749_p0),35));

        sext_ln45_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_737_p3),35));

        sext_ln55_1_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln55_fu_842_p2),32));

        sext_ln55_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln50_fu_785_p1),31));

        sext_ln70_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_reg_1954),32));

        sext_ln81_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_reg_1959),32));

        sext_ln88_fu_1281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_reg_1964),32));

        sext_ln99_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_1969),32));

    shl_ln37_fu_631_p2 <= std_logic_vector(shift_left(unsigned(f_dst_w_i),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln50_fu_789_p2 <= std_logic_vector(shift_left(unsigned(f_dst_h_i),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    sub_ln131_1_fu_1557_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln131_fu_1554_p1));
    sub_ln131_fu_1410_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(and_ln3_fu_1356_p3));
    sub_ln133_1_fu_1586_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln133_fu_1583_p1));
    sub_ln133_fu_1444_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(and_ln8_fu_1436_p3));
    sub_ln136_1_fu_1634_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln136_fu_1631_p1));
    sub_ln136_fu_1468_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(and_ln7_fu_1394_p3));
    sub_ln138_1_fu_1663_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln138_fu_1660_p1));
    sub_ln138_fu_1502_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(and_ln9_fu_1494_p3));
    sub_ln71_fu_1241_p2 <= std_logic_vector(unsigned(empty_4_reg_390) - unsigned(sext_ln70_fu_1232_p1));
    sub_ln72_fu_931_p2 <= std_logic_vector(unsigned(empty_5_reg_404) - unsigned(osd_crop_2_fu_919_p2));
    sub_ln75_fu_937_p2 <= std_logic_vector(unsigned(f_dst_y_i) - unsigned(f_pan_y));
    sub_ln80_fu_1150_p2 <= std_logic_vector(unsigned(select_ln68_3_reg_1883) - unsigned(osd_crop_3_reg_1893));
    sub_ln81_fu_1268_p2 <= std_logic_vector(unsigned(select_ln68_2_fu_1258_p3) - unsigned(sext_ln81_fu_1265_p1));
    sub_ln89_fu_1289_p2 <= std_logic_vector(unsigned(select_ln37_2_reg_1828) - unsigned(sext_ln88_fu_1281_p1));
    sub_ln90_fu_989_p2 <= std_logic_vector(unsigned(select_ln37_3_reg_1834) - unsigned(osd_crop_4_fu_977_p2));
    sub_ln93_fu_994_p2 <= std_logic_vector(unsigned(f_dst_x_i) - unsigned(f_pan_x));
    sub_ln98_fu_1182_p2 <= std_logic_vector(unsigned(select_ln86_3_reg_1922) - unsigned(osd_crop_5_reg_1927));
    sub_ln99_fu_1313_p2 <= std_logic_vector(unsigned(select_ln86_2_fu_1304_p3) - unsigned(sext_ln99_fu_1310_p1));
    tmp_11_fu_1108_p4 <= select_ln68_fu_943_p3(31 downto 1);
    tmp_12_fu_1118_p4 <= add_ln105_fu_1045_p2(31 downto 1);
    tmp_14_fu_1384_p4 <= add_ln122_fu_1368_p2(31 downto 1);
    tmp_17_fu_1426_p4 <= add_ln113_fu_1330_p2(31 downto 2);
    tmp_1_fu_603_p3 <= f_src_y_i(31 downto 31);
    tmp_21_fu_1484_p4 <= add_ln122_fu_1368_p2(31 downto 2);
    tmp_2_fu_729_p3 <= f_dst_h_i(31 downto 31);
    tmp_3_fu_737_p3 <= (f_dst_h_i & ap_const_lv1_0);
    tmp_4_fu_1200_p4 <= sub_ln98_fu_1182_p2(31 downto 1);
    tmp_6_fu_1061_p4 <= select_ln86_fu_1000_p3(31 downto 1);
    tmp_7_fu_1071_p4 <= add_ln104_fu_1039_p2(31 downto 1);
    tmp_9_fu_1346_p4 <= add_ln113_fu_1330_p2(31 downto 1);
    tmp_fu_579_p3 <= f_src_x_i(31 downto 31);
    tmp_s_fu_1216_p4 <= sub_ln80_fu_1150_p2(31 downto 1);
    trunc_ln133_fu_1603_p1 <= select_ln133_fu_1592_p3(1 - 1 downto 0);
    trunc_ln138_fu_1680_p1 <= select_ln138_fu_1669_p3(1 - 1 downto 0);
    trunc_ln31_fu_575_p1 <= f_src_x_i(31 - 1 downto 0);
    trunc_ln33_fu_599_p1 <= f_src_y_i(31 - 1 downto 0);
    trunc_ln37_fu_627_p1 <= f_dst_w_i(30 - 1 downto 0);
    trunc_ln41_fu_673_p1 <= f_dst_w_i(1 - 1 downto 0);
    trunc_ln50_fu_785_p1 <= f_dst_h_i(30 - 1 downto 0);
    trunc_ln55_fu_834_p1 <= f_dst_h_i(1 - 1 downto 0);
    trunc_ln68_fu_1254_p1 <= select_ln68_1_fu_1247_p3(1 - 1 downto 0);
    trunc_ln86_fu_1300_p1 <= select_ln86_1_fu_1294_p3(1 - 1 downto 0);
    xor_ln45_1_fu_771_p2 <= (icmp_ln45_1_fu_765_p2 xor ap_const_lv1_1);
    xor_ln45_fu_759_p2 <= (icmp_ln45_fu_753_p2 xor ap_const_lv1_1);
    zext_ln113_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln86_fu_1300_p1),32));
    zext_ln122_fu_1364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln68_fu_1254_p1),32));
    zext_ln131_1_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_2015),31));
    zext_ln131_fu_1554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_2010),31));
    zext_ln133_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_2025),31));
    zext_ln134_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln133_fu_1603_p1),32));
    zext_ln136_1_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_2041),31));
    zext_ln136_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_reg_2036),31));
    zext_ln138_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_2051),31));
    zext_ln139_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln138_fu_1680_p1),32));
    zext_ln31_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln31_fu_587_p3),32));
    zext_ln33_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln33_fu_613_p3),32));
    zext_ln38_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_649_p4),32));
    zext_ln41_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln41_fu_673_p1),31));
    zext_ln52_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_808_p4),32));
    zext_ln55_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln55_fu_834_p1),31));
end behav;
