// Seed: 4060575684
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3
);
  tri1 id_5;
  if (1'b0 - 1) begin : LABEL_0
    assign id_5 = 1;
    wire id_6;
    wire id_7;
  end
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input supply1 id_0
    , id_7,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5
);
  always #1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
