# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 13 2021 15:22:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED0
			6.2.2::Path details for port: LED1
			6.2.3::Path details for port: LED2
			6.2.4::Path details for port: LED3
			6.2.5::Path details for port: LED4
			6.2.6::Path details for port: LED5
			6.2.7::Path details for port: LED6
			6.2.8::Path details for port: LED7
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED0
			6.5.2::Path details for port: LED1
			6.5.3::Path details for port: LED2
			6.5.4::Path details for port: LED3
			6.5.5::Path details for port: LED4
			6.5.6::Path details for port: LED5
			6.5.7::Path details for port: LED6
			6.5.8::Path details for port: LED7
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 135.66 MHz  | Target: 118.91 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        8410             1039        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED0       CLK         9436          top|CLK:R              
LED1       CLK         8679          top|CLK:R              
LED2       CLK         9086          top|CLK:R              
LED3       CLK         8819          top|CLK:R              
LED4       CLK         9135          top|CLK:R              
LED5       CLK         8679          top|CLK:R              
LED6       CLK         8847          top|CLK:R              
LED7       CLK         8995          top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED0       CLK         9136                  top|CLK:R              
LED1       CLK         8337                  top|CLK:R              
LED2       CLK         8765                  top|CLK:R              
LED3       CLK         8519                  top|CLK:R              
LED4       CLK         8821                  top|CLK:R              
LED5       CLK         8337                  top|CLK:R              
LED6       CLK         8533                  top|CLK:R              
LED7       CLK         8687                  top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 135.66 MHz | Target: 118.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_7_LC_2_8_5/sr
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 1039p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6628
---------------------------------------   ---- 
End-of-path arrival time (ps)             9629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__290/I                                Odrv4                          0              8282   1039  RISE       1
I__290/O                                Odrv4                        351              8633   1039  RISE       1
I__292/I                                Span4Mux_s2_h                  0              8633   1039  RISE       1
I__292/O                                Span4Mux_s2_h                203              8837   1039  RISE       1
I__294/I                                LocalMux                       0              8837   1039  RISE       1
I__294/O                                LocalMux                     330              9166   1039  RISE       1
I__296/I                                SRMux                          0              9166   1039  RISE       1
I__296/O                                SRMux                        463              9629   1039  RISE       1
BIT_7_LC_2_8_5/sr                       LogicCell40_SEQ_MODE_1000      0              9629   1039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_7_LC_2_8_5/sr
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 1039p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6628
---------------------------------------   ---- 
End-of-path arrival time (ps)             9629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__290/I                                Odrv4                          0              8282   1039  RISE       1
I__290/O                                Odrv4                        351              8633   1039  RISE       1
I__292/I                                Span4Mux_s2_h                  0              8633   1039  RISE       1
I__292/O                                Span4Mux_s2_h                203              8837   1039  RISE       1
I__294/I                                LocalMux                       0              8837   1039  RISE       1
I__294/O                                LocalMux                     330              9166   1039  RISE       1
I__296/I                                SRMux                          0              9166   1039  RISE       1
I__296/O                                SRMux                        463              9629   1039  RISE       1
BIT_7_LC_2_8_5/sr                       LogicCell40_SEQ_MODE_1000      0              9629   1039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: LED0
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED0
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9436


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6435
---------------------------- ------
Clock To Out Delay             9436

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_0_LC_1_7_1/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__160/I                        Odrv4                      0      3001               RISE  1       
I__160/O                        Odrv4                      351    3352               RISE  1       
I__163/I                        Span4Mux_h                 0      3352               RISE  1       
I__163/O                        Span4Mux_h                 302    3654               RISE  1       
I__165/I                        Span4Mux_v                 0      3654               RISE  1       
I__165/O                        Span4Mux_v                 351    4004               RISE  1       
I__166/I                        Span4Mux_s2_v              0      4004               RISE  1       
I__166/O                        Span4Mux_s2_v              252    4257               RISE  1       
I__167/I                        LocalMux                   0      4257               RISE  1       
I__167/O                        LocalMux                   330    4586               RISE  1       
I__168/I                        IoInMux                    0      4586               RISE  1       
I__168/O                        IoInMux                    259    4846               RISE  1       
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4846               RISE  1       
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7083               FALL  1       
LED0_obuf_iopad/DIN             IO_PAD                     0      7083               FALL  1       
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9436               FALL  1       
LED0                            top                        0      9436               FALL  1       

6.2.2::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8679


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5678
---------------------------- ------
Clock To Out Delay             8679

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_1_LC_1_7_3/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__378/I                        Odrv4                      0      3001               RISE  1       
I__378/O                        Odrv4                      351    3352               RISE  1       
I__381/I                        Span4Mux_s0_h              0      3352               RISE  1       
I__381/O                        Span4Mux_s0_h              147    3499               RISE  1       
I__383/I                        LocalMux                   0      3499               RISE  1       
I__383/O                        LocalMux                   330    3829               RISE  1       
I__385/I                        IoInMux                    0      3829               RISE  1       
I__385/O                        IoInMux                    259    4088               RISE  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               RISE  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6326               FALL  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      6326               FALL  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8679               FALL  1       
LED1                            top                        0      8679               FALL  1       

6.2.3::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9086


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6085
---------------------------- ------
Clock To Out Delay             9086

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_2_LC_1_7_4/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__145/I                        Odrv4                      0      3001               RISE  1       
I__145/O                        Odrv4                      351    3352               RISE  1       
I__148/I                        Span4Mux_h                 0      3352               RISE  1       
I__148/O                        Span4Mux_h                 302    3654               RISE  1       
I__151/I                        Span4Mux_s2_v              0      3654               RISE  1       
I__151/O                        Span4Mux_s2_v              252    3906               RISE  1       
I__153/I                        LocalMux                   0      3906               RISE  1       
I__153/O                        LocalMux                   330    4236               RISE  1       
I__154/I                        IoInMux                    0      4236               RISE  1       
I__154/O                        IoInMux                    259    4495               RISE  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4495               RISE  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6733               FALL  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      6733               FALL  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9086               FALL  1       
LED2                            top                        0      9086               FALL  1       

6.2.4::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_3_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__135/I                        Odrv4                      0      3001               RISE  1       
I__135/O                        Odrv4                      351    3352               RISE  1       
I__138/I                        IoSpan4Mux                 0      3352               RISE  1       
I__138/O                        IoSpan4Mux                 288    3640               RISE  1       
I__140/I                        LocalMux                   0      3640               RISE  1       
I__140/O                        LocalMux                   330    3969               RISE  1       
I__141/I                        IoInMux                    0      3969               RISE  1       
I__141/O                        IoInMux                    259    4229               RISE  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      6466               FALL  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
LED3                            top                        0      8819               FALL  1       

6.2.5::Path details for port: LED4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED4
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9135


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6134
---------------------------- ------
Clock To Out Delay             9135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_4_LC_1_7_6/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__123/I                        Odrv4                      0      3001               RISE  1       
I__123/O                        Odrv4                      351    3352               RISE  1       
I__126/I                        Span4Mux_v                 0      3352               RISE  1       
I__126/O                        Span4Mux_v                 351    3703               RISE  1       
I__128/I                        Span4Mux_s2_v              0      3703               RISE  1       
I__128/O                        Span4Mux_s2_v              252    3955               RISE  1       
I__129/I                        LocalMux                   0      3955               RISE  1       
I__129/O                        LocalMux                   330    4285               RISE  1       
I__130/I                        IoInMux                    0      4285               RISE  1       
I__130/O                        IoInMux                    259    4544               RISE  1       
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4544               RISE  1       
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6782               FALL  1       
LED4_obuf_iopad/DIN             IO_PAD                     0      6782               FALL  1       
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9135               FALL  1       
LED4                            top                        0      9135               FALL  1       

6.2.6::Path details for port: LED5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED5
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8679


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5678
---------------------------- ------
Clock To Out Delay             8679

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_5_LC_1_7_7/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__110/I                        Odrv4                      0      3001               RISE  1       
I__110/O                        Odrv4                      351    3352               RISE  1       
I__113/I                        Span4Mux_s0_h              0      3352               RISE  1       
I__113/O                        Span4Mux_s0_h              147    3499               RISE  1       
I__116/I                        LocalMux                   0      3499               RISE  1       
I__116/O                        LocalMux                   330    3829               RISE  1       
I__118/I                        IoInMux                    0      3829               RISE  1       
I__118/O                        IoInMux                    259    4088               RISE  1       
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               RISE  1       
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6326               FALL  1       
LED5_obuf_iopad/DIN             IO_PAD                     0      6326               FALL  1       
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8679               FALL  1       
LED5                            top                        0      8679               FALL  1       

6.2.7::Path details for port: LED6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED6
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8847


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5846
---------------------------- ------
Clock To Out Delay             8847

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__475/I                                          ClkMux                     0      2153               RISE  1       
I__475/O                                          ClkMux                     309    2461               RISE  1       
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_6_LC_2_8_3/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__332/I                        Odrv4                      0      3001               RISE  1       
I__332/O                        Odrv4                      351    3352               RISE  1       
I__335/I                        Span4Mux_s3_v              0      3352               RISE  1       
I__335/O                        Span4Mux_s3_v              316    3668               RISE  1       
I__337/I                        LocalMux                   0      3668               RISE  1       
I__337/O                        LocalMux                   330    3997               RISE  1       
I__338/I                        IoInMux                    0      3997               RISE  1       
I__338/O                        IoInMux                    259    4257               RISE  1       
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4257               RISE  1       
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6494               FALL  1       
LED6_obuf_iopad/DIN             IO_PAD                     0      6494               FALL  1       
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8847               FALL  1       
LED6                            top                        0      8847               FALL  1       

6.2.8::Path details for port: LED7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED7
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8995


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5994
---------------------------- ------
Clock To Out Delay             8995

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__475/I                                          ClkMux                     0      2153               RISE  1       
I__475/O                                          ClkMux                     309    2461               RISE  1       
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_7_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               RISE  3       
I__297/I                        Odrv4                      0      3001               RISE  1       
I__297/O                        Odrv4                      351    3352               RISE  1       
I__300/I                        Span4Mux_s1_h              0      3352               RISE  1       
I__300/O                        Span4Mux_s1_h              175    3527               RISE  1       
I__303/I                        IoSpan4Mux                 0      3527               RISE  1       
I__303/O                        IoSpan4Mux                 288    3815               RISE  1       
I__305/I                        LocalMux                   0      3815               RISE  1       
I__305/O                        LocalMux                   330    4145               RISE  1       
I__306/I                        IoInMux                    0      4145               RISE  1       
I__306/O                        IoInMux                    259    4404               RISE  1       
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4404               RISE  1       
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6641               FALL  1       
LED7_obuf_iopad/DIN             IO_PAD                     0      6641               FALL  1       
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8995               FALL  1       
LED7                            top                        0      8995               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED0      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED0
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 9136


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6135
---------------------------- ------
Clock To Out Delay             9136

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_0_LC_1_7_1/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__160/I                        Odrv4                      0      3001               FALL  1       
I__160/O                        Odrv4                      372    3373               FALL  1       
I__163/I                        Span4Mux_h                 0      3373               FALL  1       
I__163/O                        Span4Mux_h                 316    3689               FALL  1       
I__165/I                        Span4Mux_v                 0      3689               FALL  1       
I__165/O                        Span4Mux_v                 372    4060               FALL  1       
I__166/I                        Span4Mux_s2_v              0      4060               FALL  1       
I__166/O                        Span4Mux_s2_v              252    4313               FALL  1       
I__167/I                        LocalMux                   0      4313               FALL  1       
I__167/O                        LocalMux                   309    4621               FALL  1       
I__168/I                        IoInMux                    0      4621               FALL  1       
I__168/O                        IoInMux                    217    4839               FALL  1       
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4839               FALL  1       
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6845               RISE  1       
LED0_obuf_iopad/DIN             IO_PAD                     0      6845               RISE  1       
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9136               RISE  1       
LED0                            top                        0      9136               RISE  1       

6.5.2::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8337


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5336
---------------------------- ------
Clock To Out Delay             8337

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_1_LC_1_7_3/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__378/I                        Odrv4                      0      3001               FALL  1       
I__378/O                        Odrv4                      372    3373               FALL  1       
I__381/I                        Span4Mux_s0_h              0      3373               FALL  1       
I__381/O                        Span4Mux_s0_h              140    3513               FALL  1       
I__383/I                        LocalMux                   0      3513               FALL  1       
I__383/O                        LocalMux                   309    3822               FALL  1       
I__385/I                        IoInMux                    0      3822               FALL  1       
I__385/O                        IoInMux                    217    4039               FALL  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4039               FALL  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6045               RISE  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      6045               RISE  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8337               RISE  1       
LED1                            top                        0      8337               RISE  1       

6.5.3::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8765


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5764
---------------------------- ------
Clock To Out Delay             8765

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_2_LC_1_7_4/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__145/I                        Odrv4                      0      3001               FALL  1       
I__145/O                        Odrv4                      372    3373               FALL  1       
I__148/I                        Span4Mux_h                 0      3373               FALL  1       
I__148/O                        Span4Mux_h                 316    3689               FALL  1       
I__151/I                        Span4Mux_s2_v              0      3689               FALL  1       
I__151/O                        Span4Mux_s2_v              252    3941               FALL  1       
I__153/I                        LocalMux                   0      3941               FALL  1       
I__153/O                        LocalMux                   309    4250               FALL  1       
I__154/I                        IoInMux                    0      4250               FALL  1       
I__154/O                        IoInMux                    217    4467               FALL  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4467               FALL  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6473               RISE  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      6473               RISE  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8765               RISE  1       
LED2                            top                        0      8765               RISE  1       

6.5.4::Path details for port: LED3      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED3
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_3_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__135/I                        Odrv4                      0      3001               FALL  1       
I__135/O                        Odrv4                      372    3373               FALL  1       
I__138/I                        IoSpan4Mux                 0      3373               FALL  1       
I__138/O                        IoSpan4Mux                 323    3696               FALL  1       
I__140/I                        LocalMux                   0      3696               FALL  1       
I__140/O                        LocalMux                   309    4004               FALL  1       
I__141/I                        IoInMux                    0      4004               FALL  1       
I__141/O                        IoInMux                    217    4222               FALL  1       
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
LED3_obuf_iopad/DIN             IO_PAD                     0      6228               RISE  1       
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
LED3                            top                        0      8519               RISE  1       

6.5.5::Path details for port: LED4      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED4
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8821


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5820
---------------------------- ------
Clock To Out Delay             8821

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_4_LC_1_7_6/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__123/I                        Odrv4                      0      3001               FALL  1       
I__123/O                        Odrv4                      372    3373               FALL  1       
I__126/I                        Span4Mux_v                 0      3373               FALL  1       
I__126/O                        Span4Mux_v                 372    3745               FALL  1       
I__128/I                        Span4Mux_s2_v              0      3745               FALL  1       
I__128/O                        Span4Mux_s2_v              252    3997               FALL  1       
I__129/I                        LocalMux                   0      3997               FALL  1       
I__129/O                        LocalMux                   309    4306               FALL  1       
I__130/I                        IoInMux                    0      4306               FALL  1       
I__130/O                        IoInMux                    217    4523               FALL  1       
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4523               FALL  1       
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6529               RISE  1       
LED4_obuf_iopad/DIN             IO_PAD                     0      6529               RISE  1       
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8821               RISE  1       
LED4                            top                        0      8821               RISE  1       

6.5.6::Path details for port: LED5      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED5
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8337


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5336
---------------------------- ------
Clock To Out Delay             8337

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__476/I                                          ClkMux                     0      2153               RISE  1       
I__476/O                                          ClkMux                     309    2461               RISE  1       
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_5_LC_1_7_7/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__110/I                        Odrv4                      0      3001               FALL  1       
I__110/O                        Odrv4                      372    3373               FALL  1       
I__113/I                        Span4Mux_s0_h              0      3373               FALL  1       
I__113/O                        Span4Mux_s0_h              140    3513               FALL  1       
I__116/I                        LocalMux                   0      3513               FALL  1       
I__116/O                        LocalMux                   309    3822               FALL  1       
I__118/I                        IoInMux                    0      3822               FALL  1       
I__118/O                        IoInMux                    217    4039               FALL  1       
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4039               FALL  1       
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6045               RISE  1       
LED5_obuf_iopad/DIN             IO_PAD                     0      6045               RISE  1       
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8337               RISE  1       
LED5                            top                        0      8337               RISE  1       

6.5.7::Path details for port: LED6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED6
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8533


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5532
---------------------------- ------
Clock To Out Delay             8533

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__475/I                                          ClkMux                     0      2153               RISE  1       
I__475/O                                          ClkMux                     309    2461               RISE  1       
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_6_LC_2_8_3/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__332/I                        Odrv4                      0      3001               FALL  1       
I__332/O                        Odrv4                      372    3373               FALL  1       
I__335/I                        Span4Mux_s3_v              0      3373               FALL  1       
I__335/O                        Span4Mux_s3_v              337    3710               FALL  1       
I__337/I                        LocalMux                   0      3710               FALL  1       
I__337/O                        LocalMux                   309    4018               FALL  1       
I__338/I                        IoInMux                    0      4018               FALL  1       
I__338/O                        IoInMux                    217    4236               FALL  1       
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4236               FALL  1       
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6242               RISE  1       
LED6_obuf_iopad/DIN             IO_PAD                     0      6242               RISE  1       
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8533               RISE  1       
LED6                            top                        0      8533               RISE  1       

6.5.8::Path details for port: LED7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED7
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 8687


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5686
---------------------------- ------
Clock To Out Delay             8687

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__473/I                                          gio2CtrlBuf                0      1998               RISE  1       
I__473/O                                          gio2CtrlBuf                0      1998               RISE  1       
I__474/I                                          GlobalMux                  0      1998               RISE  1       
I__474/O                                          GlobalMux                  154    2153               RISE  1       
I__475/I                                          ClkMux                     0      2153               RISE  1       
I__475/O                                          ClkMux                     309    2461               RISE  1       
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
BIT_7_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1000  540    3001               FALL  3       
I__297/I                        Odrv4                      0      3001               FALL  1       
I__297/O                        Odrv4                      372    3373               FALL  1       
I__300/I                        Span4Mux_s1_h              0      3373               FALL  1       
I__300/O                        Span4Mux_s1_h              168    3541               FALL  1       
I__303/I                        IoSpan4Mux                 0      3541               FALL  1       
I__303/O                        IoSpan4Mux                 323    3864               FALL  1       
I__305/I                        LocalMux                   0      3864               FALL  1       
I__305/O                        LocalMux                   309    4173               FALL  1       
I__306/I                        IoInMux                    0      4173               FALL  1       
I__306/O                        IoInMux                    217    4390               FALL  1       
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4390               FALL  1       
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6396               RISE  1       
LED7_obuf_iopad/DIN             IO_PAD                     0      6396               RISE  1       
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8687               RISE  1       
LED7                            top                        0      8687               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_7_LC_2_8_5/sr
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 1039p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6628
---------------------------------------   ---- 
End-of-path arrival time (ps)             9629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__290/I                                Odrv4                          0              8282   1039  RISE       1
I__290/O                                Odrv4                        351              8633   1039  RISE       1
I__292/I                                Span4Mux_s2_h                  0              8633   1039  RISE       1
I__292/O                                Span4Mux_s2_h                203              8837   1039  RISE       1
I__294/I                                LocalMux                       0              8837   1039  RISE       1
I__294/O                                LocalMux                     330              9166   1039  RISE       1
I__296/I                                SRMux                          0              9166   1039  RISE       1
I__296/O                                SRMux                        463              9629   1039  RISE       1
BIT_7_LC_2_8_5/sr                       LogicCell40_SEQ_MODE_1000      0              9629   1039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_6_LC_2_8_3/sr
Capture Clock    : BIT_6_LC_2_8_3/clk
Setup Constraint : 8410p
Path slack       : 1039p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6628
---------------------------------------   ---- 
End-of-path arrival time (ps)             9629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__290/I                                Odrv4                          0              8282   1039  RISE       1
I__290/O                                Odrv4                        351              8633   1039  RISE       1
I__292/I                                Span4Mux_s2_h                  0              8633   1039  RISE       1
I__292/O                                Span4Mux_s2_h                203              8837   1039  RISE       1
I__294/I                                LocalMux                       0              8837   1039  RISE       1
I__294/O                                LocalMux                     330              9166   1039  RISE       1
I__296/I                                SRMux                          0              9166   1039  RISE       1
I__296/O                                SRMux                        463              9629   1039  RISE       1
BIT_6_LC_2_8_3/sr                       LogicCell40_SEQ_MODE_1000      0              9629   1039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_5_LC_1_7_7/sr
Capture Clock    : BIT_5_LC_1_7_7/clk
Setup Constraint : 8410p
Path slack       : 1242p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6425
---------------------------------------   ---- 
End-of-path arrival time (ps)             9426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__291/I                                Odrv4                          0              8282   1242  RISE       1
I__291/O                                Odrv4                        351              8633   1242  RISE       1
I__293/I                                LocalMux                       0              8633   1242  RISE       1
I__293/O                                LocalMux                     330              8963   1242  RISE       1
I__295/I                                SRMux                          0              8963   1242  RISE       1
I__295/O                                SRMux                        463              9426   1242  RISE       1
BIT_5_LC_1_7_7/sr                       LogicCell40_SEQ_MODE_1000      0              9426   1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_4_LC_1_7_6/sr
Capture Clock    : BIT_4_LC_1_7_6/clk
Setup Constraint : 8410p
Path slack       : 1242p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6425
---------------------------------------   ---- 
End-of-path arrival time (ps)             9426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__291/I                                Odrv4                          0              8282   1242  RISE       1
I__291/O                                Odrv4                        351              8633   1242  RISE       1
I__293/I                                LocalMux                       0              8633   1242  RISE       1
I__293/O                                LocalMux                     330              8963   1242  RISE       1
I__295/I                                SRMux                          0              8963   1242  RISE       1
I__295/O                                SRMux                        463              9426   1242  RISE       1
BIT_4_LC_1_7_6/sr                       LogicCell40_SEQ_MODE_1000      0              9426   1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_3_LC_1_7_5/sr
Capture Clock    : BIT_3_LC_1_7_5/clk
Setup Constraint : 8410p
Path slack       : 1242p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6425
---------------------------------------   ---- 
End-of-path arrival time (ps)             9426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__291/I                                Odrv4                          0              8282   1242  RISE       1
I__291/O                                Odrv4                        351              8633   1242  RISE       1
I__293/I                                LocalMux                       0              8633   1242  RISE       1
I__293/O                                LocalMux                     330              8963   1242  RISE       1
I__295/I                                SRMux                          0              8963   1242  RISE       1
I__295/O                                SRMux                        463              9426   1242  RISE       1
BIT_3_LC_1_7_5/sr                       LogicCell40_SEQ_MODE_1000      0              9426   1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_2_LC_1_7_4/sr
Capture Clock    : BIT_2_LC_1_7_4/clk
Setup Constraint : 8410p
Path slack       : 1242p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6425
---------------------------------------   ---- 
End-of-path arrival time (ps)             9426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__291/I                                Odrv4                          0              8282   1242  RISE       1
I__291/O                                Odrv4                        351              8633   1242  RISE       1
I__293/I                                LocalMux                       0              8633   1242  RISE       1
I__293/O                                LocalMux                     330              8963   1242  RISE       1
I__295/I                                SRMux                          0              8963   1242  RISE       1
I__295/O                                SRMux                        463              9426   1242  RISE       1
BIT_2_LC_1_7_4/sr                       LogicCell40_SEQ_MODE_1000      0              9426   1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_1_LC_1_7_3/sr
Capture Clock    : BIT_1_LC_1_7_3/clk
Setup Constraint : 8410p
Path slack       : 1242p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6425
---------------------------------------   ---- 
End-of-path arrival time (ps)             9426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__291/I                                Odrv4                          0              8282   1242  RISE       1
I__291/O                                Odrv4                        351              8633   1242  RISE       1
I__293/I                                LocalMux                       0              8633   1242  RISE       1
I__293/O                                LocalMux                     330              8963   1242  RISE       1
I__295/I                                SRMux                          0              8963   1242  RISE       1
I__295/O                                SRMux                        463              9426   1242  RISE       1
BIT_1_LC_1_7_3/sr                       LogicCell40_SEQ_MODE_1000      0              9426   1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_0_LC_1_7_1/sr
Capture Clock    : BIT_0_LC_1_7_1/clk
Setup Constraint : 8410p
Path slack       : 1242p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -203
----------------------------------------   ----- 
End-of-path required time (ps)             10668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6425
---------------------------------------   ---- 
End-of-path arrival time (ps)             9426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__342/I                                Odrv4                          0              6964   1039  RISE       1
I__342/O                                Odrv4                        351              7315   1039  RISE       1
I__346/I                                LocalMux                       0              7315   1039  RISE       1
I__346/O                                LocalMux                     330              7644   1039  RISE       1
I__350/I                                InMux                          0              7644   1039  RISE       1
I__350/O                                InMux                        259              7904   1039  RISE       1
I__353/I                                CascadeMux                     0              7904   1039  RISE       1
I__353/O                                CascadeMux                     0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in2        LogicCell40_SEQ_MODE_0000      0              7904   1039  RISE       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout      LogicCell40_SEQ_MODE_0000    379              8282   1039  RISE       8
I__291/I                                Odrv4                          0              8282   1242  RISE       1
I__291/O                                Odrv4                        351              8633   1242  RISE       1
I__293/I                                LocalMux                       0              8633   1242  RISE       1
I__293/O                                LocalMux                     330              8963   1242  RISE       1
I__295/I                                SRMux                          0              8963   1242  RISE       1
I__295/O                                SRMux                        463              9426   1242  RISE       1
BIT_0_LC_1_7_1/sr                       LogicCell40_SEQ_MODE_1000      0              9426   1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_0_LC_1_7_1/in0
Capture Clock    : BIT_0_LC_1_7_1/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__319/I                                LocalMux                       0              8219   1593  RISE       1
I__319/O                                LocalMux                     330              8549   1593  RISE       1
I__324/I                                InMux                          0              8549   1593  RISE       1
I__324/O                                InMux                        259              8809   1593  RISE       1
BIT_0_LC_1_7_1/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_2_LC_1_7_4/in0
Capture Clock    : BIT_2_LC_1_7_4/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__307/I                                LocalMux                       0              8219   1593  RISE       1
I__307/O                                LocalMux                     330              8549   1593  RISE       1
I__309/I                                InMux                          0              8549   1593  RISE       1
I__309/O                                InMux                        259              8809   1593  RISE       1
BIT_2_LC_1_7_4/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_4_LC_1_7_6/in0
Capture Clock    : BIT_4_LC_1_7_6/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__307/I                                LocalMux                       0              8219   1593  RISE       1
I__307/O                                LocalMux                     330              8549   1593  RISE       1
I__310/I                                InMux                          0              8549   1593  RISE       1
I__310/O                                InMux                        259              8809   1593  RISE       1
BIT_4_LC_1_7_6/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_6_LC_2_8_3/in0
Capture Clock    : BIT_6_LC_2_8_3/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__321/I                                LocalMux                       0              8219   1593  RISE       1
I__321/O                                LocalMux                     330              8549   1593  RISE       1
I__328/I                                InMux                          0              8549   1593  RISE       1
I__328/O                                InMux                        259              8809   1593  RISE       1
BIT_6_LC_2_8_3/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_3_LC_1_7_5/in0
Capture Clock    : BIT_3_LC_1_7_5/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__319/I                                LocalMux                       0              8219   1593  RISE       1
I__319/O                                LocalMux                     330              8549   1593  RISE       1
I__325/I                                InMux                          0              8549   1593  RISE       1
I__325/O                                InMux                        259              8809   1593  RISE       1
BIT_3_LC_1_7_5/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_5_LC_1_7_7/in0
Capture Clock    : BIT_5_LC_1_7_7/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__319/I                                LocalMux                       0              8219   1593  RISE       1
I__319/O                                LocalMux                     330              8549   1593  RISE       1
I__326/I                                InMux                          0              8549   1593  RISE       1
I__326/O                                InMux                        259              8809   1593  RISE       1
BIT_5_LC_1_7_7/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_7_LC_2_8_5/in0
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 1592p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__321/I                                LocalMux                       0              8219   1593  RISE       1
I__321/O                                LocalMux                     330              8549   1593  RISE       1
I__329/I                                InMux                          0              8549   1593  RISE       1
I__329/O                                InMux                        259              8809   1593  RISE       1
BIT_7_LC_2_8_5/in0                      LogicCell40_SEQ_MODE_1000      0              8809   1593  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_0_LC_1_7_1/in1
Capture Clock    : BIT_0_LC_1_7_1/clk
Setup Constraint : 8410p
Path slack       : 1663p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__307/I                                LocalMux                       0              8219   1593  RISE       1
I__307/O                                LocalMux                     330              8549   1593  RISE       1
I__311/I                                InMux                          0              8549   1663  RISE       1
I__311/O                                InMux                        259              8809   1663  RISE       1
BIT_0_LC_1_7_1/in1                      LogicCell40_SEQ_MODE_1000      0              8809   1663  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_3_LC_1_7_5/in1
Capture Clock    : BIT_3_LC_1_7_5/clk
Setup Constraint : 8410p
Path slack       : 1663p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__307/I                                LocalMux                       0              8219   1593  RISE       1
I__307/O                                LocalMux                     330              8549   1593  RISE       1
I__313/I                                InMux                          0              8549   1663  RISE       1
I__313/O                                InMux                        259              8809   1663  RISE       1
BIT_3_LC_1_7_5/in1                      LogicCell40_SEQ_MODE_1000      0              8809   1663  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_5_LC_1_7_7/in1
Capture Clock    : BIT_5_LC_1_7_7/clk
Setup Constraint : 8410p
Path slack       : 1663p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__307/I                                LocalMux                       0              8219   1593  RISE       1
I__307/O                                LocalMux                     330              8549   1593  RISE       1
I__314/I                                InMux                          0              8549   1663  RISE       1
I__314/O                                InMux                        259              8809   1663  RISE       1
BIT_5_LC_1_7_7/in1                      LogicCell40_SEQ_MODE_1000      0              8809   1663  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_2_LC_1_7_4/in1
Capture Clock    : BIT_2_LC_1_7_4/clk
Setup Constraint : 8410p
Path slack       : 1663p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__319/I                                LocalMux                       0              8219   1593  RISE       1
I__319/O                                LocalMux                     330              8549   1593  RISE       1
I__322/I                                InMux                          0              8549   1663  RISE       1
I__322/O                                InMux                        259              8809   1663  RISE       1
BIT_2_LC_1_7_4/in1                      LogicCell40_SEQ_MODE_1000      0              8809   1663  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_4_LC_1_7_6/in1
Capture Clock    : BIT_4_LC_1_7_6/clk
Setup Constraint : 8410p
Path slack       : 1663p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__319/I                                LocalMux                       0              8219   1593  RISE       1
I__319/O                                LocalMux                     330              8549   1593  RISE       1
I__323/I                                InMux                          0              8549   1663  RISE       1
I__323/O                                InMux                        259              8809   1663  RISE       1
BIT_4_LC_1_7_6/in1                      LogicCell40_SEQ_MODE_1000      0              8809   1663  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_6_LC_2_6_6/ce
Capture Clock    : cntr_6_LC_2_6_6/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_6_LC_2_6_6/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_5_LC_2_6_5/ce
Capture Clock    : cntr_5_LC_2_6_5/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_5_LC_2_6_5/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_4_LC_2_6_4/ce
Capture Clock    : cntr_4_LC_2_6_4/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_4_LC_2_6_4/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_3_LC_2_6_3/ce
Capture Clock    : cntr_3_LC_2_6_3/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_3_LC_2_6_3/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_2_LC_2_6_2/ce
Capture Clock    : cntr_2_LC_2_6_2/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_2_LC_2_6_2/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_1_LC_2_6_1/ce
Capture Clock    : cntr_1_LC_2_6_1/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_1_LC_2_6_1/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : cntr_0_LC_2_6_0/ce
Capture Clock    : cntr_0_LC_2_6_0/clk
Setup Constraint : 8410p
Path slack       : 1719p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             10871

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6151
---------------------------------------   ---- 
End-of-path arrival time (ps)             9152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout      LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE      14
I__320/I                                LocalMux                       0              8219   1719  RISE       1
I__320/O                                LocalMux                     330              8549   1719  RISE       1
I__327/I                                CEMux                          0              8549   1719  RISE       1
I__327/O                                CEMux                        603              9152   1719  RISE       1
cntr_0_LC_2_6_0/ce                      LogicCell40_SEQ_MODE_1000      0              9152   1719  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_7_LC_2_8_5/in3
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 1789p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__308/I                                LocalMux                       0              8219   1789  RISE       1
I__308/O                                LocalMux                     330              8549   1789  RISE       1
I__315/I                                InMux                          0              8549   1789  RISE       1
I__315/O                                InMux                        259              8809   1789  RISE       1
BIT_7_LC_2_8_5/in3                      LogicCell40_SEQ_MODE_1000      0              8809   1789  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_1_LC_1_7_3/in3
Capture Clock    : BIT_1_LC_1_7_3/clk
Setup Constraint : 8410p
Path slack       : 1789p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5808
---------------------------------------   ---- 
End-of-path arrival time (ps)             8809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout          LogicCell40_SEQ_MODE_0000    316              8219   1593  RISE       7
I__307/I                                LocalMux                       0              8219   1593  RISE       1
I__307/O                                LocalMux                     330              8549   1593  RISE       1
I__312/I                                InMux                          0              8549   1789  RISE       1
I__312/O                                InMux                        259              8809   1789  RISE       1
BIT_1_LC_1_7_3/in3                      LogicCell40_SEQ_MODE_1000      0              8809   1789  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_6_LC_2_8_3/in2
Capture Clock    : BIT_6_LC_2_8_3/clk
Setup Constraint : 8410p
Path slack       : 2330p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5169
---------------------------------------   ---- 
End-of-path arrival time (ps)             8170
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__344/I                                Odrv4                          0              6964   1593  RISE       1
I__344/O                                Odrv4                        351              7315   1593  RISE       1
I__348/I                                LocalMux                       0              7315   1593  RISE       1
I__348/O                                LocalMux                     330              7644   1593  RISE       1
I__352/I                                InMux                          0              7644   1593  RISE       1
I__352/O                                InMux                        259              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/in3            LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
cntr_RNIVLLQ5_4_LC_2_8_2/ltout          LogicCell40_SEQ_MODE_0000    267              8170   2329  RISE       1
I__341/I                                CascadeMux                     0              8170   2329  RISE       1
I__341/O                                CascadeMux                     0              8170   2329  RISE       1
BIT_6_LC_2_8_3/in2                      LogicCell40_SEQ_MODE_1000      0              8170   2329  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : BIT_1_LC_1_7_3/in2
Capture Clock    : BIT_1_LC_1_7_3/clk
Setup Constraint : 8410p
Path slack       : 2330p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5169
---------------------------------------   ---- 
End-of-path arrival time (ps)             8170
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__343/I                                Odrv4                          0              6964   1593  RISE       1
I__343/O                                Odrv4                        351              7315   1593  RISE       1
I__347/I                                LocalMux                       0              7315   1593  RISE       1
I__347/O                                LocalMux                     330              7644   1593  RISE       1
I__351/I                                InMux                          0              7644   1593  RISE       1
I__351/O                                InMux                        259              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/in3        LogicCell40_SEQ_MODE_0000      0              7904   1593  RISE       1
clk_div_RNIICCP5_19_LC_1_7_2/ltout      LogicCell40_SEQ_MODE_0000    267              8170   2329  RISE       1
I__157/I                                CascadeMux                     0              8170   2329  RISE       1
I__157/O                                CascadeMux                     0              8170   2329  RISE       1
BIT_1_LC_1_7_3/in2                      LogicCell40_SEQ_MODE_1000      0              8170   2329  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_19_LC_1_10_7/in3
Capture Clock    : clk_div_19_LC_1_10_7/clk
Setup Constraint : 8410p
Path slack       : 3045p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         4552
---------------------------------------   ---- 
End-of-path arrival time (ps)             7553
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout                LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__283/I                                LocalMux                       0              3001   1039  RISE       1
I__283/O                                LocalMux                     330              3331   1039  RISE       1
I__286/I                                InMux                          0              3331   1039  RISE       1
I__286/O                                InMux                        259              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/in1          LogicCell40_SEQ_MODE_0000      0              3590   1039  RISE       1
clk_div_RNI91U1_1_LC_1_8_0/carryout     LogicCell40_SEQ_MODE_0000    259              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryin      LogicCell40_SEQ_MODE_0000      0              3850   1039  RISE       1
clk_div_RNIF3T2_2_LC_1_8_1/carryout     LogicCell40_SEQ_MODE_0000    126              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryin      LogicCell40_SEQ_MODE_0000      0              3976   1039  RISE       1
clk_div_RNIM6S3_3_LC_1_8_2/carryout     LogicCell40_SEQ_MODE_0000    126              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryin      LogicCell40_SEQ_MODE_0000      0              4102   1039  RISE       1
clk_div_RNIUAR4_4_LC_1_8_3/carryout     LogicCell40_SEQ_MODE_0000    126              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryin      LogicCell40_SEQ_MODE_0000      0              4229   1039  RISE       1
clk_div_RNI7GQ5_5_LC_1_8_4/carryout     LogicCell40_SEQ_MODE_0000    126              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryin      LogicCell40_SEQ_MODE_0000      0              4355   1039  RISE       1
clk_div_RNIHMP6_6_LC_1_8_5/carryout     LogicCell40_SEQ_MODE_0000    126              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryin      LogicCell40_SEQ_MODE_0000      0              4481   1039  RISE       1
clk_div_RNISTO7_7_LC_1_8_6/carryout     LogicCell40_SEQ_MODE_0000    126              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryin      LogicCell40_SEQ_MODE_0000      0              4607   1039  RISE       1
clk_div_RNI86O8_8_LC_1_8_7/carryout     LogicCell40_SEQ_MODE_0000    126              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitin           ICE_CARRY_IN_MUX               0              4734   1039  RISE       1
IN_MUX_bfv_1_9_0_/carryinitout          ICE_CARRY_IN_MUX             196              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryin      LogicCell40_SEQ_MODE_0000      0              4930   1039  RISE       1
clk_div_RNILFN9_9_LC_1_9_0/carryout     LogicCell40_SEQ_MODE_0000    126              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_0000      0              5056   1039  RISE       1
clk_div_RNIAAMP_10_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_0000    126              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_0000      0              5183   1039  RISE       1
clk_div_RNI06L91_11_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_0000    126              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_0000      0              5309   1039  RISE       1
clk_div_RNIN2KP1_12_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_0000    126              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_0000      0              5435   1039  RISE       1
clk_div_RNIF0J92_13_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_0000    126              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_0000      0              5561   1039  RISE       1
clk_div_RNI8VHP2_14_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_0000    126              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              5688   1039  RISE       1
clk_div_RNI2VG93_15_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_0000    126              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              5814   1039  RISE       1
clk_div_RNITVFP3_16_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_0000    126              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin          ICE_CARRY_IN_MUX               0              5940   1039  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout         ICE_CARRY_IN_MUX             196              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              6136   1039  RISE       1
clk_div_RNIP1F94_17_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_0000    126              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              6263   1039  RISE       1
clk_div_RNIM4EP4_18_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_0000    126              6389   1039  RISE       1
I__171/I                                InMux                          0              6389   1039  RISE       1
I__171/O                                InMux                        259              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6648   1039  RISE       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              6964   1039  RISE       4
I__345/I                                LocalMux                       0              6964   3045  RISE       1
I__345/O                                LocalMux                     330              7294   3045  RISE       1
I__349/I                                InMux                          0              7294   3045  RISE       1
I__349/O                                InMux                        259              7553   3045  RISE       1
clk_div_19_LC_1_10_7/in3                LogicCell40_SEQ_MODE_1000      0              7553   3045  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : BIT_5_LC_1_7_7/in3
Capture Clock    : BIT_5_LC_1_7_7/clk
Setup Constraint : 8410p
Path slack       : 3690p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3907
---------------------------------------   ---- 
End-of-path arrival time (ps)             6908
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__209/I                       LocalMux                       0              3001   3690  RISE       1
I__209/O                       LocalMux                     330              3331   3690  RISE       1
I__213/I                       InMux                          0              3331   3690  RISE       1
I__213/O                       InMux                        259              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/in1     LogicCell40_SEQ_MODE_0000      0              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/lcout   LogicCell40_SEQ_MODE_0000    400              3990   3690  RISE       3
I__190/I                       LocalMux                       0              3990   3690  RISE       1
I__190/O                       LocalMux                     330              4320   3690  RISE       1
I__193/I                       InMux                          0              4320   3690  RISE       1
I__193/O                       InMux                        259              4579   3690  RISE       1
cntr_RNI9VF1_6_LC_1_5_1/in1    LogicCell40_SEQ_MODE_0000      0              4579   3690  RISE       1
cntr_RNI9VF1_6_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              4979   3690  RISE       2
I__100/I                       Odrv4                          0              4979   3690  RISE       1
I__100/O                       Odrv4                        351              5330   3690  RISE       1
I__101/I                       LocalMux                       0              5330   3690  RISE       1
I__101/O                       LocalMux                     330              5659   3690  RISE       1
I__102/I                       InMux                          0              5659   3690  RISE       1
I__102/O                       InMux                        259              5919   3690  RISE       1
BIT_RNO_0_5_LC_1_6_6/in1       LogicCell40_SEQ_MODE_0000      0              5919   3690  RISE       1
BIT_RNO_0_5_LC_1_6_6/lcout     LogicCell40_SEQ_MODE_0000    400              6319   3690  RISE       1
I__119/I                       LocalMux                       0              6319   3690  RISE       1
I__119/O                       LocalMux                     330              6648   3690  RISE       1
I__120/I                       InMux                          0              6648   3690  RISE       1
I__120/O                       InMux                        259              6908   3690  RISE       1
BIT_5_LC_1_7_7/in3             LogicCell40_SEQ_MODE_1000      0              6908   3690  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : BIT_2_LC_1_7_4/in3
Capture Clock    : BIT_2_LC_1_7_4/clk
Setup Constraint : 8410p
Path slack       : 3711p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3886
---------------------------------------   ---- 
End-of-path arrival time (ps)             6887
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__209/I                       LocalMux                       0              3001   3690  RISE       1
I__209/O                       LocalMux                     330              3331   3690  RISE       1
I__213/I                       InMux                          0              3331   3690  RISE       1
I__213/O                       InMux                        259              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/in1     LogicCell40_SEQ_MODE_0000      0              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/lcout   LogicCell40_SEQ_MODE_0000    400              3990   3690  RISE       3
I__190/I                       LocalMux                       0              3990   3690  RISE       1
I__190/O                       LocalMux                     330              4320   3690  RISE       1
I__193/I                       InMux                          0              4320   3690  RISE       1
I__193/O                       InMux                        259              4579   3690  RISE       1
cntr_RNI9VF1_6_LC_1_5_1/in1    LogicCell40_SEQ_MODE_0000      0              4579   3690  RISE       1
cntr_RNI9VF1_6_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              4979   3690  RISE       2
I__100/I                       Odrv4                          0              4979   3690  RISE       1
I__100/O                       Odrv4                        351              5330   3690  RISE       1
I__101/I                       LocalMux                       0              5330   3690  RISE       1
I__101/O                       LocalMux                     330              5659   3690  RISE       1
I__103/I                       InMux                          0              5659   3711  RISE       1
I__103/O                       InMux                        259              5919   3711  RISE       1
I__104/I                       CascadeMux                     0              5919   3711  RISE       1
I__104/O                       CascadeMux                     0              5919   3711  RISE       1
BIT_RNO_0_2_LC_1_6_5/in2       LogicCell40_SEQ_MODE_0000      0              5919   3711  RISE       1
BIT_RNO_0_2_LC_1_6_5/lcout     LogicCell40_SEQ_MODE_0000    379              6298   3711  RISE       1
I__155/I                       LocalMux                       0              6298   3711  RISE       1
I__155/O                       LocalMux                     330              6627   3711  RISE       1
I__156/I                       InMux                          0              6627   3711  RISE       1
I__156/O                       InMux                        259              6887   3711  RISE       1
BIT_2_LC_1_7_4/in3             LogicCell40_SEQ_MODE_1000      0              6887   3711  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_18_LC_2_11_1/in3
Capture Clock    : clk_div_18_LC_2_11_1/clk
Setup Constraint : 8410p
Path slack       : 3725p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3872
---------------------------------------   ---- 
End-of-path arrival time (ps)             6873
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
clk_div_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5659   3725  RISE       1
clk_div_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5786   3725  RISE       2
clk_div_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5786   3725  RISE       1
clk_div_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5912   3725  RISE       2
clk_div_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5912   3725  RISE       1
clk_div_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              6038   3725  RISE       2
clk_div_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              6038   3725  RISE       1
clk_div_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6164   3725  RISE       2
clk_div_16_LC_2_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6164   3725  RISE       1
clk_div_16_LC_2_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6291   3725  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6291   3725  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6487   3725  RISE       2
clk_div_17_LC_2_11_0/carryin         LogicCell40_SEQ_MODE_1000      0              6487   3725  RISE       1
clk_div_17_LC_2_11_0/carryout        LogicCell40_SEQ_MODE_1000    126              6613   3725  RISE       1
I__487/I                             InMux                          0              6613   3725  RISE       1
I__487/O                             InMux                        259              6873   3725  RISE       1
clk_div_18_LC_2_11_1/in3             LogicCell40_SEQ_MODE_1000      0              6873   3725  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_18_LC_2_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_17_LC_2_11_0/in3
Capture Clock    : clk_div_17_LC_2_11_0/clk
Setup Constraint : 8410p
Path slack       : 3851p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3746
---------------------------------------   ---- 
End-of-path arrival time (ps)             6747
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
clk_div_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5659   3725  RISE       1
clk_div_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5786   3725  RISE       2
clk_div_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5786   3725  RISE       1
clk_div_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5912   3725  RISE       2
clk_div_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5912   3725  RISE       1
clk_div_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              6038   3725  RISE       2
clk_div_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              6038   3725  RISE       1
clk_div_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6164   3725  RISE       2
clk_div_16_LC_2_10_7/carryin         LogicCell40_SEQ_MODE_1000      0              6164   3725  RISE       1
clk_div_16_LC_2_10_7/carryout        LogicCell40_SEQ_MODE_1000    126              6291   3725  RISE       1
IN_MUX_bfv_2_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              6291   3725  RISE       1
IN_MUX_bfv_2_11_0_/carryinitout      ICE_CARRY_IN_MUX             196              6487   3725  RISE       2
I__488/I                             InMux                          0              6487   3851  RISE       1
I__488/O                             InMux                        259              6747   3851  RISE       1
clk_div_17_LC_2_11_0/in3             LogicCell40_SEQ_MODE_1000      0              6747   3851  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_6_1/lcout
Path End         : BIT_1_LC_1_7_3/in0
Capture Clock    : BIT_1_LC_1_7_3/clk
Setup Constraint : 8410p
Path slack       : 3900p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -470
----------------------------------------   ----- 
End-of-path required time (ps)             10401

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3500
---------------------------------------   ---- 
End-of-path arrival time (ps)             6501
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              3001   3774  RISE       5
I__176/I                         LocalMux                       0              3001   3900  RISE       1
I__176/O                         LocalMux                     330              3331   3900  RISE       1
I__180/I                         InMux                          0              3331   3900  RISE       1
I__180/O                         InMux                        259              3590   3900  RISE       1
cntr_RNI1FK_0_LC_1_5_0/in0       LogicCell40_SEQ_MODE_0000      0              3590   3900  RISE       1
cntr_RNI1FK_0_LC_1_5_0/lcout     LogicCell40_SEQ_MODE_0000    449              4039   3900  RISE       1
I__105/I                         LocalMux                       0              4039   3900  RISE       1
I__105/O                         LocalMux                     330              4369   3900  RISE       1
I__106/I                         InMux                          0              4369   3900  RISE       1
I__106/O                         InMux                        259              4628   3900  RISE       1
I__107/I                         CascadeMux                     0              4628   3900  RISE       1
I__107/O                         CascadeMux                     0              4628   3900  RISE       1
cntr_RNIE4G1_0_6_LC_1_6_3/in2    LogicCell40_SEQ_MODE_0000      0              4628   3900  RISE       1
cntr_RNIE4G1_0_6_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              5007   3900  RISE       2
I__373/I                         LocalMux                       0              5007   3900  RISE       1
I__373/O                         LocalMux                     330              5337   3900  RISE       1
I__374/I                         InMux                          0              5337   3900  RISE       1
I__374/O                         InMux                        259              5596   3900  RISE       1
BIT_RNO_0_1_LC_2_7_7/in3         LogicCell40_SEQ_MODE_0000      0              5596   3900  RISE       1
BIT_RNO_0_1_LC_2_7_7/lcout       LogicCell40_SEQ_MODE_0000    316              5912   3900  RISE       1
I__371/I                         LocalMux                       0              5912   3900  RISE       1
I__371/O                         LocalMux                     330              6242   3900  RISE       1
I__372/I                         InMux                          0              6242   3900  RISE       1
I__372/O                         InMux                        259              6501   3900  RISE       1
BIT_1_LC_1_7_3/in0               LogicCell40_SEQ_MODE_1000      0              6501   3900  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : BIT_4_LC_1_7_6/in3
Capture Clock    : BIT_4_LC_1_7_6/clk
Setup Constraint : 8410p
Path slack       : 4062p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3535
---------------------------------------   ---- 
End-of-path arrival time (ps)             6536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__209/I                       LocalMux                       0              3001   3690  RISE       1
I__209/O                       LocalMux                     330              3331   3690  RISE       1
I__213/I                       InMux                          0              3331   3690  RISE       1
I__213/O                       InMux                        259              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/in1     LogicCell40_SEQ_MODE_0000      0              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/lcout   LogicCell40_SEQ_MODE_0000    400              3990   3690  RISE       3
I__191/I                       LocalMux                       0              3990   4062  RISE       1
I__191/O                       LocalMux                     330              4320   4062  RISE       1
I__194/I                       InMux                          0              4320   4062  RISE       1
I__194/O                       InMux                        259              4579   4062  RISE       1
cntr_RNI9591_3_LC_2_5_5/in1    LogicCell40_SEQ_MODE_0000      0              4579   4062  RISE       1
cntr_RNI9591_3_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_0000    400              4979   4062  RISE       2
I__185/I                       LocalMux                       0              4979   4062  RISE       1
I__185/O                       LocalMux                     330              5309   4062  RISE       1
I__187/I                       InMux                          0              5309   4062  RISE       1
I__187/O                       InMux                        259              5568   4062  RISE       1
I__188/I                       CascadeMux                     0              5568   4062  RISE       1
I__188/O                       CascadeMux                     0              5568   4062  RISE       1
BIT_RNO_0_4_LC_1_6_7/in2       LogicCell40_SEQ_MODE_0000      0              5568   4062  RISE       1
BIT_RNO_0_4_LC_1_6_7/lcout     LogicCell40_SEQ_MODE_0000    379              5947   4062  RISE       1
I__131/I                       LocalMux                       0              5947   4062  RISE       1
I__131/O                       LocalMux                     330              6277   4062  RISE       1
I__132/I                       InMux                          0              6277   4062  RISE       1
I__132/O                       InMux                        259              6536   4062  RISE       1
BIT_4_LC_1_7_6/in3             LogicCell40_SEQ_MODE_1000      0              6536   4062  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_6_1/lcout
Path End         : BIT_6_LC_2_8_3/in3
Capture Clock    : BIT_6_LC_2_8_3/clk
Setup Constraint : 8410p
Path slack       : 4097p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3500
---------------------------------------   ---- 
End-of-path arrival time (ps)             6501
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_6_1/lcout            LogicCell40_SEQ_MODE_1000    540              3001   3774  RISE       5
I__176/I                         LocalMux                       0              3001   3900  RISE       1
I__176/O                         LocalMux                     330              3331   3900  RISE       1
I__180/I                         InMux                          0              3331   3900  RISE       1
I__180/O                         InMux                        259              3590   3900  RISE       1
cntr_RNI1FK_0_LC_1_5_0/in0       LogicCell40_SEQ_MODE_0000      0              3590   3900  RISE       1
cntr_RNI1FK_0_LC_1_5_0/lcout     LogicCell40_SEQ_MODE_0000    449              4039   3900  RISE       1
I__105/I                         LocalMux                       0              4039   3900  RISE       1
I__105/O                         LocalMux                     330              4369   3900  RISE       1
I__106/I                         InMux                          0              4369   3900  RISE       1
I__106/O                         InMux                        259              4628   3900  RISE       1
I__107/I                         CascadeMux                     0              4628   3900  RISE       1
I__107/O                         CascadeMux                     0              4628   3900  RISE       1
cntr_RNIE4G1_0_6_LC_1_6_3/in2    LogicCell40_SEQ_MODE_0000      0              4628   3900  RISE       1
cntr_RNIE4G1_0_6_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              5007   3900  RISE       2
I__373/I                         LocalMux                       0              5007   3900  RISE       1
I__373/O                         LocalMux                     330              5337   3900  RISE       1
I__375/I                         InMux                          0              5337   4097  RISE       1
I__375/O                         InMux                        259              5596   4097  RISE       1
BIT_RNO_0_6_LC_2_7_3/in3         LogicCell40_SEQ_MODE_0000      0              5596   4097  RISE       1
BIT_RNO_0_6_LC_2_7_3/lcout       LogicCell40_SEQ_MODE_0000    316              5912   4097  RISE       1
I__339/I                         LocalMux                       0              5912   4097  RISE       1
I__339/O                         LocalMux                     330              6242   4097  RISE       1
I__340/I                         InMux                          0              6242   4097  RISE       1
I__340/O                         InMux                        259              6501   4097  RISE       1
BIT_6_LC_2_8_3/in3               LogicCell40_SEQ_MODE_1000      0              6501   4097  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_6_2/lcout
Path End         : BIT_7_LC_2_8_5/in2
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 4111p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3388
---------------------------------------   ---- 
End-of-path arrival time (ps)             6389
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3522  RISE       5
I__233/I                       LocalMux                       0              3001   3522  RISE       1
I__233/O                       LocalMux                     330              3331   3522  RISE       1
I__237/I                       InMux                          0              3331   3522  RISE       1
I__237/O                       InMux                        259              3590   3522  RISE       1
cntr_RNI4OD_2_LC_2_5_4/in1     LogicCell40_SEQ_MODE_0000      0              3590   3522  RISE       1
cntr_RNI4OD_2_LC_2_5_4/lcout   LogicCell40_SEQ_MODE_0000    400              3990   3522  RISE       4
I__196/I                       LocalMux                       0              3990   3522  RISE       1
I__196/O                       LocalMux                     330              4320   3522  RISE       1
I__197/I                       InMux                          0              4320   3522  RISE       1
I__197/O                       InMux                        259              4579   3522  RISE       1
cntr_RNIC891_6_LC_1_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4579   3522  RISE       1
cntr_RNIC891_6_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              4895   3522  RISE       4
I__395/I                       LocalMux                       0              4895   3522  RISE       1
I__395/O                       LocalMux                     330              5225   3522  RISE       1
I__399/I                       InMux                          0              5225   4111  RISE       1
I__399/O                       InMux                        259              5484   4111  RISE       1
BIT_RNO_0_7_LC_2_7_0/in3       LogicCell40_SEQ_MODE_0000      0              5484   4111  RISE       1
BIT_RNO_0_7_LC_2_7_0/lcout     LogicCell40_SEQ_MODE_0000    316              5800   4111  RISE       1
I__316/I                       LocalMux                       0              5800   4111  RISE       1
I__316/O                       LocalMux                     330              6129   4111  RISE       1
I__317/I                       InMux                          0              6129   4111  RISE       1
I__317/O                       InMux                        259              6389   4111  RISE       1
I__318/I                       CascadeMux                     0              6389   4111  RISE       1
I__318/O                       CascadeMux                     0              6389   4111  RISE       1
BIT_7_LC_2_8_5/in2             LogicCell40_SEQ_MODE_1000      0              6389   4111  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : BIT_3_LC_1_7_5/in3
Capture Clock    : BIT_3_LC_1_7_5/clk
Setup Constraint : 8410p
Path slack       : 4125p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3472
---------------------------------------   ---- 
End-of-path arrival time (ps)             6473
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__209/I                       LocalMux                       0              3001   3690  RISE       1
I__209/O                       LocalMux                     330              3331   3690  RISE       1
I__213/I                       InMux                          0              3331   3690  RISE       1
I__213/O                       InMux                        259              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/in1     LogicCell40_SEQ_MODE_0000      0              3590   3690  RISE       1
cntr_RNIVID_0_LC_1_6_0/lcout   LogicCell40_SEQ_MODE_0000    400              3990   3690  RISE       3
I__192/I                       LocalMux                       0              3990   4125  RISE       1
I__192/O                       LocalMux                     330              4320   4125  RISE       1
I__195/I                       InMux                          0              4320   4125  RISE       1
I__195/O                       InMux                        259              4579   4125  RISE       1
cntr_RNIE4G1_6_LC_2_5_2/in3    LogicCell40_SEQ_MODE_0000      0              4579   4125  RISE       1
cntr_RNIE4G1_6_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_0000    316              4895   4125  RISE       4
I__202/I                       LocalMux                       0              4895   4125  RISE       1
I__202/O                       LocalMux                     330              5225   4125  RISE       1
I__206/I                       InMux                          0              5225   4125  RISE       1
I__206/O                       InMux                        259              5484   4125  RISE       1
BIT_RNO_0_3_LC_1_6_2/in1       LogicCell40_SEQ_MODE_0000      0              5484   4125  RISE       1
BIT_RNO_0_3_LC_1_6_2/lcout     LogicCell40_SEQ_MODE_0000    400              5884   4125  RISE       1
I__142/I                       LocalMux                       0              5884   4125  RISE       1
I__142/O                       LocalMux                     330              6214   4125  RISE       1
I__143/I                       InMux                          0              6214   4125  RISE       1
I__143/O                       InMux                        259              6473   4125  RISE       1
BIT_3_LC_1_7_5/in3             LogicCell40_SEQ_MODE_1000      0              6473   4125  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_6_2/lcout
Path End         : BIT_0_LC_1_7_1/in3
Capture Clock    : BIT_0_LC_1_7_1/clk
Setup Constraint : 8410p
Path slack       : 4146p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3451
---------------------------------------   ---- 
End-of-path arrival time (ps)             6452
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              3001   3522  RISE       5
I__233/I                       LocalMux                       0              3001   3522  RISE       1
I__233/O                       LocalMux                     330              3331   3522  RISE       1
I__237/I                       InMux                          0              3331   3522  RISE       1
I__237/O                       InMux                        259              3590   3522  RISE       1
cntr_RNI4OD_2_LC_2_5_4/in1     LogicCell40_SEQ_MODE_0000      0              3590   3522  RISE       1
cntr_RNI4OD_2_LC_2_5_4/lcout   LogicCell40_SEQ_MODE_0000    400              3990   3522  RISE       4
I__196/I                       LocalMux                       0              3990   3522  RISE       1
I__196/O                       LocalMux                     330              4320   3522  RISE       1
I__197/I                       InMux                          0              4320   3522  RISE       1
I__197/O                       InMux                        259              4579   3522  RISE       1
cntr_RNIC891_6_LC_1_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4579   3522  RISE       1
cntr_RNIC891_6_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              4895   3522  RISE       4
I__396/I                       LocalMux                       0              4895   4146  RISE       1
I__396/O                       LocalMux                     330              5225   4146  RISE       1
I__400/I                       InMux                          0              5225   4146  RISE       1
I__400/O                       InMux                        259              5484   4146  RISE       1
I__402/I                       CascadeMux                     0              5484   4146  RISE       1
I__402/O                       CascadeMux                     0              5484   4146  RISE       1
BIT_RNO_0_0_LC_1_6_4/in2       LogicCell40_SEQ_MODE_0000      0              5484   4146  RISE       1
BIT_RNO_0_0_LC_1_6_4/lcout     LogicCell40_SEQ_MODE_0000    379              5863   4146  RISE       1
I__169/I                       LocalMux                       0              5863   4146  RISE       1
I__169/O                       LocalMux                     330              6192   4146  RISE       1
I__170/I                       InMux                          0              6192   4146  RISE       1
I__170/O                       InMux                        259              6452   4146  RISE       1
BIT_0_LC_1_7_1/in3             LogicCell40_SEQ_MODE_1000      0              6452   4146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_16_LC_2_10_7/in3
Capture Clock    : clk_div_16_LC_2_10_7/clk
Setup Constraint : 8410p
Path slack       : 4174p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3423
---------------------------------------   ---- 
End-of-path arrival time (ps)             6424
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
clk_div_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5659   3725  RISE       1
clk_div_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5786   3725  RISE       2
clk_div_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5786   3725  RISE       1
clk_div_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5912   3725  RISE       2
clk_div_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5912   3725  RISE       1
clk_div_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              6038   3725  RISE       2
clk_div_15_LC_2_10_6/carryin         LogicCell40_SEQ_MODE_1000      0              6038   3725  RISE       1
clk_div_15_LC_2_10_6/carryout        LogicCell40_SEQ_MODE_1000    126              6164   3725  RISE       2
I__494/I                             InMux                          0              6164   4174  RISE       1
I__494/O                             InMux                        259              6424   4174  RISE       1
clk_div_16_LC_2_10_7/in3             LogicCell40_SEQ_MODE_1000      0              6424   4174  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_15_LC_2_10_6/in3
Capture Clock    : clk_div_15_LC_2_10_6/clk
Setup Constraint : 8410p
Path slack       : 4300p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3297
---------------------------------------   ---- 
End-of-path arrival time (ps)             6298
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
clk_div_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5659   3725  RISE       1
clk_div_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5786   3725  RISE       2
clk_div_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5786   3725  RISE       1
clk_div_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5912   3725  RISE       2
clk_div_14_LC_2_10_5/carryin         LogicCell40_SEQ_MODE_1000      0              5912   3725  RISE       1
clk_div_14_LC_2_10_5/carryout        LogicCell40_SEQ_MODE_1000    126              6038   3725  RISE       2
I__500/I                             InMux                          0              6038   4300  RISE       1
I__500/O                             InMux                        259              6298   4300  RISE       1
clk_div_15_LC_2_10_6/in3             LogicCell40_SEQ_MODE_1000      0              6298   4300  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_14_LC_2_10_5/in3
Capture Clock    : clk_div_14_LC_2_10_5/clk
Setup Constraint : 8410p
Path slack       : 4427p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3170
---------------------------------------   ---- 
End-of-path arrival time (ps)             6171
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
clk_div_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5659   3725  RISE       1
clk_div_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5786   3725  RISE       2
clk_div_13_LC_2_10_4/carryin         LogicCell40_SEQ_MODE_1000      0              5786   3725  RISE       1
clk_div_13_LC_2_10_4/carryout        LogicCell40_SEQ_MODE_1000    126              5912   3725  RISE       2
I__506/I                             InMux                          0              5912   4426  RISE       1
I__506/O                             InMux                        259              6171   4426  RISE       1
clk_div_14_LC_2_10_5/in3             LogicCell40_SEQ_MODE_1000      0              6171   4426  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_13_LC_2_10_4/in3
Capture Clock    : clk_div_13_LC_2_10_4/clk
Setup Constraint : 8410p
Path slack       : 4553p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         3044
---------------------------------------   ---- 
End-of-path arrival time (ps)             6045
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
clk_div_12_LC_2_10_3/carryin         LogicCell40_SEQ_MODE_1000      0              5659   3725  RISE       1
clk_div_12_LC_2_10_3/carryout        LogicCell40_SEQ_MODE_1000    126              5786   3725  RISE       2
I__512/I                             InMux                          0              5786   4553  RISE       1
I__512/O                             InMux                        259              6045   4553  RISE       1
clk_div_13_LC_2_10_4/in3             LogicCell40_SEQ_MODE_1000      0              6045   4553  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_12_LC_2_10_3/in3
Capture Clock    : clk_div_12_LC_2_10_3/clk
Setup Constraint : 8410p
Path slack       : 4679p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2918
---------------------------------------   ---- 
End-of-path arrival time (ps)             5919
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
clk_div_11_LC_2_10_2/carryin         LogicCell40_SEQ_MODE_1000      0              5533   3725  RISE       1
clk_div_11_LC_2_10_2/carryout        LogicCell40_SEQ_MODE_1000    126              5659   3725  RISE       2
I__518/I                             InMux                          0              5659   4679  RISE       1
I__518/O                             InMux                        259              5919   4679  RISE       1
clk_div_12_LC_2_10_3/in3             LogicCell40_SEQ_MODE_1000      0              5919   4679  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_11_LC_2_10_2/in3
Capture Clock    : clk_div_11_LC_2_10_2/clk
Setup Constraint : 8410p
Path slack       : 4805p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2792
---------------------------------------   ---- 
End-of-path arrival time (ps)             5793
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
clk_div_10_LC_2_10_1/carryin         LogicCell40_SEQ_MODE_1000      0              5407   3725  RISE       1
clk_div_10_LC_2_10_1/carryout        LogicCell40_SEQ_MODE_1000    126              5533   3725  RISE       2
I__424/I                             InMux                          0              5533   4805  RISE       1
I__424/O                             InMux                        259              5793   4805  RISE       1
clk_div_11_LC_2_10_2/in3             LogicCell40_SEQ_MODE_1000      0              5793   4805  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_10_LC_2_10_1/in3
Capture Clock    : clk_div_10_LC_2_10_1/clk
Setup Constraint : 8410p
Path slack       : 4932p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2665
---------------------------------------   ---- 
End-of-path arrival time (ps)             5666
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
clk_div_9_LC_2_10_0/carryin          LogicCell40_SEQ_MODE_1000      0              5281   3725  RISE       1
clk_div_9_LC_2_10_0/carryout         LogicCell40_SEQ_MODE_1000    126              5407   3725  RISE       2
I__430/I                             InMux                          0              5407   4931  RISE       1
I__430/O                             InMux                        259              5666   4931  RISE       1
clk_div_10_LC_2_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5666   4931  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_9_LC_2_10_0/in3
Capture Clock    : clk_div_9_LC_2_10_0/clk
Setup Constraint : 8410p
Path slack       : 5058p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2539
---------------------------------------   ---- 
End-of-path arrival time (ps)             5540
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
clk_div_8_LC_2_9_7/carryin           LogicCell40_SEQ_MODE_1000      0              4958   3725  RISE       1
clk_div_8_LC_2_9_7/carryout          LogicCell40_SEQ_MODE_1000    126              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              5084   3725  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout      ICE_CARRY_IN_MUX             196              5281   3725  RISE       2
I__436/I                             InMux                          0              5281   5058  RISE       1
I__436/O                             InMux                        259              5540   5058  RISE       1
clk_div_9_LC_2_10_0/in3              LogicCell40_SEQ_MODE_1000      0              5540   5058  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_8_LC_2_9_7/in3
Capture Clock    : clk_div_8_LC_2_9_7/clk
Setup Constraint : 8410p
Path slack       : 5380p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2217
---------------------------------------   ---- 
End-of-path arrival time (ps)             5218
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
clk_div_7_LC_2_9_6/carryin           LogicCell40_SEQ_MODE_1000      0              4832   3725  RISE       1
clk_div_7_LC_2_9_6/carryout          LogicCell40_SEQ_MODE_1000    126              4958   3725  RISE       2
I__442/I                             InMux                          0              4958   5380  RISE       1
I__442/O                             InMux                        259              5218   5380  RISE       1
clk_div_8_LC_2_9_7/in3               LogicCell40_SEQ_MODE_1000      0              5218   5380  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_7_LC_2_9_6/in3
Capture Clock    : clk_div_7_LC_2_9_6/clk
Setup Constraint : 8410p
Path slack       : 5507p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2090
---------------------------------------   ---- 
End-of-path arrival time (ps)             5091
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
clk_div_6_LC_2_9_5/carryin           LogicCell40_SEQ_MODE_1000      0              4706   3725  RISE       1
clk_div_6_LC_2_9_5/carryout          LogicCell40_SEQ_MODE_1000    126              4832   3725  RISE       2
I__448/I                             InMux                          0              4832   5506  RISE       1
I__448/O                             InMux                        259              5091   5506  RISE       1
clk_div_7_LC_2_9_6/in3               LogicCell40_SEQ_MODE_1000      0              5091   5506  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_6_LC_2_9_5/in3
Capture Clock    : clk_div_6_LC_2_9_5/clk
Setup Constraint : 8410p
Path slack       : 5633p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1964
---------------------------------------   ---- 
End-of-path arrival time (ps)             4965
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
clk_div_5_LC_2_9_4/carryin           LogicCell40_SEQ_MODE_1000      0              4579   3725  RISE       1
clk_div_5_LC_2_9_4/carryout          LogicCell40_SEQ_MODE_1000    126              4706   3725  RISE       2
I__454/I                             InMux                          0              4706   5633  RISE       1
I__454/O                             InMux                        259              4965   5633  RISE       1
clk_div_6_LC_2_9_5/in3               LogicCell40_SEQ_MODE_1000      0              4965   5633  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_5_LC_2_9_4/in3
Capture Clock    : clk_div_5_LC_2_9_4/clk
Setup Constraint : 8410p
Path slack       : 5759p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1838
---------------------------------------   ---- 
End-of-path arrival time (ps)             4839
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
clk_div_4_LC_2_9_3/carryin           LogicCell40_SEQ_MODE_1000      0              4453   3725  RISE       1
clk_div_4_LC_2_9_3/carryout          LogicCell40_SEQ_MODE_1000    126              4579   3725  RISE       2
I__460/I                             InMux                          0              4579   5759  RISE       1
I__460/O                             InMux                        259              4839   5759  RISE       1
clk_div_5_LC_2_9_4/in3               LogicCell40_SEQ_MODE_1000      0              4839   5759  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_6_LC_2_6_6/in3
Capture Clock    : cntr_6_LC_2_6_6/clk
Setup Constraint : 8410p
Path slack       : 5857p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1740
---------------------------------------   ---- 
End-of-path arrival time (ps)             4741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I                  LocalMux                       0              3001   5857  RISE       1
I__212/O                  LocalMux                     330              3331   5857  RISE       1
I__217/I                  InMux                          0              3331   5857  RISE       1
I__217/O                  InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   5857  RISE       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   5857  RISE       2
cntr_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   5857  RISE       1
cntr_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   5857  RISE       2
cntr_2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   5857  RISE       1
cntr_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   5857  RISE       2
cntr_3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   5857  RISE       1
cntr_3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   5857  RISE       2
cntr_4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   5857  RISE       1
cntr_4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   5857  RISE       2
cntr_5_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              4355   5857  RISE       1
cntr_5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    126              4481   5857  RISE       1
I__259/I                  InMux                          0              4481   5857  RISE       1
I__259/O                  InMux                        259              4741   5857  RISE       1
cntr_6_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              4741   5857  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_4_LC_2_9_3/in3
Capture Clock    : clk_div_4_LC_2_9_3/clk
Setup Constraint : 8410p
Path slack       : 5885p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1712
---------------------------------------   ---- 
End-of-path arrival time (ps)             4713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
clk_div_3_LC_2_9_2/carryin           LogicCell40_SEQ_MODE_1000      0              4327   3725  RISE       1
clk_div_3_LC_2_9_2/carryout          LogicCell40_SEQ_MODE_1000    126              4453   3725  RISE       2
I__466/I                             InMux                          0              4453   5885  RISE       1
I__466/O                             InMux                        259              4713   5885  RISE       1
clk_div_4_LC_2_9_3/in3               LogicCell40_SEQ_MODE_1000      0              4713   5885  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_5_LC_2_6_5/in3
Capture Clock    : cntr_5_LC_2_6_5/clk
Setup Constraint : 8410p
Path slack       : 5984p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1613
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I                  LocalMux                       0              3001   5857  RISE       1
I__212/O                  LocalMux                     330              3331   5857  RISE       1
I__217/I                  InMux                          0              3331   5857  RISE       1
I__217/O                  InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   5857  RISE       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   5857  RISE       2
cntr_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   5857  RISE       1
cntr_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   5857  RISE       2
cntr_2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   5857  RISE       1
cntr_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   5857  RISE       2
cntr_3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   5857  RISE       1
cntr_3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   5857  RISE       2
cntr_4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4229   5857  RISE       1
cntr_4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4355   5857  RISE       2
I__260/I                  InMux                          0              4355   5983  RISE       1
I__260/O                  InMux                        259              4614   5983  RISE       1
cntr_5_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              4614   5983  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_3_LC_2_9_2/in3
Capture Clock    : clk_div_3_LC_2_9_2/clk
Setup Constraint : 8410p
Path slack       : 6012p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1585
---------------------------------------   ---- 
End-of-path arrival time (ps)             4586
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
clk_div_2_LC_2_9_1/carryin           LogicCell40_SEQ_MODE_1000      0              4201   3725  RISE       1
clk_div_2_LC_2_9_1/carryout          LogicCell40_SEQ_MODE_1000    126              4327   3725  RISE       2
I__472/I                             InMux                          0              4327   6011  RISE       1
I__472/O                             InMux                        259              4586   6011  RISE       1
clk_div_3_LC_2_9_2/in3               LogicCell40_SEQ_MODE_1000      0              4586   6011  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_4_LC_2_6_4/in3
Capture Clock    : cntr_4_LC_2_6_4/clk
Setup Constraint : 8410p
Path slack       : 6110p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1487
---------------------------------------   ---- 
End-of-path arrival time (ps)             4488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I                  LocalMux                       0              3001   5857  RISE       1
I__212/O                  LocalMux                     330              3331   5857  RISE       1
I__217/I                  InMux                          0              3331   5857  RISE       1
I__217/O                  InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   5857  RISE       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   5857  RISE       2
cntr_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   5857  RISE       1
cntr_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   5857  RISE       2
cntr_2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   5857  RISE       1
cntr_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   5857  RISE       2
cntr_3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4102   5857  RISE       1
cntr_3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4229   5857  RISE       2
I__261/I                  InMux                          0              4229   6110  RISE       1
I__261/O                  InMux                        259              4488   6110  RISE       1
cntr_4_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              4488   6110  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_2_LC_2_9_1/in3
Capture Clock    : clk_div_2_LC_2_9_1/clk
Setup Constraint : 8410p
Path slack       : 6138p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1459
---------------------------------------   ---- 
End-of-path arrival time (ps)             4460
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__284/I                             Odrv4                          0              3001   3725  RISE       1
I__284/O                             Odrv4                        351              3352   3725  RISE       1
I__287/I                             LocalMux                       0              3352   3725  RISE       1
I__287/O                             LocalMux                     330              3682   3725  RISE       1
I__289/I                             InMux                          0              3682   3725  RISE       1
I__289/O                             InMux                        259              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3941   3725  RISE       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    259              4201   3725  RISE       2
I__267/I                             InMux                          0              4201   6138  RISE       1
I__267/O                             InMux                        259              4460   6138  RISE       1
clk_div_2_LC_2_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4460   6138  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_3_LC_2_6_3/in3
Capture Clock    : cntr_3_LC_2_6_3/clk
Setup Constraint : 8410p
Path slack       : 6236p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1361
---------------------------------------   ---- 
End-of-path arrival time (ps)             4362
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I                  LocalMux                       0              3001   5857  RISE       1
I__212/O                  LocalMux                     330              3331   5857  RISE       1
I__217/I                  InMux                          0              3331   5857  RISE       1
I__217/O                  InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   5857  RISE       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   5857  RISE       2
cntr_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   5857  RISE       1
cntr_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   5857  RISE       2
cntr_2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              3976   5857  RISE       1
cntr_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4102   5857  RISE       2
I__172/I                  InMux                          0              4102   6236  RISE       1
I__172/O                  InMux                        259              4362   6236  RISE       1
cntr_3_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              4362   6236  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_2_LC_2_6_2/in3
Capture Clock    : cntr_2_LC_2_6_2/clk
Setup Constraint : 8410p
Path slack       : 6362p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1235
---------------------------------------   ---- 
End-of-path arrival time (ps)             4236
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I                  LocalMux                       0              3001   5857  RISE       1
I__212/O                  LocalMux                     330              3331   5857  RISE       1
I__217/I                  InMux                          0              3331   5857  RISE       1
I__217/O                  InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   5857  RISE       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   5857  RISE       2
cntr_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              3850   5857  RISE       1
cntr_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              3976   5857  RISE       2
I__173/I                  InMux                          0              3976   6362  RISE       1
I__173/O                  InMux                        259              4236   6362  RISE       1
cntr_2_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              4236   6362  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_1_LC_2_6_1/in3
Capture Clock    : cntr_1_LC_2_6_1/clk
Setup Constraint : 8410p
Path slack       : 6489p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1108
---------------------------------------   ---- 
End-of-path arrival time (ps)             4109
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I                  LocalMux                       0              3001   5857  RISE       1
I__212/O                  LocalMux                     330              3331   5857  RISE       1
I__217/I                  InMux                          0              3331   5857  RISE       1
I__217/O                  InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3590   5857  RISE       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    259              3850   5857  RISE       2
I__174/I                  InMux                          0              3850   6488  RISE       1
I__174/O                  InMux                        259              4109   6488  RISE       1
cntr_1_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              4109   6488  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_7_7/lcout
Path End         : BIT_5_LC_1_7_7/in2
Capture Clock    : BIT_5_LC_1_7_7/clk
Setup Constraint : 8410p
Path slack       : 6559p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3941
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5752  RISE       3
I__110/I              Odrv4                          0              3001   5752  RISE       1
I__110/O              Odrv4                        351              3352   5752  RISE       1
I__112/I              LocalMux                       0              3352   6558  RISE       1
I__112/O              LocalMux                     330              3682   6558  RISE       1
I__115/I              InMux                          0              3682   6558  RISE       1
I__115/O              InMux                        259              3941   6558  RISE       1
I__117/I              CascadeMux                     0              3941   6558  RISE       1
I__117/O              CascadeMux                     0              3941   6558  RISE       1
BIT_5_LC_1_7_7/in2    LogicCell40_SEQ_MODE_1000      0              3941   6558  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_1_7_4/lcout
Path End         : BIT_2_LC_1_7_4/in2
Capture Clock    : BIT_2_LC_1_7_4/clk
Setup Constraint : 8410p
Path slack       : 6559p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3941
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5619  RISE       3
I__144/I              Odrv4                          0              3001   5619  RISE       1
I__144/O              Odrv4                        351              3352   5619  RISE       1
I__147/I              LocalMux                       0              3352   6558  RISE       1
I__147/O              LocalMux                     330              3682   6558  RISE       1
I__150/I              InMux                          0              3682   6558  RISE       1
I__150/O              InMux                        259              3941   6558  RISE       1
I__152/I              CascadeMux                     0              3941   6558  RISE       1
I__152/O              CascadeMux                     0              3941   6558  RISE       1
BIT_2_LC_1_7_4/in2    LogicCell40_SEQ_MODE_1000      0              3941   6558  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_2_11_1/lcout
Path End         : clk_div_18_LC_2_11_1/in1
Capture Clock    : clk_div_18_LC_2_11_1/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_18_LC_2_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3578  RISE       2
I__484/I                    LocalMux                       0              3001   6881  RISE       1
I__484/O                    LocalMux                     330              3331   6881  RISE       1
I__486/I                    InMux                          0              3331   6881  RISE       1
I__486/O                    InMux                        259              3590   6881  RISE       1
clk_div_18_LC_2_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_18_LC_2_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_2_11_0/lcout
Path End         : clk_div_17_LC_2_11_0/in1
Capture Clock    : clk_div_17_LC_2_11_0/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3480  RISE       2
I__490/I                    LocalMux                       0              3001   6488  RISE       1
I__490/O                    LocalMux                     330              3331   6488  RISE       1
I__492/I                    InMux                          0              3331   6488  RISE       1
I__492/O                    InMux                        259              3590   6488  RISE       1
clk_div_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_2_10_7/lcout
Path End         : clk_div_16_LC_2_10_7/in1
Capture Clock    : clk_div_16_LC_2_10_7/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3157  RISE       2
I__496/I                    LocalMux                       0              3001   6166  RISE       1
I__496/O                    LocalMux                     330              3331   6166  RISE       1
I__498/I                    InMux                          0              3331   6166  RISE       1
I__498/O                    InMux                        259              3590   6166  RISE       1
clk_div_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_2_10_6/lcout
Path End         : clk_div_15_LC_2_10_6/in1
Capture Clock    : clk_div_15_LC_2_10_6/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3031  RISE       2
I__502/I                    LocalMux                       0              3001   6039  RISE       1
I__502/O                    LocalMux                     330              3331   6039  RISE       1
I__504/I                    InMux                          0              3331   6039  RISE       1
I__504/O                    InMux                        259              3590   6039  RISE       1
clk_div_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_2_10_5/lcout
Path End         : clk_div_14_LC_2_10_5/in1
Capture Clock    : clk_div_14_LC_2_10_5/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2904  RISE       2
I__508/I                    LocalMux                       0              3001   5913  RISE       1
I__508/O                    LocalMux                     330              3331   5913  RISE       1
I__510/I                    InMux                          0              3331   5913  RISE       1
I__510/O                    InMux                        259              3590   5913  RISE       1
clk_div_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_2_10_4/lcout
Path End         : clk_div_13_LC_2_10_4/in1
Capture Clock    : clk_div_13_LC_2_10_4/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2778  RISE       2
I__514/I                    LocalMux                       0              3001   5787  RISE       1
I__514/O                    LocalMux                     330              3331   5787  RISE       1
I__516/I                    InMux                          0              3331   5787  RISE       1
I__516/O                    InMux                        259              3590   5787  RISE       1
clk_div_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_2_10_3/lcout
Path End         : clk_div_12_LC_2_10_3/in1
Capture Clock    : clk_div_12_LC_2_10_3/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2652  RISE       2
I__520/I                    LocalMux                       0              3001   5661  RISE       1
I__520/O                    LocalMux                     330              3331   5661  RISE       1
I__522/I                    InMux                          0              3331   5661  RISE       1
I__522/O                    InMux                        259              3590   5661  RISE       1
clk_div_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_2/lcout
Path End         : clk_div_11_LC_2_10_2/in1
Capture Clock    : clk_div_11_LC_2_10_2/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2526  RISE       2
I__426/I                    LocalMux                       0              3001   5534  RISE       1
I__426/O                    LocalMux                     330              3331   5534  RISE       1
I__428/I                    InMux                          0              3331   5534  RISE       1
I__428/O                    InMux                        259              3590   5534  RISE       1
clk_div_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_10_1/lcout
Path End         : clk_div_10_LC_2_10_1/in1
Capture Clock    : clk_div_10_LC_2_10_1/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2399  RISE       2
I__432/I                    LocalMux                       0              3001   5408  RISE       1
I__432/O                    LocalMux                     330              3331   5408  RISE       1
I__434/I                    InMux                          0              3331   5408  RISE       1
I__434/O                    InMux                        259              3590   5408  RISE       1
clk_div_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_10_0/lcout
Path End         : clk_div_9_LC_2_10_0/in1
Capture Clock    : clk_div_9_LC_2_10_0/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   2273  RISE       2
I__438/I                   LocalMux                       0              3001   5282  RISE       1
I__438/O                   LocalMux                     330              3331   5282  RISE       1
I__440/I                   InMux                          0              3331   5282  RISE       1
I__440/O                   InMux                        259              3590   5282  RISE       1
clk_div_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_9_7/lcout
Path End         : clk_div_8_LC_2_9_7/in1
Capture Clock    : clk_div_8_LC_2_9_7/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1951  RISE       2
I__444/I                  LocalMux                       0              3001   4959  RISE       1
I__444/O                  LocalMux                     330              3331   4959  RISE       1
I__446/I                  InMux                          0              3331   4959  RISE       1
I__446/O                  InMux                        259              3590   4959  RISE       1
clk_div_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_9_6/lcout
Path End         : clk_div_7_LC_2_9_6/in1
Capture Clock    : clk_div_7_LC_2_9_6/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1824  RISE       2
I__450/I                  LocalMux                       0              3001   4833  RISE       1
I__450/O                  LocalMux                     330              3331   4833  RISE       1
I__452/I                  InMux                          0              3331   4833  RISE       1
I__452/O                  InMux                        259              3590   4833  RISE       1
clk_div_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_9_5/lcout
Path End         : clk_div_6_LC_2_9_5/in1
Capture Clock    : clk_div_6_LC_2_9_5/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1698  RISE       2
I__456/I                  LocalMux                       0              3001   4707  RISE       1
I__456/O                  LocalMux                     330              3331   4707  RISE       1
I__458/I                  InMux                          0              3331   4707  RISE       1
I__458/O                  InMux                        259              3590   4707  RISE       1
clk_div_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_9_4/lcout
Path End         : clk_div_5_LC_2_9_4/in1
Capture Clock    : clk_div_5_LC_2_9_4/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1572  RISE       2
I__462/I                  LocalMux                       0              3001   4581  RISE       1
I__462/O                  LocalMux                     330              3331   4581  RISE       1
I__464/I                  InMux                          0              3331   4581  RISE       1
I__464/O                  InMux                        259              3590   4581  RISE       1
clk_div_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_9_3/lcout
Path End         : clk_div_4_LC_2_9_3/in1
Capture Clock    : clk_div_4_LC_2_9_3/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1446  RISE       2
I__468/I                  LocalMux                       0              3001   4454  RISE       1
I__468/O                  LocalMux                     330              3331   4454  RISE       1
I__470/I                  InMux                          0              3331   4454  RISE       1
I__470/O                  InMux                        259              3590   4454  RISE       1
clk_div_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_9_2/lcout
Path End         : clk_div_3_LC_2_9_2/in1
Capture Clock    : clk_div_3_LC_2_9_2/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1319  RISE       2
I__263/I                  LocalMux                       0              3001   4328  RISE       1
I__263/O                  LocalMux                     330              3331   4328  RISE       1
I__265/I                  InMux                          0              3331   4328  RISE       1
I__265/O                  InMux                        259              3590   4328  RISE       1
clk_div_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_9_1/lcout
Path End         : clk_div_2_LC_2_9_1/in1
Capture Clock    : clk_div_2_LC_2_9_1/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1193  RISE       2
I__269/I                  LocalMux                       0              3001   4202  RISE       1
I__269/O                  LocalMux                     330              3331   4202  RISE       1
I__271/I                  InMux                          0              3331   4202  RISE       1
I__271/O                  InMux                        259              3590   4202  RISE       1
clk_div_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_2_8_5/lcout
Path End         : BIT_7_LC_2_8_5/in1
Capture Clock    : BIT_7_LC_2_8_5/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5591  RISE       3
I__298/I              LocalMux                       0              3001   6881  RISE       1
I__298/O              LocalMux                     330              3331   6881  RISE       1
I__301/I              InMux                          0              3331   6881  RISE       1
I__301/O              InMux                        259              3590   6881  RISE       1
BIT_7_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_6_LC_2_8_3/lcout
Path End         : BIT_6_LC_2_8_3/in1
Capture Clock    : BIT_6_LC_2_8_3/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_6_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5619  RISE       3
I__331/I              LocalMux                       0              3001   6881  RISE       1
I__331/O              LocalMux                     330              3331   6881  RISE       1
I__334/I              InMux                          0              3331   6881  RISE       1
I__334/O              InMux                        259              3590   6881  RISE       1
BIT_6_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_5/lcout
Path End         : clk_div_1_LC_2_7_1/in1
Capture Clock    : clk_div_1_LC_2_7_1/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1067  RISE       4
I__275/I                  LocalMux                       0              3001   6881  RISE       1
I__275/O                  LocalMux                     330              3331   6881  RISE       1
I__278/I                  InMux                          0              3331   6881  RISE       1
I__278/O                  InMux                        259              3590   6881  RISE       1
clk_div_1_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_6_6/lcout
Path End         : cntr_6_LC_2_6_6/in1
Capture Clock    : cntr_6_LC_2_6_6/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4377  RISE       7
I__250/I               LocalMux                       0              3001   6881  RISE       1
I__250/O               LocalMux                     330              3331   6881  RISE       1
I__257/I               InMux                          0              3331   6881  RISE       1
I__257/O               InMux                        259              3590   6881  RISE       1
cntr_6_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_2_6_5/lcout
Path End         : cntr_5_LC_2_6_5/in1
Capture Clock    : cntr_5_LC_2_6_5/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4426  RISE       8
I__222/I               LocalMux                       0              3001   6488  RISE       1
I__222/O               LocalMux                     330              3331   6488  RISE       1
I__230/I               InMux                          0              3331   6488  RISE       1
I__230/O               InMux                        259              3590   6488  RISE       1
cntr_5_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : cntr_4_LC_2_6_4/in1
Capture Clock    : cntr_4_LC_2_6_4/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3606  RISE       5
I__363/I               LocalMux                       0              3001   6362  RISE       1
I__363/O               LocalMux                     330              3331   6362  RISE       1
I__368/I               InMux                          0              3331   6362  RISE       1
I__368/O               InMux                        259              3590   6362  RISE       1
cntr_4_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : cntr_3_LC_2_6_3/in1
Capture Clock    : cntr_3_LC_2_6_3/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   4034  RISE       8
I__406/I               LocalMux                       0              3001   6236  RISE       1
I__406/O               LocalMux                     330              3331   6236  RISE       1
I__414/I               InMux                          0              3331   6236  RISE       1
I__414/O               InMux                        259              3590   6236  RISE       1
cntr_3_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_7_3/lcout
Path End         : BIT_1_LC_1_7_3/in1
Capture Clock    : BIT_1_LC_1_7_3/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5492  RISE       3
I__377/I              LocalMux                       0              3001   6881  RISE       1
I__377/O              LocalMux                     330              3331   6881  RISE       1
I__380/I              InMux                          0              3331   6881  RISE       1
I__380/O              InMux                        259              3590   6881  RISE       1
BIT_1_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_6_1/lcout
Path End         : cntr_1_LC_2_6_1/in1
Capture Clock    : cntr_1_LC_2_6_1/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3774  RISE       5
I__178/I               LocalMux                       0              3001   5983  RISE       1
I__178/O               LocalMux                     330              3331   5983  RISE       1
I__183/I               InMux                          0              3331   5983  RISE       1
I__183/O               InMux                        259              3590   5983  RISE       1
cntr_1_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_6_2/lcout
Path End         : cntr_2_LC_2_6_2/in1
Capture Clock    : cntr_2_LC_2_6_2/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3522  RISE       5
I__236/I               LocalMux                       0              3001   6110  RISE       1
I__236/O               LocalMux                     330              3331   6110  RISE       1
I__241/I               InMux                          0              3331   6110  RISE       1
I__241/O               InMux                        259              3590   6110  RISE       1
cntr_2_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_0_LC_2_6_0/in1
Capture Clock    : cntr_0_LC_2_6_0/clk
Setup Constraint : 8410p
Path slack       : 6882p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -400
----------------------------------------   ----- 
End-of-path required time (ps)             10472

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   3690  RISE       5
I__212/I               LocalMux                       0              3001   5857  RISE       1
I__212/O               LocalMux                     330              3331   5857  RISE       1
I__217/I               InMux                          0              3331   5857  RISE       1
I__217/O               InMux                        259              3590   5857  RISE       1
cntr_0_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3590   6881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_1_7_6/lcout
Path End         : BIT_4_LC_1_7_6/in2
Capture Clock    : BIT_4_LC_1_7_6/clk
Setup Constraint : 8410p
Path slack       : 6910p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   6018  RISE       3
I__122/I              LocalMux                       0              3001   6909  RISE       1
I__122/O              LocalMux                     330              3331   6909  RISE       1
I__125/I              InMux                          0              3331   6909  RISE       1
I__125/O              InMux                        259              3590   6909  RISE       1
I__127/I              CascadeMux                     0              3590   6909  RISE       1
I__127/O              CascadeMux                     0              3590   6909  RISE       1
BIT_4_LC_1_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3590   6909  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_7_5/lcout
Path End         : BIT_3_LC_1_7_5/in2
Capture Clock    : BIT_3_LC_1_7_5/clk
Setup Constraint : 8410p
Path slack       : 6910p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5969  RISE       3
I__134/I              LocalMux                       0              3001   6909  RISE       1
I__134/O              LocalMux                     330              3331   6909  RISE       1
I__137/I              InMux                          0              3331   6909  RISE       1
I__137/O              InMux                        259              3590   6909  RISE       1
I__139/I              CascadeMux                     0              3590   6909  RISE       1
I__139/O              CascadeMux                     0              3590   6909  RISE       1
BIT_3_LC_1_7_5/in2    LogicCell40_SEQ_MODE_1000      0              3590   6909  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_1_7_1/lcout
Path End         : BIT_0_LC_1_7_1/in2
Capture Clock    : BIT_0_LC_1_7_1/clk
Setup Constraint : 8410p
Path slack       : 6910p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -372
----------------------------------------   ----- 
End-of-path required time (ps)             10500

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   5969  RISE       3
I__159/I              LocalMux                       0              3001   6909  RISE       1
I__159/O              LocalMux                     330              3331   6909  RISE       1
I__162/I              InMux                          0              3331   6909  RISE       1
I__162/O              InMux                        259              3590   6909  RISE       1
I__164/I              CascadeMux                     0              3590   6909  RISE       1
I__164/O              CascadeMux                     0              3590   6909  RISE       1
BIT_0_LC_1_7_1/in2    LogicCell40_SEQ_MODE_1000      0              3590   6909  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_5/lcout
Path End         : clk_div_0_LC_2_7_5/in3
Capture Clock    : clk_div_0_LC_2_7_5/clk
Setup Constraint : 8410p
Path slack       : 7008p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1067  RISE       4
I__275/I                  LocalMux                       0              3001   6881  RISE       1
I__275/O                  LocalMux                     330              3331   6881  RISE       1
I__279/I                  InMux                          0              3331   7007  RISE       1
I__279/O                  InMux                        259              3590   7007  RISE       1
clk_div_0_LC_2_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3590   7007  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_1_LC_2_7_1/in3
Capture Clock    : clk_div_1_LC_2_7_1/clk
Setup Constraint : 8410p
Path slack       : 7008p

Capture Clock Arrival Time (top|CLK:R#2)    8410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2461
- Setup Time                                -274
----------------------------------------   ----- 
End-of-path required time (ps)             10598

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          589
---------------------------------------   ---- 
End-of-path arrival time (ps)             3590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1039  RISE       3
I__285/I                  LocalMux                       0              3001   7007  RISE       1
I__285/O                  LocalMux                     330              3331   7007  RISE       1
I__288/I                  InMux                          0              3331   7007  RISE       1
I__288/O                  InMux                        259              3590   7007  RISE       1
clk_div_1_LC_2_7_1/in3    LogicCell40_SEQ_MODE_1000      0              3590   7007  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_2_8_5/lcout
Path End         : LED7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5994
---------------------------------------   ---- 
End-of-path arrival time (ps)             8995
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__297/I                        Odrv4                          0              3001   +INF  RISE       1
I__297/O                        Odrv4                        351              3352   +INF  RISE       1
I__300/I                        Span4Mux_s1_h                  0              3352   +INF  RISE       1
I__300/O                        Span4Mux_s1_h                175              3527   +INF  RISE       1
I__303/I                        IoSpan4Mux                     0              3527   +INF  RISE       1
I__303/O                        IoSpan4Mux                   288              3815   +INF  RISE       1
I__305/I                        LocalMux                       0              3815   +INF  RISE       1
I__305/O                        LocalMux                     330              4145   +INF  RISE       1
I__306/I                        IoInMux                        0              4145   +INF  RISE       1
I__306/O                        IoInMux                      259              4404   +INF  RISE       1
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4404   +INF  RISE       1
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6641   +INF  FALL       1
LED7_obuf_iopad/DIN             IO_PAD                         0              6641   +INF  FALL       1
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8995   +INF  FALL       1
LED7                            top                            0              8995   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_6_LC_2_8_3/lcout
Path End         : LED6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5846
---------------------------------------   ---- 
End-of-path arrival time (ps)             8847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_6_LC_2_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__332/I                        Odrv4                          0              3001   +INF  RISE       1
I__332/O                        Odrv4                        351              3352   +INF  RISE       1
I__335/I                        Span4Mux_s3_v                  0              3352   +INF  RISE       1
I__335/O                        Span4Mux_s3_v                316              3668   +INF  RISE       1
I__337/I                        LocalMux                       0              3668   +INF  RISE       1
I__337/O                        LocalMux                     330              3997   +INF  RISE       1
I__338/I                        IoInMux                        0              3997   +INF  RISE       1
I__338/O                        IoInMux                      259              4257   +INF  RISE       1
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4257   +INF  RISE       1
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6494   +INF  FALL       1
LED6_obuf_iopad/DIN             IO_PAD                         0              6494   +INF  FALL       1
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8847   +INF  FALL       1
LED6                            top                            0              8847   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_7_7/lcout
Path End         : LED5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             8679
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_7_7/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__110/I                        Odrv4                          0              3001   +INF  RISE       1
I__110/O                        Odrv4                        351              3352   +INF  RISE       1
I__113/I                        Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__113/O                        Span4Mux_s0_h                147              3499   +INF  RISE       1
I__116/I                        LocalMux                       0              3499   +INF  RISE       1
I__116/O                        LocalMux                     330              3829   +INF  RISE       1
I__118/I                        IoInMux                        0              3829   +INF  RISE       1
I__118/O                        IoInMux                      259              4088   +INF  RISE       1
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
LED5_obuf_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
LED5                            top                            0              8679   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_1_7_6/lcout
Path End         : LED4
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6134
---------------------------------------   ---- 
End-of-path arrival time (ps)             9135
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_1_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__123/I                        Odrv4                          0              3001   +INF  RISE       1
I__123/O                        Odrv4                        351              3352   +INF  RISE       1
I__126/I                        Span4Mux_v                     0              3352   +INF  RISE       1
I__126/O                        Span4Mux_v                   351              3703   +INF  RISE       1
I__128/I                        Span4Mux_s2_v                  0              3703   +INF  RISE       1
I__128/O                        Span4Mux_s2_v                252              3955   +INF  RISE       1
I__129/I                        LocalMux                       0              3955   +INF  RISE       1
I__129/O                        LocalMux                     330              4285   +INF  RISE       1
I__130/I                        IoInMux                        0              4285   +INF  RISE       1
I__130/O                        IoInMux                      259              4544   +INF  RISE       1
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4544   +INF  RISE       1
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6782   +INF  FALL       1
LED4_obuf_iopad/DIN             IO_PAD                         0              6782   +INF  FALL       1
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9135   +INF  FALL       1
LED4                            top                            0              9135   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_7_5/lcout
Path End         : LED3
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5818
---------------------------------------   ---- 
End-of-path arrival time (ps)             8819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__135/I                        Odrv4                          0              3001   +INF  RISE       1
I__135/O                        Odrv4                        351              3352   +INF  RISE       1
I__138/I                        IoSpan4Mux                     0              3352   +INF  RISE       1
I__138/O                        IoSpan4Mux                   288              3640   +INF  RISE       1
I__140/I                        LocalMux                       0              3640   +INF  RISE       1
I__140/O                        LocalMux                     330              3969   +INF  RISE       1
I__141/I                        IoInMux                        0              3969   +INF  RISE       1
I__141/O                        IoInMux                      259              4229   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
LED3                            top                            0              8819   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_1_7_4/lcout
Path End         : LED2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6085
---------------------------------------   ---- 
End-of-path arrival time (ps)             9086
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_1_7_4/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__145/I                        Odrv4                          0              3001   +INF  RISE       1
I__145/O                        Odrv4                        351              3352   +INF  RISE       1
I__148/I                        Span4Mux_h                     0              3352   +INF  RISE       1
I__148/O                        Span4Mux_h                   302              3654   +INF  RISE       1
I__151/I                        Span4Mux_s2_v                  0              3654   +INF  RISE       1
I__151/O                        Span4Mux_s2_v                252              3906   +INF  RISE       1
I__153/I                        LocalMux                       0              3906   +INF  RISE       1
I__153/O                        LocalMux                     330              4236   +INF  RISE       1
I__154/I                        IoInMux                        0              4236   +INF  RISE       1
I__154/O                        IoInMux                      259              4495   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4495   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6733   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0              6733   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9086   +INF  FALL       1
LED2                            top                            0              9086   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_7_3/lcout
Path End         : LED1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             8679
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_7_3/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__378/I                        Odrv4                          0              3001   +INF  RISE       1
I__378/O                        Odrv4                        351              3352   +INF  RISE       1
I__381/I                        Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__381/O                        Span4Mux_s0_h                147              3499   +INF  RISE       1
I__383/I                        LocalMux                       0              3499   +INF  RISE       1
I__383/O                        LocalMux                     330              3829   +INF  RISE       1
I__385/I                        IoInMux                        0              3829   +INF  RISE       1
I__385/O                        IoInMux                      259              4088   +INF  RISE       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
LED1                            top                            0              8679   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_1_7_1/lcout
Path End         : LED0
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6435
---------------------------------------   ---- 
End-of-path arrival time (ps)             9436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_1_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__160/I                        Odrv4                          0              3001   +INF  RISE       1
I__160/O                        Odrv4                        351              3352   +INF  RISE       1
I__163/I                        Span4Mux_h                     0              3352   +INF  RISE       1
I__163/O                        Span4Mux_h                   302              3654   +INF  RISE       1
I__165/I                        Span4Mux_v                     0              3654   +INF  RISE       1
I__165/O                        Span4Mux_v                   351              4004   +INF  RISE       1
I__166/I                        Span4Mux_s2_v                  0              4004   +INF  RISE       1
I__166/O                        Span4Mux_s2_v                252              4257   +INF  RISE       1
I__167/I                        LocalMux                       0              4257   +INF  RISE       1
I__167/O                        LocalMux                     330              4586   +INF  RISE       1
I__168/I                        IoInMux                        0              4586   +INF  RISE       1
I__168/O                        IoInMux                      259              4846   +INF  RISE       1
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4846   +INF  RISE       1
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7083   +INF  FALL       1
LED0_obuf_iopad/DIN             IO_PAD                         0              7083   +INF  FALL       1
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9436   +INF  FALL       1
LED0                            top                            0              9436   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_2_11_1/lcout
Path End         : clk_div_18_LC_2_11_1/in1
Capture Clock    : clk_div_18_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_18_LC_2_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_2_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__484/I                    LocalMux                       0              3001   1066  FALL       1
I__484/O                    LocalMux                     309              3310   1066  FALL       1
I__486/I                    InMux                          0              3310   1066  FALL       1
I__486/O                    InMux                        217              3527   1066  FALL       1
clk_div_18_LC_2_11_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_18_LC_2_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_2_11_0/lcout
Path End         : clk_div_17_LC_2_11_0/in1
Capture Clock    : clk_div_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_2_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__490/I                    LocalMux                       0              3001   1066  FALL       1
I__490/O                    LocalMux                     309              3310   1066  FALL       1
I__492/I                    InMux                          0              3310   1066  FALL       1
I__492/O                    InMux                        217              3527   1066  FALL       1
clk_div_17_LC_2_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_2_10_7/lcout
Path End         : clk_div_16_LC_2_10_7/in1
Capture Clock    : clk_div_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__496/I                    LocalMux                       0              3001   1066  FALL       1
I__496/O                    LocalMux                     309              3310   1066  FALL       1
I__498/I                    InMux                          0              3310   1066  FALL       1
I__498/O                    InMux                        217              3527   1066  FALL       1
clk_div_16_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_2_10_6/lcout
Path End         : clk_div_15_LC_2_10_6/in1
Capture Clock    : clk_div_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__502/I                    LocalMux                       0              3001   1066  FALL       1
I__502/O                    LocalMux                     309              3310   1066  FALL       1
I__504/I                    InMux                          0              3310   1066  FALL       1
I__504/O                    InMux                        217              3527   1066  FALL       1
clk_div_15_LC_2_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_2_10_5/lcout
Path End         : clk_div_14_LC_2_10_5/in1
Capture Clock    : clk_div_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__508/I                    LocalMux                       0              3001   1066  FALL       1
I__508/O                    LocalMux                     309              3310   1066  FALL       1
I__510/I                    InMux                          0              3310   1066  FALL       1
I__510/O                    InMux                        217              3527   1066  FALL       1
clk_div_14_LC_2_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_2_10_4/lcout
Path End         : clk_div_13_LC_2_10_4/in1
Capture Clock    : clk_div_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__514/I                    LocalMux                       0              3001   1066  FALL       1
I__514/O                    LocalMux                     309              3310   1066  FALL       1
I__516/I                    InMux                          0              3310   1066  FALL       1
I__516/O                    InMux                        217              3527   1066  FALL       1
clk_div_13_LC_2_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_2_10_3/lcout
Path End         : clk_div_12_LC_2_10_3/in1
Capture Clock    : clk_div_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__520/I                    LocalMux                       0              3001   1066  FALL       1
I__520/O                    LocalMux                     309              3310   1066  FALL       1
I__522/I                    InMux                          0              3310   1066  FALL       1
I__522/O                    InMux                        217              3527   1066  FALL       1
clk_div_12_LC_2_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_2/lcout
Path End         : clk_div_11_LC_2_10_2/in1
Capture Clock    : clk_div_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__426/I                    LocalMux                       0              3001   1066  FALL       1
I__426/O                    LocalMux                     309              3310   1066  FALL       1
I__428/I                    InMux                          0              3310   1066  FALL       1
I__428/O                    InMux                        217              3527   1066  FALL       1
clk_div_11_LC_2_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_10_1/lcout
Path End         : clk_div_10_LC_2_10_1/in1
Capture Clock    : clk_div_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__432/I                    LocalMux                       0              3001   1066  FALL       1
I__432/O                    LocalMux                     309              3310   1066  FALL       1
I__434/I                    InMux                          0              3310   1066  FALL       1
I__434/O                    InMux                        217              3527   1066  FALL       1
clk_div_10_LC_2_10_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_10_0/lcout
Path End         : clk_div_9_LC_2_10_0/in1
Capture Clock    : clk_div_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__438/I                   LocalMux                       0              3001   1066  FALL       1
I__438/O                   LocalMux                     309              3310   1066  FALL       1
I__440/I                   InMux                          0              3310   1066  FALL       1
I__440/O                   InMux                        217              3527   1066  FALL       1
clk_div_9_LC_2_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_9_7/lcout
Path End         : clk_div_8_LC_2_9_7/in1
Capture Clock    : clk_div_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__444/I                  LocalMux                       0              3001   1066  FALL       1
I__444/O                  LocalMux                     309              3310   1066  FALL       1
I__446/I                  InMux                          0              3310   1066  FALL       1
I__446/O                  InMux                        217              3527   1066  FALL       1
clk_div_8_LC_2_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_9_6/lcout
Path End         : clk_div_7_LC_2_9_6/in1
Capture Clock    : clk_div_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__450/I                  LocalMux                       0              3001   1066  FALL       1
I__450/O                  LocalMux                     309              3310   1066  FALL       1
I__452/I                  InMux                          0              3310   1066  FALL       1
I__452/O                  InMux                        217              3527   1066  FALL       1
clk_div_7_LC_2_9_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_9_5/lcout
Path End         : clk_div_6_LC_2_9_5/in1
Capture Clock    : clk_div_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__456/I                  LocalMux                       0              3001   1066  FALL       1
I__456/O                  LocalMux                     309              3310   1066  FALL       1
I__458/I                  InMux                          0              3310   1066  FALL       1
I__458/O                  InMux                        217              3527   1066  FALL       1
clk_div_6_LC_2_9_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_9_4/lcout
Path End         : clk_div_5_LC_2_9_4/in1
Capture Clock    : clk_div_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__462/I                  LocalMux                       0              3001   1066  FALL       1
I__462/O                  LocalMux                     309              3310   1066  FALL       1
I__464/I                  InMux                          0              3310   1066  FALL       1
I__464/O                  InMux                        217              3527   1066  FALL       1
clk_div_5_LC_2_9_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_9_3/lcout
Path End         : clk_div_4_LC_2_9_3/in1
Capture Clock    : clk_div_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__468/I                  LocalMux                       0              3001   1066  FALL       1
I__468/O                  LocalMux                     309              3310   1066  FALL       1
I__470/I                  InMux                          0              3310   1066  FALL       1
I__470/O                  InMux                        217              3527   1066  FALL       1
clk_div_4_LC_2_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_9_2/lcout
Path End         : clk_div_3_LC_2_9_2/in1
Capture Clock    : clk_div_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__263/I                  LocalMux                       0              3001   1066  FALL       1
I__263/O                  LocalMux                     309              3310   1066  FALL       1
I__265/I                  InMux                          0              3310   1066  FALL       1
I__265/O                  InMux                        217              3527   1066  FALL       1
clk_div_3_LC_2_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_9_1/lcout
Path End         : clk_div_2_LC_2_9_1/in1
Capture Clock    : clk_div_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__269/I                  LocalMux                       0              3001   1066  FALL       1
I__269/O                  LocalMux                     309              3310   1066  FALL       1
I__271/I                  InMux                          0              3310   1066  FALL       1
I__271/O                  InMux                        217              3527   1066  FALL       1
clk_div_2_LC_2_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_2_8_5/lcout
Path End         : BIT_7_LC_2_8_5/in1
Capture Clock    : BIT_7_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__298/I              LocalMux                       0              3001   1066  FALL       1
I__298/O              LocalMux                     309              3310   1066  FALL       1
I__301/I              InMux                          0              3310   1066  FALL       1
I__301/O              InMux                        217              3527   1066  FALL       1
BIT_7_LC_2_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_6_LC_2_8_3/lcout
Path End         : BIT_6_LC_2_8_3/in1
Capture Clock    : BIT_6_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_6_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__331/I              LocalMux                       0              3001   1066  FALL       1
I__331/O              LocalMux                     309              3310   1066  FALL       1
I__334/I              InMux                          0              3310   1066  FALL       1
I__334/O              InMux                        217              3527   1066  FALL       1
BIT_6_LC_2_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_5/lcout
Path End         : clk_div_1_LC_2_7_1/in1
Capture Clock    : clk_div_1_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__275/I                  LocalMux                       0              3001   1066  FALL       1
I__275/O                  LocalMux                     309              3310   1066  FALL       1
I__278/I                  InMux                          0              3310   1066  FALL       1
I__278/O                  InMux                        217              3527   1066  FALL       1
clk_div_1_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_2_7_1/lcout
Path End         : clk_div_1_LC_2_7_1/in3
Capture Clock    : clk_div_1_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__285/I                  LocalMux                       0              3001   1066  FALL       1
I__285/O                  LocalMux                     309              3310   1066  FALL       1
I__288/I                  InMux                          0              3310   1066  FALL       1
I__288/O                  InMux                        217              3527   1066  FALL       1
clk_div_1_LC_2_7_1/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_1_LC_2_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_6_LC_2_6_6/lcout
Path End         : cntr_6_LC_2_6_6/in1
Capture Clock    : cntr_6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_6_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       7
I__250/I               LocalMux                       0              3001   1066  FALL       1
I__250/O               LocalMux                     309              3310   1066  FALL       1
I__257/I               InMux                          0              3310   1066  FALL       1
I__257/O               InMux                        217              3527   1066  FALL       1
cntr_6_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_2_6_5/lcout
Path End         : cntr_5_LC_2_6_5/in1
Capture Clock    : cntr_5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__222/I               LocalMux                       0              3001   1066  FALL       1
I__222/O               LocalMux                     309              3310   1066  FALL       1
I__230/I               InMux                          0              3310   1066  FALL       1
I__230/O               InMux                        217              3527   1066  FALL       1
cntr_5_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : cntr_4_LC_2_6_4/in1
Capture Clock    : cntr_4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__363/I               LocalMux                       0              3001   1066  FALL       1
I__363/O               LocalMux                     309              3310   1066  FALL       1
I__368/I               InMux                          0              3310   1066  FALL       1
I__368/O               InMux                        217              3527   1066  FALL       1
cntr_4_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : cntr_3_LC_2_6_3/in1
Capture Clock    : cntr_3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__406/I               LocalMux                       0              3001   1066  FALL       1
I__406/O               LocalMux                     309              3310   1066  FALL       1
I__414/I               InMux                          0              3310   1066  FALL       1
I__414/O               InMux                        217              3527   1066  FALL       1
cntr_3_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_6_2/lcout
Path End         : cntr_2_LC_2_6_2/in1
Capture Clock    : cntr_2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__236/I               LocalMux                       0              3001   1066  FALL       1
I__236/O               LocalMux                     309              3310   1066  FALL       1
I__241/I               InMux                          0              3310   1066  FALL       1
I__241/O               InMux                        217              3527   1066  FALL       1
cntr_2_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_6_1/lcout
Path End         : cntr_1_LC_2_6_1/in1
Capture Clock    : cntr_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__178/I               LocalMux                       0              3001   1066  FALL       1
I__178/O               LocalMux                     309              3310   1066  FALL       1
I__183/I               InMux                          0              3310   1066  FALL       1
I__183/O               InMux                        217              3527   1066  FALL       1
cntr_1_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_0_LC_2_6_0/in1
Capture Clock    : cntr_0_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__212/I               LocalMux                       0              3001   1066  FALL       1
I__212/O               LocalMux                     309              3310   1066  FALL       1
I__217/I               InMux                          0              3310   1066  FALL       1
I__217/O               InMux                        217              3527   1066  FALL       1
cntr_0_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_1_7_6/lcout
Path End         : BIT_4_LC_1_7_6/in2
Capture Clock    : BIT_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__122/I              LocalMux                       0              3001   1066  FALL       1
I__122/O              LocalMux                     309              3310   1066  FALL       1
I__125/I              InMux                          0              3310   1066  FALL       1
I__125/O              InMux                        217              3527   1066  FALL       1
I__127/I              CascadeMux                     0              3527   1066  FALL       1
I__127/O              CascadeMux                     0              3527   1066  FALL       1
BIT_4_LC_1_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_7_5/lcout
Path End         : BIT_3_LC_1_7_5/in2
Capture Clock    : BIT_3_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__134/I              LocalMux                       0              3001   1066  FALL       1
I__134/O              LocalMux                     309              3310   1066  FALL       1
I__137/I              InMux                          0              3310   1066  FALL       1
I__137/O              InMux                        217              3527   1066  FALL       1
I__139/I              CascadeMux                     0              3527   1066  FALL       1
I__139/O              CascadeMux                     0              3527   1066  FALL       1
BIT_3_LC_1_7_5/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_7_3/lcout
Path End         : BIT_1_LC_1_7_3/in1
Capture Clock    : BIT_1_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__377/I              LocalMux                       0              3001   1066  FALL       1
I__377/O              LocalMux                     309              3310   1066  FALL       1
I__380/I              InMux                          0              3310   1066  FALL       1
I__380/O              InMux                        217              3527   1066  FALL       1
BIT_1_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_1_7_1/lcout
Path End         : BIT_0_LC_1_7_1/in2
Capture Clock    : BIT_0_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__159/I              LocalMux                       0              3001   1066  FALL       1
I__159/O              LocalMux                     309              3310   1066  FALL       1
I__162/I              InMux                          0              3310   1066  FALL       1
I__162/O              InMux                        217              3527   1066  FALL       1
I__164/I              CascadeMux                     0              3527   1066  FALL       1
I__164/O              CascadeMux                     0              3527   1066  FALL       1
BIT_0_LC_1_7_1/in2    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_5/lcout
Path End         : clk_div_0_LC_2_7_5/in3
Capture Clock    : clk_div_0_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          526
---------------------------------------   ---- 
End-of-path arrival time (ps)             3527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__275/I                  LocalMux                       0              3001   1066  FALL       1
I__275/O                  LocalMux                     309              3310   1066  FALL       1
I__279/I                  InMux                          0              3310   1066  FALL       1
I__279/O                  InMux                        217              3527   1066  FALL       1
clk_div_0_LC_2_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3527   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_7_7/lcout
Path End         : BIT_5_LC_1_7_7/in2
Capture Clock    : BIT_5_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          898
---------------------------------------   ---- 
End-of-path arrival time (ps)             3899
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1438  FALL       3
I__110/I              Odrv4                          0              3001   1438  FALL       1
I__110/O              Odrv4                        372              3373   1438  FALL       1
I__112/I              LocalMux                       0              3373   1438  FALL       1
I__112/O              LocalMux                     309              3682   1438  FALL       1
I__115/I              InMux                          0              3682   1438  FALL       1
I__115/O              InMux                        217              3899   1438  FALL       1
I__117/I              CascadeMux                     0              3899   1438  FALL       1
I__117/O              CascadeMux                     0              3899   1438  FALL       1
BIT_5_LC_1_7_7/in2    LogicCell40_SEQ_MODE_1000      0              3899   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_1_7_4/lcout
Path End         : BIT_2_LC_1_7_4/in2
Capture Clock    : BIT_2_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          898
---------------------------------------   ---- 
End-of-path arrival time (ps)             3899
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3001   1438  FALL       3
I__144/I              Odrv4                          0              3001   1438  FALL       1
I__144/O              Odrv4                        372              3373   1438  FALL       1
I__147/I              LocalMux                       0              3373   1438  FALL       1
I__147/O              LocalMux                     309              3682   1438  FALL       1
I__150/I              InMux                          0              3682   1438  FALL       1
I__150/O              InMux                        217              3899   1438  FALL       1
I__152/I              CascadeMux                     0              3899   1438  FALL       1
I__152/O              CascadeMux                     0              3899   1438  FALL       1
BIT_2_LC_1_7_4/in2    LogicCell40_SEQ_MODE_1000      0              3899   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_2_11_0/lcout
Path End         : clk_div_18_LC_2_11_1/in3
Capture Clock    : clk_div_18_LC_2_11_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_2_11_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__490/I                       LocalMux                       0              3001   1066  FALL       1
I__490/O                       LocalMux                     309              3310   1066  FALL       1
I__492/I                       InMux                          0              3310   1066  FALL       1
I__492/O                       InMux                        217              3527   1066  FALL       1
clk_div_17_LC_2_11_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_17_LC_2_11_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__487/I                       InMux                          0              3773   1529  FALL       1
I__487/O                       InMux                        217              3990   1529  FALL       1
clk_div_18_LC_2_11_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_18_LC_2_11_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_2_10_6/lcout
Path End         : clk_div_16_LC_2_10_7/in3
Capture Clock    : clk_div_16_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__502/I                       LocalMux                       0              3001   1066  FALL       1
I__502/O                       LocalMux                     309              3310   1066  FALL       1
I__504/I                       InMux                          0              3310   1066  FALL       1
I__504/O                       InMux                        217              3527   1066  FALL       1
clk_div_15_LC_2_10_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_15_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__494/I                       InMux                          0              3773   1529  FALL       1
I__494/O                       InMux                        217              3990   1529  FALL       1
clk_div_16_LC_2_10_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_2_10_5/lcout
Path End         : clk_div_15_LC_2_10_6/in3
Capture Clock    : clk_div_15_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__508/I                       LocalMux                       0              3001   1066  FALL       1
I__508/O                       LocalMux                     309              3310   1066  FALL       1
I__510/I                       InMux                          0              3310   1066  FALL       1
I__510/O                       InMux                        217              3527   1066  FALL       1
clk_div_14_LC_2_10_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_14_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__500/I                       InMux                          0              3773   1529  FALL       1
I__500/O                       InMux                        217              3990   1529  FALL       1
clk_div_15_LC_2_10_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_15_LC_2_10_6/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_2_10_4/lcout
Path End         : clk_div_14_LC_2_10_5/in3
Capture Clock    : clk_div_14_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__514/I                       LocalMux                       0              3001   1066  FALL       1
I__514/O                       LocalMux                     309              3310   1066  FALL       1
I__516/I                       InMux                          0              3310   1066  FALL       1
I__516/O                       InMux                        217              3527   1066  FALL       1
clk_div_13_LC_2_10_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_13_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__506/I                       InMux                          0              3773   1529  FALL       1
I__506/O                       InMux                        217              3990   1529  FALL       1
clk_div_14_LC_2_10_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_14_LC_2_10_5/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_2_10_3/lcout
Path End         : clk_div_13_LC_2_10_4/in3
Capture Clock    : clk_div_13_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__520/I                       LocalMux                       0              3001   1066  FALL       1
I__520/O                       LocalMux                     309              3310   1066  FALL       1
I__522/I                       InMux                          0              3310   1066  FALL       1
I__522/O                       InMux                        217              3527   1066  FALL       1
clk_div_12_LC_2_10_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_12_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__512/I                       InMux                          0              3773   1529  FALL       1
I__512/O                       InMux                        217              3990   1529  FALL       1
clk_div_13_LC_2_10_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_13_LC_2_10_4/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_2_10_2/lcout
Path End         : clk_div_12_LC_2_10_3/in3
Capture Clock    : clk_div_12_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__426/I                       LocalMux                       0              3001   1066  FALL       1
I__426/O                       LocalMux                     309              3310   1066  FALL       1
I__428/I                       InMux                          0              3310   1066  FALL       1
I__428/O                       InMux                        217              3527   1066  FALL       1
clk_div_11_LC_2_10_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_11_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__518/I                       InMux                          0              3773   1529  FALL       1
I__518/O                       InMux                        217              3990   1529  FALL       1
clk_div_12_LC_2_10_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_12_LC_2_10_3/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_2_10_1/lcout
Path End         : clk_div_11_LC_2_10_2/in3
Capture Clock    : clk_div_11_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__432/I                       LocalMux                       0              3001   1066  FALL       1
I__432/O                       LocalMux                     309              3310   1066  FALL       1
I__434/I                       InMux                          0              3310   1066  FALL       1
I__434/O                       InMux                        217              3527   1066  FALL       1
clk_div_10_LC_2_10_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_10_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__424/I                       InMux                          0              3773   1529  FALL       1
I__424/O                       InMux                        217              3990   1529  FALL       1
clk_div_11_LC_2_10_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_11_LC_2_10_2/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_2_10_0/lcout
Path End         : clk_div_10_LC_2_10_1/in3
Capture Clock    : clk_div_10_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_2_10_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__438/I                      LocalMux                       0              3001   1066  FALL       1
I__438/O                      LocalMux                     309              3310   1066  FALL       1
I__440/I                      InMux                          0              3310   1066  FALL       1
I__440/O                      InMux                        217              3527   1066  FALL       1
clk_div_9_LC_2_10_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_9_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__430/I                      InMux                          0              3773   1529  FALL       1
I__430/O                      InMux                        217              3990   1529  FALL       1
clk_div_10_LC_2_10_1/in3      LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_10_LC_2_10_1/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_2_9_6/lcout
Path End         : clk_div_8_LC_2_9_7/in3
Capture Clock    : clk_div_8_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__450/I                     LocalMux                       0              3001   1066  FALL       1
I__450/O                     LocalMux                     309              3310   1066  FALL       1
I__452/I                     InMux                          0              3310   1066  FALL       1
I__452/O                     InMux                        217              3527   1066  FALL       1
clk_div_7_LC_2_9_6/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_7_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__442/I                     InMux                          0              3773   1529  FALL       1
I__442/O                     InMux                        217              3990   1529  FALL       1
clk_div_8_LC_2_9_7/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_2_9_5/lcout
Path End         : clk_div_7_LC_2_9_6/in3
Capture Clock    : clk_div_7_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__456/I                     LocalMux                       0              3001   1066  FALL       1
I__456/O                     LocalMux                     309              3310   1066  FALL       1
I__458/I                     InMux                          0              3310   1066  FALL       1
I__458/O                     InMux                        217              3527   1066  FALL       1
clk_div_6_LC_2_9_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_6_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__448/I                     InMux                          0              3773   1529  FALL       1
I__448/O                     InMux                        217              3990   1529  FALL       1
clk_div_7_LC_2_9_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_7_LC_2_9_6/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_2_9_4/lcout
Path End         : clk_div_6_LC_2_9_5/in3
Capture Clock    : clk_div_6_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__462/I                     LocalMux                       0              3001   1066  FALL       1
I__462/O                     LocalMux                     309              3310   1066  FALL       1
I__464/I                     InMux                          0              3310   1066  FALL       1
I__464/O                     InMux                        217              3527   1066  FALL       1
clk_div_5_LC_2_9_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_5_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__454/I                     InMux                          0              3773   1529  FALL       1
I__454/O                     InMux                        217              3990   1529  FALL       1
clk_div_6_LC_2_9_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_6_LC_2_9_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_2_9_3/lcout
Path End         : clk_div_5_LC_2_9_4/in3
Capture Clock    : clk_div_5_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__468/I                     LocalMux                       0              3001   1066  FALL       1
I__468/O                     LocalMux                     309              3310   1066  FALL       1
I__470/I                     InMux                          0              3310   1066  FALL       1
I__470/O                     InMux                        217              3527   1066  FALL       1
clk_div_4_LC_2_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_4_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__460/I                     InMux                          0              3773   1529  FALL       1
I__460/O                     InMux                        217              3990   1529  FALL       1
clk_div_5_LC_2_9_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_5_LC_2_9_4/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_2_9_2/lcout
Path End         : clk_div_4_LC_2_9_3/in3
Capture Clock    : clk_div_4_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__263/I                     LocalMux                       0              3001   1066  FALL       1
I__263/O                     LocalMux                     309              3310   1066  FALL       1
I__265/I                     InMux                          0              3310   1066  FALL       1
I__265/O                     InMux                        217              3527   1066  FALL       1
clk_div_3_LC_2_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_3_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__466/I                     InMux                          0              3773   1529  FALL       1
I__466/O                     InMux                        217              3990   1529  FALL       1
clk_div_4_LC_2_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_4_LC_2_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_2_9_1/lcout
Path End         : clk_div_3_LC_2_9_2/in3
Capture Clock    : clk_div_3_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__269/I                     LocalMux                       0              3001   1066  FALL       1
I__269/O                     LocalMux                     309              3310   1066  FALL       1
I__271/I                     InMux                          0              3310   1066  FALL       1
I__271/O                     InMux                        217              3527   1066  FALL       1
clk_div_2_LC_2_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
clk_div_2_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__472/I                     InMux                          0              3773   1529  FALL       1
I__472/O                     InMux                        217              3990   1529  FALL       1
clk_div_3_LC_2_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_3_LC_2_9_2/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_5_LC_2_6_5/lcout
Path End         : cntr_6_LC_2_6_6/in3
Capture Clock    : cntr_6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_5_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__222/I                  LocalMux                       0              3001   1066  FALL       1
I__222/O                  LocalMux                     309              3310   1066  FALL       1
I__230/I                  InMux                          0              3310   1066  FALL       1
I__230/O                  InMux                        217              3527   1066  FALL       1
cntr_5_LC_2_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       1
I__259/I                  InMux                          0              3773   1529  FALL       1
I__259/O                  InMux                        217              3990   1529  FALL       1
cntr_6_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : cntr_5_LC_2_6_5/in3
Capture Clock    : cntr_5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__363/I                  LocalMux                       0              3001   1066  FALL       1
I__363/O                  LocalMux                     309              3310   1066  FALL       1
I__368/I                  InMux                          0              3310   1066  FALL       1
I__368/O                  InMux                        217              3527   1066  FALL       1
cntr_4_LC_2_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__260/I                  InMux                          0              3773   1529  FALL       1
I__260/O                  InMux                        217              3990   1529  FALL       1
cntr_5_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : cntr_4_LC_2_6_4/in3
Capture Clock    : cntr_4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__406/I                  LocalMux                       0              3001   1066  FALL       1
I__406/O                  LocalMux                     309              3310   1066  FALL       1
I__414/I                  InMux                          0              3310   1066  FALL       1
I__414/O                  InMux                        217              3527   1066  FALL       1
cntr_3_LC_2_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__261/I                  InMux                          0              3773   1529  FALL       1
I__261/O                  InMux                        217              3990   1529  FALL       1
cntr_4_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_6_2/lcout
Path End         : cntr_3_LC_2_6_3/in3
Capture Clock    : cntr_3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__236/I                  LocalMux                       0              3001   1066  FALL       1
I__236/O                  LocalMux                     309              3310   1066  FALL       1
I__241/I                  InMux                          0              3310   1066  FALL       1
I__241/O                  InMux                        217              3527   1066  FALL       1
cntr_2_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__172/I                  InMux                          0              3773   1529  FALL       1
I__172/O                  InMux                        217              3990   1529  FALL       1
cntr_3_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_1_LC_2_6_1/lcout
Path End         : cntr_2_LC_2_6_2/in3
Capture Clock    : cntr_2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_1_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__178/I                  LocalMux                       0              3001   1066  FALL       1
I__178/O                  LocalMux                     309              3310   1066  FALL       1
I__183/I                  InMux                          0              3310   1066  FALL       1
I__183/O                  InMux                        217              3527   1066  FALL       1
cntr_1_LC_2_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__173/I                  InMux                          0              3773   1529  FALL       1
I__173/O                  InMux                        217              3990   1529  FALL       1
cntr_2_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_0_LC_2_6_0/lcout
Path End         : cntr_1_LC_2_6_1/in3
Capture Clock    : cntr_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                          989
---------------------------------------   ---- 
End-of-path arrival time (ps)             3990
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__212/I                  LocalMux                       0              3001   1066  FALL       1
I__212/O                  LocalMux                     309              3310   1066  FALL       1
I__217/I                  InMux                          0              3310   1066  FALL       1
I__217/O                  InMux                        217              3527   1066  FALL       1
cntr_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3527   1529  FALL       1
cntr_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3773   1529  FALL       2
I__174/I                  InMux                          0              3773   1529  FALL       1
I__174/O                  InMux                        217              3990   1529  FALL       1
cntr_1_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              3990   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_2_10_7/lcout
Path End         : clk_div_17_LC_2_11_0/in3
Capture Clock    : clk_div_17_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1165
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_16_LC_2_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_2_10_7/lcout       LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__496/I                         LocalMux                       0              3001   1066  FALL       1
I__496/O                         LocalMux                     309              3310   1066  FALL       1
I__498/I                         InMux                          0              3310   1066  FALL       1
I__498/O                         InMux                        217              3527   1066  FALL       1
clk_div_16_LC_2_10_7/in1         LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
clk_div_16_LC_2_10_7/carryout    LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitin   ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_2_11_0_/carryinitout  ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__488/I                         InMux                          0              3948   1704  FALL       1
I__488/O                         InMux                        217              4166   1704  FALL       1
clk_div_17_LC_2_11_0/in3         LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__482/I                                          ClkMux                         0              2153  RISE       1
I__482/O                                          ClkMux                       309              2461  RISE       1
clk_div_17_LC_2_11_0/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_2_9_7/lcout
Path End         : clk_div_9_LC_2_10_0/in3
Capture Clock    : clk_div_9_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1165
---------------------------------------   ---- 
End-of-path arrival time (ps)             4166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_8_LC_2_9_7/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_2_9_7/lcout         LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       2
I__444/I                         LocalMux                       0              3001   1066  FALL       1
I__444/O                         LocalMux                     309              3310   1066  FALL       1
I__446/I                         InMux                          0              3310   1066  FALL       1
I__446/O                         InMux                        217              3527   1066  FALL       1
clk_div_8_LC_2_9_7/in1           LogicCell40_SEQ_MODE_1000      0              3527   1704  FALL       1
clk_div_8_LC_2_9_7/carryout      LogicCell40_SEQ_MODE_1000    245              3773   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              3773   1704  FALL       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             175              3948   1704  FALL       2
I__436/I                         InMux                          0              3948   1704  FALL       1
I__436/O                         InMux                        217              4166   1704  FALL       1
clk_div_9_LC_2_10_0/in3          LogicCell40_SEQ_MODE_1000      0              4166   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__480/I                                          ClkMux                         0              2153  RISE       1
I__480/O                                          ClkMux                       309              2461  RISE       1
clk_div_9_LC_2_10_0/clk                           LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_7_5/lcout
Path End         : clk_div_2_LC_2_9_1/in3
Capture Clock    : clk_div_2_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1249
---------------------------------------   ---- 
End-of-path arrival time (ps)             4250
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__478/I                                          ClkMux                         0              2153  RISE       1
I__478/O                                          ClkMux                       309              2461  RISE       1
clk_div_0_LC_2_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       4
I__274/I                             Odrv4                          0              3001   1788  FALL       1
I__274/O                             Odrv4                        372              3373   1788  FALL       1
I__277/I                             LocalMux                       0              3373   1788  FALL       1
I__277/O                             LocalMux                     309              3682   1788  FALL       1
I__281/I                             InMux                          0              3682   1788  FALL       1
I__281/O                             InMux                        217              3899   1788  FALL       1
I__282/I                             CascadeMux                     0              3899   1788  FALL       1
I__282/O                             CascadeMux                     0              3899   1788  FALL       1
clk_div_1_cry_1_c_LC_2_9_0/in2       LogicCell40_SEQ_MODE_0000      0              3899   1788  FALL       1
clk_div_1_cry_1_c_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    133              4032   1788  FALL       2
I__267/I                             InMux                          0              4032   1788  FALL       1
I__267/O                             InMux                        217              4250   1788  FALL       1
clk_div_2_LC_2_9_1/in3               LogicCell40_SEQ_MODE_1000      0              4250   1788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__479/I                                          ClkMux                         0              2153  RISE       1
I__479/O                                          ClkMux                       309              2461  RISE       1
clk_div_2_LC_2_9_1/clk                            LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_6_LC_2_8_3/in2
Capture Clock    : BIT_6_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 1803p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1263
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/ltout  LogicCell40_SEQ_MODE_0000    365              4264   1802  RISE       1
I__341/I                        CascadeMux                     0              4264   1802  RISE       1
I__341/O                        CascadeMux                     0              4264   1802  RISE       1
BIT_6_LC_2_8_3/in2              LogicCell40_SEQ_MODE_1000      0              4264   1802  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : clk_div_19_LC_1_10_7/in3
Capture Clock    : clk_div_19_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1431
---------------------------------------   ---- 
End-of-path arrival time (ps)             4432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__415/I                             LocalMux                       0              3001   1971  FALL       1
I__415/O                             LocalMux                     309              3310   1971  FALL       1
I__417/I                             InMux                          0              3310   1971  FALL       1
I__417/O                             InMux                        217              3527   1971  FALL       1
clk_div_RNIK8D95_19_LC_1_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
clk_div_RNIK8D95_19_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       4
I__345/I                             LocalMux                       0              3906   1971  FALL       1
I__345/O                             LocalMux                     309              4215   1971  FALL       1
I__349/I                             InMux                          0              4215   1971  FALL       1
I__349/O                             InMux                        217              4432   1971  FALL       1
clk_div_19_LC_1_10_7/in3             LogicCell40_SEQ_MODE_1000      0              4432   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_1_7_6/lcout
Path End         : BIT_4_LC_1_7_6/in3
Capture Clock    : BIT_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1431
---------------------------------------   ---- 
End-of-path arrival time (ps)             4432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_1_7_6/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__121/I                    LocalMux                       0              3001   1971  FALL       1
I__121/O                    LocalMux                     309              3310   1971  FALL       1
I__124/I                    InMux                          0              3310   1971  FALL       1
I__124/O                    InMux                        217              3527   1971  FALL       1
BIT_RNO_0_4_LC_1_6_7/in1    LogicCell40_SEQ_MODE_0000      0              3527   1971  FALL       1
BIT_RNO_0_4_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_0000    379              3906   1971  FALL       1
I__131/I                    LocalMux                       0              3906   1971  FALL       1
I__131/O                    LocalMux                     309              4215   1971  FALL       1
I__132/I                    InMux                          0              4215   1971  FALL       1
I__132/O                    InMux                        217              4432   1971  FALL       1
BIT_4_LC_1_7_6/in3          LogicCell40_SEQ_MODE_1000      0              4432   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_7_5/lcout
Path End         : BIT_3_LC_1_7_5/in3
Capture Clock    : BIT_3_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1438
---------------------------------------   ---- 
End-of-path arrival time (ps)             4439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_7_5/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__133/I                    LocalMux                       0              3001   1978  FALL       1
I__133/O                    LocalMux                     309              3310   1978  FALL       1
I__136/I                    InMux                          0              3310   1978  FALL       1
I__136/O                    InMux                        217              3527   1978  FALL       1
BIT_RNO_0_3_LC_1_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
BIT_RNO_0_3_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       1
I__142/I                    LocalMux                       0              3913   1978  FALL       1
I__142/O                    LocalMux                     309              4222   1978  FALL       1
I__143/I                    InMux                          0              4222   1978  FALL       1
I__143/O                    InMux                        217              4439   1978  FALL       1
BIT_3_LC_1_7_5/in3          LogicCell40_SEQ_MODE_1000      0              4439   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_1_7_1/lcout
Path End         : BIT_0_LC_1_7_1/in3
Capture Clock    : BIT_0_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1438
---------------------------------------   ---- 
End-of-path arrival time (ps)             4439
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_1_7_1/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__158/I                    LocalMux                       0              3001   1978  FALL       1
I__158/O                    LocalMux                     309              3310   1978  FALL       1
I__161/I                    InMux                          0              3310   1978  FALL       1
I__161/O                    InMux                        217              3527   1978  FALL       1
BIT_RNO_0_0_LC_1_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3527   1978  FALL       1
BIT_RNO_0_0_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_0000    386              3913   1978  FALL       1
I__169/I                    LocalMux                       0              3913   1978  FALL       1
I__169/O                    LocalMux                     309              4222   1978  FALL       1
I__170/I                    InMux                          0              4222   1978  FALL       1
I__170/O                    InMux                        217              4439   1978  FALL       1
BIT_0_LC_1_7_1/in3          LogicCell40_SEQ_MODE_1000      0              4439   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_1_LC_1_7_3/in2
Capture Clock    : BIT_1_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2076p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4537
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/ltout  LogicCell40_SEQ_MODE_0000    323              4537   2076  RISE       1
I__157/I                            CascadeMux                     0              4537   2076  RISE       1
I__157/O                            CascadeMux                     0              4537   2076  RISE       1
BIT_1_LC_1_7_3/in2                  LogicCell40_SEQ_MODE_1000      0              4537   2076  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_2_LC_2_6_2/lcout
Path End         : BIT_6_LC_2_8_3/in3
Capture Clock    : BIT_6_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1670
---------------------------------------   ---- 
End-of-path arrival time (ps)             4671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_2_LC_2_6_2/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__235/I                        LocalMux                       0              3001   2209  FALL       1
I__235/O                        LocalMux                     309              3310   2209  FALL       1
I__240/I                        InMux                          0              3310   2209  FALL       1
I__240/O                        InMux                        217              3527   2209  FALL       1
cntr_RNI6KK_0_2_LC_2_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3527   2209  FALL       1
cntr_RNI6KK_0_2_LC_2_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3794   2209  RISE       1
I__232/I                        CascadeMux                     0              3794   2209  RISE       1
I__232/O                        CascadeMux                     0              3794   2209  RISE       1
BIT_RNO_0_6_LC_2_7_3/in2        LogicCell40_SEQ_MODE_0000      0              3794   2209  RISE       1
BIT_RNO_0_6_LC_2_7_3/lcout      LogicCell40_SEQ_MODE_0000    351              4145   2209  FALL       1
I__339/I                        LocalMux                       0              4145   2209  FALL       1
I__339/O                        LocalMux                     309              4453   2209  FALL       1
I__340/I                        InMux                          0              4453   2209  FALL       1
I__340/O                        InMux                        217              4671   2209  FALL       1
BIT_6_LC_2_8_3/in3              LogicCell40_SEQ_MODE_1000      0              4671   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_7_7/lcout
Path End         : BIT_5_LC_1_7_7/in3
Capture Clock    : BIT_5_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1712
---------------------------------------   ---- 
End-of-path arrival time (ps)             4713
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_7_7/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1438  FALL       3
I__110/I                    Odrv4                          0              3001   1438  FALL       1
I__110/O                    Odrv4                        372              3373   1438  FALL       1
I__111/I                    LocalMux                       0              3373   2251  FALL       1
I__111/O                    LocalMux                     309              3682   2251  FALL       1
I__114/I                    InMux                          0              3682   2251  FALL       1
I__114/O                    InMux                        217              3899   2251  FALL       1
BIT_RNO_0_5_LC_1_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3899   2251  FALL       1
BIT_RNO_0_5_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4187   2251  FALL       1
I__119/I                    LocalMux                       0              4187   2251  FALL       1
I__119/O                    LocalMux                     309              4495   2251  FALL       1
I__120/I                    InMux                          0              4495   2251  FALL       1
I__120/O                    InMux                        217              4713   2251  FALL       1
BIT_5_LC_1_7_7/in3          LogicCell40_SEQ_MODE_1000      0              4713   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_2_8_5/lcout
Path End         : BIT_7_LC_2_8_5/in2
Capture Clock    : BIT_7_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_2_8_5/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__297/I                    Odrv4                          0              3001   2314  FALL       1
I__297/O                    Odrv4                        372              3373   2314  FALL       1
I__299/I                    LocalMux                       0              3373   2314  FALL       1
I__299/O                    LocalMux                     309              3682   2314  FALL       1
I__302/I                    InMux                          0              3682   2314  FALL       1
I__302/O                    InMux                        217              3899   2314  FALL       1
I__304/I                    CascadeMux                     0              3899   2314  FALL       1
I__304/O                    CascadeMux                     0              3899   2314  FALL       1
BIT_RNO_0_7_LC_2_7_0/in2    LogicCell40_SEQ_MODE_0000      0              3899   2314  FALL       1
BIT_RNO_0_7_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    351              4250   2314  FALL       1
I__316/I                    LocalMux                       0              4250   2314  FALL       1
I__316/O                    LocalMux                     309              4558   2314  FALL       1
I__317/I                    InMux                          0              4558   2314  FALL       1
I__317/O                    InMux                        217              4776   2314  FALL       1
I__318/I                    CascadeMux                     0              4776   2314  FALL       1
I__318/O                    CascadeMux                     0              4776   2314  FALL       1
BIT_7_LC_2_8_5/in2          LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_7_3/lcout
Path End         : BIT_1_LC_1_7_3/in0
Capture Clock    : BIT_1_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1775
---------------------------------------   ---- 
End-of-path arrival time (ps)             4776
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_7_3/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       3
I__376/I                    Odrv4                          0              3001   2314  FALL       1
I__376/O                    Odrv4                        372              3373   2314  FALL       1
I__379/I                    LocalMux                       0              3373   2314  FALL       1
I__379/O                    LocalMux                     309              3682   2314  FALL       1
I__382/I                    InMux                          0              3682   2314  FALL       1
I__382/O                    InMux                        217              3899   2314  FALL       1
I__384/I                    CascadeMux                     0              3899   2314  FALL       1
I__384/O                    CascadeMux                     0              3899   2314  FALL       1
BIT_RNO_0_1_LC_2_7_7/in2    LogicCell40_SEQ_MODE_0000      0              3899   2314  FALL       1
BIT_RNO_0_1_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              4250   2314  FALL       1
I__371/I                    LocalMux                       0              4250   2314  FALL       1
I__371/O                    LocalMux                     309              4558   2314  FALL       1
I__372/I                    InMux                          0              4558   2314  FALL       1
I__372/O                    InMux                        217              4776   2314  FALL       1
BIT_1_LC_1_7_3/in0          LogicCell40_SEQ_MODE_1000      0              4776   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_1_7_4/lcout
Path End         : BIT_2_LC_1_7_4/in3
Capture Clock    : BIT_2_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_1_7_4/lcout        LogicCell40_SEQ_MODE_1000    540              3001   1438  FALL       3
I__144/I                    Odrv4                          0              3001   1438  FALL       1
I__144/O                    Odrv4                        372              3373   1438  FALL       1
I__146/I                    LocalMux                       0              3373   2350  FALL       1
I__146/O                    LocalMux                     309              3682   2350  FALL       1
I__149/I                    InMux                          0              3682   2350  FALL       1
I__149/O                    InMux                        217              3899   2350  FALL       1
BIT_RNO_0_2_LC_1_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3899   2350  FALL       1
BIT_RNO_0_2_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       1
I__155/I                    LocalMux                       0              4285   2350  FALL       1
I__155/O                    LocalMux                     309              4593   2350  FALL       1
I__156/I                    InMux                          0              4593   2350  FALL       1
I__156/O                    InMux                        217              4811   2350  FALL       1
BIT_2_LC_1_7_4/in3          LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_2_LC_1_7_4/in0
Capture Clock    : BIT_2_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__307/I                        LocalMux                       0              4285   2350  FALL       1
I__307/O                        LocalMux                     309              4593   2350  FALL       1
I__309/I                        InMux                          0              4593   2350  FALL       1
I__309/O                        InMux                        217              4811   2350  FALL       1
BIT_2_LC_1_7_4/in0              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_7_LC_2_8_5/in3
Capture Clock    : BIT_7_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__308/I                        LocalMux                       0              4285   2350  FALL       1
I__308/O                        LocalMux                     309              4593   2350  FALL       1
I__315/I                        InMux                          0              4593   2350  FALL       1
I__315/O                        InMux                        217              4811   2350  FALL       1
BIT_7_LC_2_8_5/in3              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_4_LC_1_7_6/in0
Capture Clock    : BIT_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__307/I                        LocalMux                       0              4285   2350  FALL       1
I__307/O                        LocalMux                     309              4593   2350  FALL       1
I__310/I                        InMux                          0              4593   2350  FALL       1
I__310/O                        InMux                        217              4811   2350  FALL       1
BIT_4_LC_1_7_6/in0              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_0_LC_1_7_1/in1
Capture Clock    : BIT_0_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__307/I                        LocalMux                       0              4285   2350  FALL       1
I__307/O                        LocalMux                     309              4593   2350  FALL       1
I__311/I                        InMux                          0              4593   2350  FALL       1
I__311/O                        InMux                        217              4811   2350  FALL       1
BIT_0_LC_1_7_1/in1              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_1_LC_1_7_3/in3
Capture Clock    : BIT_1_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__307/I                        LocalMux                       0              4285   2350  FALL       1
I__307/O                        LocalMux                     309              4593   2350  FALL       1
I__312/I                        InMux                          0              4593   2350  FALL       1
I__312/O                        InMux                        217              4811   2350  FALL       1
BIT_1_LC_1_7_3/in3              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_3_LC_1_7_5/in1
Capture Clock    : BIT_3_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__307/I                        LocalMux                       0              4285   2350  FALL       1
I__307/O                        LocalMux                     309              4593   2350  FALL       1
I__313/I                        InMux                          0              4593   2350  FALL       1
I__313/O                        InMux                        217              4811   2350  FALL       1
BIT_3_LC_1_7_5/in1              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_4_LC_2_6_4/lcout
Path End         : BIT_5_LC_1_7_7/in1
Capture Clock    : BIT_5_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1810
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_4_LC_2_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       5
I__362/I                        Odrv4                          0              3001   1802  FALL       1
I__362/O                        Odrv4                        372              3373   1802  FALL       1
I__367/I                        LocalMux                       0              3373   1802  FALL       1
I__367/O                        LocalMux                     309              3682   1802  FALL       1
I__370/I                        InMux                          0              3682   1802  FALL       1
I__370/O                        InMux                        217              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/in0    LogicCell40_SEQ_MODE_0000      0              3899   1802  FALL       1
cntr_RNIVLLQ5_4_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_0000    386              4285   2350  FALL       7
I__307/I                        LocalMux                       0              4285   2350  FALL       1
I__307/O                        LocalMux                     309              4593   2350  FALL       1
I__314/I                        InMux                          0              4593   2350  FALL       1
I__314/O                        InMux                        217              4811   2350  FALL       1
BIT_5_LC_1_7_7/in1              LogicCell40_SEQ_MODE_1000      0              4811   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_2_LC_1_7_4/in1
Capture Clock    : BIT_2_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__319/I                            LocalMux                       0              4593   2658  FALL       1
I__319/O                            LocalMux                     309              4902   2658  FALL       1
I__322/I                            InMux                          0              4902   2658  FALL       1
I__322/O                            InMux                        217              5119   2658  FALL       1
BIT_2_LC_1_7_4/in1                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_6_LC_2_8_3/in0
Capture Clock    : BIT_6_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__321/I                            LocalMux                       0              4593   2658  FALL       1
I__321/O                            LocalMux                     309              4902   2658  FALL       1
I__328/I                            InMux                          0              4902   2658  FALL       1
I__328/O                            InMux                        217              5119   2658  FALL       1
BIT_6_LC_2_8_3/in0                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_4_LC_1_7_6/in1
Capture Clock    : BIT_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__319/I                            LocalMux                       0              4593   2658  FALL       1
I__319/O                            LocalMux                     309              4902   2658  FALL       1
I__323/I                            InMux                          0              4902   2658  FALL       1
I__323/O                            InMux                        217              5119   2658  FALL       1
BIT_4_LC_1_7_6/in1                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_0_LC_1_7_1/in0
Capture Clock    : BIT_0_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__319/I                            LocalMux                       0              4593   2658  FALL       1
I__319/O                            LocalMux                     309              4902   2658  FALL       1
I__324/I                            InMux                          0              4902   2658  FALL       1
I__324/O                            InMux                        217              5119   2658  FALL       1
BIT_0_LC_1_7_1/in0                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_3_LC_1_7_5/in0
Capture Clock    : BIT_3_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__319/I                            LocalMux                       0              4593   2658  FALL       1
I__319/O                            LocalMux                     309              4902   2658  FALL       1
I__325/I                            InMux                          0              4902   2658  FALL       1
I__325/O                            InMux                        217              5119   2658  FALL       1
BIT_3_LC_1_7_5/in0                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_5_LC_1_7_7/in0
Capture Clock    : BIT_5_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__319/I                            LocalMux                       0              4593   2658  FALL       1
I__319/O                            LocalMux                     309              4902   2658  FALL       1
I__326/I                            InMux                          0              4902   2658  FALL       1
I__326/O                            InMux                        217              5119   2658  FALL       1
BIT_5_LC_1_7_7/in0                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : BIT_7_LC_2_8_5/in0
Capture Clock    : BIT_7_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 2658p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2118
---------------------------------------   ---- 
End-of-path arrival time (ps)             5119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__321/I                            LocalMux                       0              4593   2658  FALL       1
I__321/O                            LocalMux                     309              4902   2658  FALL       1
I__329/I                            InMux                          0              4902   2658  FALL       1
I__329/O                            InMux                        217              5119   2658  FALL       1
BIT_7_LC_2_8_5/in0                  LogicCell40_SEQ_MODE_1000      0              5119   2658  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_5_LC_1_7_7/sr
Capture Clock    : BIT_5_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 2680p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             4944
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__291/I                            Odrv4                          0              3906   2680  FALL       1
I__291/O                            Odrv4                        372              4278   2680  FALL       1
I__293/I                            LocalMux                       0              4278   2680  FALL       1
I__293/O                            LocalMux                     309              4586   2680  FALL       1
I__295/I                            SRMux                          0              4586   2680  FALL       1
I__295/O                            SRMux                        358              4944   2680  FALL       1
BIT_5_LC_1_7_7/sr                   LogicCell40_SEQ_MODE_1000      0              4944   2680  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_4_LC_1_7_6/sr
Capture Clock    : BIT_4_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 2680p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             4944
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__291/I                            Odrv4                          0              3906   2680  FALL       1
I__291/O                            Odrv4                        372              4278   2680  FALL       1
I__293/I                            LocalMux                       0              4278   2680  FALL       1
I__293/O                            LocalMux                     309              4586   2680  FALL       1
I__295/I                            SRMux                          0              4586   2680  FALL       1
I__295/O                            SRMux                        358              4944   2680  FALL       1
BIT_4_LC_1_7_6/sr                   LogicCell40_SEQ_MODE_1000      0              4944   2680  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_3_LC_1_7_5/sr
Capture Clock    : BIT_3_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2680p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             4944
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__291/I                            Odrv4                          0              3906   2680  FALL       1
I__291/O                            Odrv4                        372              4278   2680  FALL       1
I__293/I                            LocalMux                       0              4278   2680  FALL       1
I__293/O                            LocalMux                     309              4586   2680  FALL       1
I__295/I                            SRMux                          0              4586   2680  FALL       1
I__295/O                            SRMux                        358              4944   2680  FALL       1
BIT_3_LC_1_7_5/sr                   LogicCell40_SEQ_MODE_1000      0              4944   2680  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_2_LC_1_7_4/sr
Capture Clock    : BIT_2_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2680p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             4944
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__291/I                            Odrv4                          0              3906   2680  FALL       1
I__291/O                            Odrv4                        372              4278   2680  FALL       1
I__293/I                            LocalMux                       0              4278   2680  FALL       1
I__293/O                            LocalMux                     309              4586   2680  FALL       1
I__295/I                            SRMux                          0              4586   2680  FALL       1
I__295/O                            SRMux                        358              4944   2680  FALL       1
BIT_2_LC_1_7_4/sr                   LogicCell40_SEQ_MODE_1000      0              4944   2680  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_1_LC_1_7_3/sr
Capture Clock    : BIT_1_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2680p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             4944
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__291/I                            Odrv4                          0              3906   2680  FALL       1
I__291/O                            Odrv4                        372              4278   2680  FALL       1
I__293/I                            LocalMux                       0              4278   2680  FALL       1
I__293/O                            LocalMux                     309              4586   2680  FALL       1
I__295/I                            SRMux                          0              4586   2680  FALL       1
I__295/O                            SRMux                        358              4944   2680  FALL       1
BIT_1_LC_1_7_3/sr                   LogicCell40_SEQ_MODE_1000      0              4944   2680  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_0_LC_1_7_1/sr
Capture Clock    : BIT_0_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2680p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         1943
---------------------------------------   ---- 
End-of-path arrival time (ps)             4944
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__291/I                            Odrv4                          0              3906   2680  FALL       1
I__291/O                            Odrv4                        372              4278   2680  FALL       1
I__293/I                            LocalMux                       0              4278   2680  FALL       1
I__293/O                            LocalMux                     309              4586   2680  FALL       1
I__295/I                            SRMux                          0              4586   2680  FALL       1
I__295/O                            SRMux                        358              4944   2680  FALL       1
BIT_0_LC_1_7_1/sr                   LogicCell40_SEQ_MODE_1000      0              4944   2680  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_7_LC_2_8_5/sr
Capture Clock    : BIT_7_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2146
---------------------------------------   ---- 
End-of-path arrival time (ps)             5147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__290/I                            Odrv4                          0              3906   2884  FALL       1
I__290/O                            Odrv4                        372              4278   2884  FALL       1
I__292/I                            Span4Mux_s2_h                  0              4278   2884  FALL       1
I__292/O                            Span4Mux_s2_h                203              4481   2884  FALL       1
I__294/I                            LocalMux                       0              4481   2884  FALL       1
I__294/O                            LocalMux                     309              4790   2884  FALL       1
I__296/I                            SRMux                          0              4790   2884  FALL       1
I__296/O                            SRMux                        358              5147   2884  FALL       1
BIT_7_LC_2_8_5/sr                   LogicCell40_SEQ_MODE_1000      0              5147   2884  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntr_3_LC_2_6_3/lcout
Path End         : BIT_6_LC_2_8_3/sr
Capture Clock    : BIT_6_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                               -197
----------------------------------------   ---- 
End-of-path required time (ps)             2264

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2146
---------------------------------------   ---- 
End-of-path arrival time (ps)             5147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntr_3_LC_2_6_3/lcout               LogicCell40_SEQ_MODE_1000    540              3001   1066  FALL       8
I__405/I                            LocalMux                       0              3001   2265  FALL       1
I__405/O                            LocalMux                     309              3310   2265  FALL       1
I__413/I                            InMux                          0              3310   2680  FALL       1
I__413/O                            InMux                        217              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3527   2680  FALL       1
clk_div_RNI0HSQ5_19_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              3906   2680  FALL       8
I__290/I                            Odrv4                          0              3906   2884  FALL       1
I__290/O                            Odrv4                        372              4278   2884  FALL       1
I__292/I                            Span4Mux_s2_h                  0              4278   2884  FALL       1
I__292/O                            Span4Mux_s2_h                203              4481   2884  FALL       1
I__294/I                            LocalMux                       0              4481   2884  FALL       1
I__294/O                            LocalMux                     309              4790   2884  FALL       1
I__296/I                            SRMux                          0              4790   2884  FALL       1
I__296/O                            SRMux                        358              5147   2884  FALL       1
BIT_6_LC_2_8_3/sr                   LogicCell40_SEQ_MODE_1000      0              5147   2884  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_6_LC_2_6_6/ce
Capture Clock    : cntr_6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_6_LC_2_6_6/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_6_LC_2_6_6/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_5_LC_2_6_5/ce
Capture Clock    : cntr_5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_5_LC_2_6_5/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_5_LC_2_6_5/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_4_LC_2_6_4/ce
Capture Clock    : cntr_4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_4_LC_2_6_4/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_4_LC_2_6_4/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_3_LC_2_6_3/ce
Capture Clock    : cntr_3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_3_LC_2_6_3/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_3_LC_2_6_3/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_2_LC_2_6_2/ce
Capture Clock    : cntr_2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_2_LC_2_6_2/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_2_LC_2_6_2/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_1_LC_2_6_1/ce
Capture Clock    : cntr_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_1_LC_2_6_1/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_1_LC_2_6_1/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_1_10_7/lcout
Path End         : cntr_0_LC_2_6_0/ce
Capture Clock    : cntr_0_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2461
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             2461

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         2455
---------------------------------------   ---- 
End-of-path arrival time (ps)             5456
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__477/I                                          ClkMux                         0              2153  RISE       1
I__477/O                                          ClkMux                       309              2461  RISE       1
clk_div_19_LC_1_10_7/clk                          LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_1_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              3001   1971  FALL       4
I__416/I                            Odrv4                          0              3001   2076  FALL       1
I__416/O                            Odrv4                        372              3373   2076  FALL       1
I__418/I                            Span4Mux_h                     0              3373   2076  FALL       1
I__418/O                            Span4Mux_h                   316              3689   2076  FALL       1
I__420/I                            LocalMux                       0              3689   2076  FALL       1
I__420/O                            LocalMux                     309              3997   2076  FALL       1
I__423/I                            InMux                          0              3997   2076  FALL       1
I__423/O                            InMux                        217              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4215   2076  FALL       1
clk_div_RNIICCP5_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4593   2658  FALL      14
I__320/I                            LocalMux                       0              4593   2995  FALL       1
I__320/O                            LocalMux                     309              4902   2995  FALL       1
I__327/I                            CEMux                          0              4902   2995  FALL       1
I__327/O                            CEMux                        554              5456   2995  FALL       1
cntr_0_LC_2_6_0/ce                  LogicCell40_SEQ_MODE_1000      0              5456   2995  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__481/I                                          ClkMux                         0              2153  RISE       1
I__481/O                                          ClkMux                       309              2461  RISE       1
cntr_0_LC_2_6_0/clk                               LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_7_LC_2_8_5/lcout
Path End         : LED7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5994
---------------------------------------   ---- 
End-of-path arrival time (ps)             8995
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_7_LC_2_8_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_7_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__297/I                        Odrv4                          0              3001   +INF  RISE       1
I__297/O                        Odrv4                        351              3352   +INF  RISE       1
I__300/I                        Span4Mux_s1_h                  0              3352   +INF  RISE       1
I__300/O                        Span4Mux_s1_h                175              3527   +INF  RISE       1
I__303/I                        IoSpan4Mux                     0              3527   +INF  RISE       1
I__303/O                        IoSpan4Mux                   288              3815   +INF  RISE       1
I__305/I                        LocalMux                       0              3815   +INF  RISE       1
I__305/O                        LocalMux                     330              4145   +INF  RISE       1
I__306/I                        IoInMux                        0              4145   +INF  RISE       1
I__306/O                        IoInMux                      259              4404   +INF  RISE       1
LED7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4404   +INF  RISE       1
LED7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6641   +INF  FALL       1
LED7_obuf_iopad/DIN             IO_PAD                         0              6641   +INF  FALL       1
LED7_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8995   +INF  FALL       1
LED7                            top                            0              8995   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_6_LC_2_8_3/lcout
Path End         : LED6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5846
---------------------------------------   ---- 
End-of-path arrival time (ps)             8847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__475/I                                          ClkMux                         0              2153  RISE       1
I__475/O                                          ClkMux                       309              2461  RISE       1
BIT_6_LC_2_8_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_6_LC_2_8_3/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__332/I                        Odrv4                          0              3001   +INF  RISE       1
I__332/O                        Odrv4                        351              3352   +INF  RISE       1
I__335/I                        Span4Mux_s3_v                  0              3352   +INF  RISE       1
I__335/O                        Span4Mux_s3_v                316              3668   +INF  RISE       1
I__337/I                        LocalMux                       0              3668   +INF  RISE       1
I__337/O                        LocalMux                     330              3997   +INF  RISE       1
I__338/I                        IoInMux                        0              3997   +INF  RISE       1
I__338/O                        IoInMux                      259              4257   +INF  RISE       1
LED6_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4257   +INF  RISE       1
LED6_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6494   +INF  FALL       1
LED6_obuf_iopad/DIN             IO_PAD                         0              6494   +INF  FALL       1
LED6_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8847   +INF  FALL       1
LED6                            top                            0              8847   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_5_LC_1_7_7/lcout
Path End         : LED5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             8679
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_5_LC_1_7_7/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_5_LC_1_7_7/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__110/I                        Odrv4                          0              3001   +INF  RISE       1
I__110/O                        Odrv4                        351              3352   +INF  RISE       1
I__113/I                        Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__113/O                        Span4Mux_s0_h                147              3499   +INF  RISE       1
I__116/I                        LocalMux                       0              3499   +INF  RISE       1
I__116/O                        LocalMux                     330              3829   +INF  RISE       1
I__118/I                        IoInMux                        0              3829   +INF  RISE       1
I__118/O                        IoInMux                      259              4088   +INF  RISE       1
LED5_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
LED5_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
LED5_obuf_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
LED5_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
LED5                            top                            0              8679   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_4_LC_1_7_6/lcout
Path End         : LED4
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6134
---------------------------------------   ---- 
End-of-path arrival time (ps)             9135
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_4_LC_1_7_6/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_4_LC_1_7_6/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__123/I                        Odrv4                          0              3001   +INF  RISE       1
I__123/O                        Odrv4                        351              3352   +INF  RISE       1
I__126/I                        Span4Mux_v                     0              3352   +INF  RISE       1
I__126/O                        Span4Mux_v                   351              3703   +INF  RISE       1
I__128/I                        Span4Mux_s2_v                  0              3703   +INF  RISE       1
I__128/O                        Span4Mux_s2_v                252              3955   +INF  RISE       1
I__129/I                        LocalMux                       0              3955   +INF  RISE       1
I__129/O                        LocalMux                     330              4285   +INF  RISE       1
I__130/I                        IoInMux                        0              4285   +INF  RISE       1
I__130/O                        IoInMux                      259              4544   +INF  RISE       1
LED4_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4544   +INF  RISE       1
LED4_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6782   +INF  FALL       1
LED4_obuf_iopad/DIN             IO_PAD                         0              6782   +INF  FALL       1
LED4_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9135   +INF  FALL       1
LED4                            top                            0              9135   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_3_LC_1_7_5/lcout
Path End         : LED3
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5818
---------------------------------------   ---- 
End-of-path arrival time (ps)             8819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_3_LC_1_7_5/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_3_LC_1_7_5/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__135/I                        Odrv4                          0              3001   +INF  RISE       1
I__135/O                        Odrv4                        351              3352   +INF  RISE       1
I__138/I                        IoSpan4Mux                     0              3352   +INF  RISE       1
I__138/O                        IoSpan4Mux                   288              3640   +INF  RISE       1
I__140/I                        LocalMux                       0              3640   +INF  RISE       1
I__140/O                        LocalMux                     330              3969   +INF  RISE       1
I__141/I                        IoInMux                        0              3969   +INF  RISE       1
I__141/O                        IoInMux                      259              4229   +INF  RISE       1
LED3_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4229   +INF  RISE       1
LED3_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6466   +INF  FALL       1
LED3_obuf_iopad/DIN             IO_PAD                         0              6466   +INF  FALL       1
LED3_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8819   +INF  FALL       1
LED3                            top                            0              8819   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_2_LC_1_7_4/lcout
Path End         : LED2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6085
---------------------------------------   ---- 
End-of-path arrival time (ps)             9086
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_2_LC_1_7_4/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_2_LC_1_7_4/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__145/I                        Odrv4                          0              3001   +INF  RISE       1
I__145/O                        Odrv4                        351              3352   +INF  RISE       1
I__148/I                        Span4Mux_h                     0              3352   +INF  RISE       1
I__148/O                        Span4Mux_h                   302              3654   +INF  RISE       1
I__151/I                        Span4Mux_s2_v                  0              3654   +INF  RISE       1
I__151/O                        Span4Mux_s2_v                252              3906   +INF  RISE       1
I__153/I                        LocalMux                       0              3906   +INF  RISE       1
I__153/O                        LocalMux                     330              4236   +INF  RISE       1
I__154/I                        IoInMux                        0              4236   +INF  RISE       1
I__154/O                        IoInMux                      259              4495   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4495   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6733   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0              6733   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9086   +INF  FALL       1
LED2                            top                            0              9086   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_1_LC_1_7_3/lcout
Path End         : LED1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         5678
---------------------------------------   ---- 
End-of-path arrival time (ps)             8679
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_1_LC_1_7_3/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_1_LC_1_7_3/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__378/I                        Odrv4                          0              3001   +INF  RISE       1
I__378/O                        Odrv4                        351              3352   +INF  RISE       1
I__381/I                        Span4Mux_s0_h                  0              3352   +INF  RISE       1
I__381/O                        Span4Mux_s0_h                147              3499   +INF  RISE       1
I__383/I                        LocalMux                       0              3499   +INF  RISE       1
I__383/O                        LocalMux                     330              3829   +INF  RISE       1
I__385/I                        IoInMux                        0              3829   +INF  RISE       1
I__385/O                        IoInMux                      259              4088   +INF  RISE       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4088   +INF  RISE       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6326   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0              6326   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8679   +INF  FALL       1
LED1                            top                            0              8679   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BIT_0_LC_1_7_1/lcout
Path End         : LED0
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2461
+ Clock To Q                               540
+ Data Path Delay                         6435
---------------------------------------   ---- 
End-of-path arrival time (ps)             9436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__473/I                                          gio2CtrlBuf                    0              1998  RISE       1
I__473/O                                          gio2CtrlBuf                    0              1998  RISE       1
I__474/I                                          GlobalMux                      0              1998  RISE       1
I__474/O                                          GlobalMux                    154              2153  RISE       1
I__476/I                                          ClkMux                         0              2153  RISE       1
I__476/O                                          ClkMux                       309              2461  RISE       1
BIT_0_LC_1_7_1/clk                                LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BIT_0_LC_1_7_1/lcout            LogicCell40_SEQ_MODE_1000    540              3001   +INF  RISE       3
I__160/I                        Odrv4                          0              3001   +INF  RISE       1
I__160/O                        Odrv4                        351              3352   +INF  RISE       1
I__163/I                        Span4Mux_h                     0              3352   +INF  RISE       1
I__163/O                        Span4Mux_h                   302              3654   +INF  RISE       1
I__165/I                        Span4Mux_v                     0              3654   +INF  RISE       1
I__165/O                        Span4Mux_v                   351              4004   +INF  RISE       1
I__166/I                        Span4Mux_s2_v                  0              4004   +INF  RISE       1
I__166/O                        Span4Mux_s2_v                252              4257   +INF  RISE       1
I__167/I                        LocalMux                       0              4257   +INF  RISE       1
I__167/O                        LocalMux                     330              4586   +INF  RISE       1
I__168/I                        IoInMux                        0              4586   +INF  RISE       1
I__168/O                        IoInMux                      259              4846   +INF  RISE       1
LED0_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4846   +INF  RISE       1
LED0_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7083   +INF  FALL       1
LED0_obuf_iopad/DIN             IO_PAD                         0              7083   +INF  FALL       1
LED0_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9436   +INF  FALL       1
LED0                            top                            0              9436   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

