module WB_CONTROLLER(
	input clk,
	input rst,
	
	output W_CLK,
	output W_RST
);

reg [3:0] t;

assign W_RST = rst;
assign W_CLK = t[4];

always @(posedge clk)
	t = t + 1;
	
	

endmodule;