ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM3_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM3_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM3_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM3 init function */
  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 39 3 is_stmt 1 view .LVU3
  46              		.loc 1 39 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  44:Core/Src/tim.c ****   htim3.Instance = TIM3;
  49              		.loc 1 44 3 is_stmt 1 view .LVU5
  50              		.loc 1 44 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 639;
  54              		.loc 1 45 3 is_stmt 1 view .LVU7
  55              		.loc 1 45 24 is_stmt 0 view .LVU8
  56 0018 40F27F22 		movw	r2, #639
  57 001c 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 46 3 is_stmt 1 view .LVU9
  59              		.loc 1 46 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim3.Init.Period = 1999;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 21 is_stmt 0 view .LVU12
  63 0020 40F2CF72 		movw	r2, #1999
  64 0024 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU13
  66              		.loc 1 48 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 3


  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU15
  69              		.loc 1 49 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  71              		.loc 1 50 3 is_stmt 1 view .LVU17
  72              		.loc 1 50 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 50 6 view .LVU19
  76 002e 90B9     		cbnz	r0, .L6
  77              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 54 3 is_stmt 1 view .LVU20
  79              		.loc 1 54 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 55 3 is_stmt 1 view .LVU22
  83              		.loc 1 55 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0B48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 55 6 view .LVU24
  89 003e 68B9     		cbnz	r0, .L7
  90              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 59 3 is_stmt 1 view .LVU25
  92              		.loc 1 59 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 60 3 is_stmt 1 view .LVU27
  96              		.loc 1 60 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  98              		.loc 1 61 3 is_stmt 1 view .LVU29
  99              		.loc 1 61 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0748     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 61 6 view .LVU31
 105 004e 40B9     		cbnz	r0, .L8
 106              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  66:Core/Src/tim.c **** 
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 4


  67:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 107              		.loc 1 69 1 view .LVU32
 108 0050 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 117              		.loc 1 52 5 is_stmt 1 view .LVU33
 118 0056 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005a E9E7     		b	.L2
 121              	.L7:
  57:Core/Src/tim.c ****   }
 122              		.loc 1 57 5 view .LVU34
 123 005c FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0060 EEE7     		b	.L3
 126              	.L8:
  63:Core/Src/tim.c ****   }
 127              		.loc 1 63 5 view .LVU35
 128 0062 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 69 1 is_stmt 0 view .LVU36
 131 0066 F3E7     		b	.L1
 132              	.L10:
 133              		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136 006c 00040040 		.word	1073742848
 137              		.cfi_endproc
 138              	.LFE65:
 140              		.section	.text.MX_TIM4_Init,"ax",%progbits
 141              		.align	1
 142              		.global	MX_TIM4_Init
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	MX_TIM4_Init:
 148              	.LFB66:
  70:Core/Src/tim.c **** /* TIM4 init function */
  71:Core/Src/tim.c **** void MX_TIM4_Init(void)
  72:Core/Src/tim.c **** {
 149              		.loc 1 72 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 24
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 5


 157 0002 87B0     		sub	sp, sp, #28
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 32
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 160              		.loc 1 78 3 view .LVU38
 161              		.loc 1 78 26 is_stmt 0 view .LVU39
 162 0004 0023     		movs	r3, #0
 163 0006 0293     		str	r3, [sp, #8]
 164 0008 0393     		str	r3, [sp, #12]
 165 000a 0493     		str	r3, [sp, #16]
 166 000c 0593     		str	r3, [sp, #20]
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167              		.loc 1 79 3 is_stmt 1 view .LVU40
 168              		.loc 1 79 27 is_stmt 0 view .LVU41
 169 000e 0093     		str	r3, [sp]
 170 0010 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  84:Core/Src/tim.c ****   htim4.Instance = TIM4;
 171              		.loc 1 84 3 is_stmt 1 view .LVU42
 172              		.loc 1 84 18 is_stmt 0 view .LVU43
 173 0012 1448     		ldr	r0, .L19
 174 0014 144A     		ldr	r2, .L19+4
 175 0016 0260     		str	r2, [r0]
  85:Core/Src/tim.c ****   htim4.Init.Prescaler = 63;
 176              		.loc 1 85 3 is_stmt 1 view .LVU44
 177              		.loc 1 85 24 is_stmt 0 view .LVU45
 178 0018 3F22     		movs	r2, #63
 179 001a 4260     		str	r2, [r0, #4]
  86:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 180              		.loc 1 86 3 is_stmt 1 view .LVU46
 181              		.loc 1 86 26 is_stmt 0 view .LVU47
 182 001c 8360     		str	r3, [r0, #8]
  87:Core/Src/tim.c ****   htim4.Init.Period = 49;
 183              		.loc 1 87 3 is_stmt 1 view .LVU48
 184              		.loc 1 87 21 is_stmt 0 view .LVU49
 185 001e 3122     		movs	r2, #49
 186 0020 C260     		str	r2, [r0, #12]
  88:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 187              		.loc 1 88 3 is_stmt 1 view .LVU50
 188              		.loc 1 88 28 is_stmt 0 view .LVU51
 189 0022 0361     		str	r3, [r0, #16]
  89:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 190              		.loc 1 89 3 is_stmt 1 view .LVU52
 191              		.loc 1 89 32 is_stmt 0 view .LVU53
 192 0024 8361     		str	r3, [r0, #24]
  90:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 193              		.loc 1 90 3 is_stmt 1 view .LVU54
 194              		.loc 1 90 7 is_stmt 0 view .LVU55
 195 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 6


 196              	.LVL6:
 197              		.loc 1 90 6 view .LVU56
 198 002a 90B9     		cbnz	r0, .L16
 199              	.L12:
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 200              		.loc 1 94 3 is_stmt 1 view .LVU57
 201              		.loc 1 94 34 is_stmt 0 view .LVU58
 202 002c 4FF48053 		mov	r3, #4096
 203 0030 0293     		str	r3, [sp, #8]
  95:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 204              		.loc 1 95 3 is_stmt 1 view .LVU59
 205              		.loc 1 95 7 is_stmt 0 view .LVU60
 206 0032 02A9     		add	r1, sp, #8
 207 0034 0B48     		ldr	r0, .L19
 208 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 209              	.LVL7:
 210              		.loc 1 95 6 view .LVU61
 211 003a 68B9     		cbnz	r0, .L17
 212              	.L13:
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 213              		.loc 1 99 3 is_stmt 1 view .LVU62
 214              		.loc 1 99 37 is_stmt 0 view .LVU63
 215 003c 0023     		movs	r3, #0
 216 003e 0093     		str	r3, [sp]
 100:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 217              		.loc 1 100 3 is_stmt 1 view .LVU64
 218              		.loc 1 100 33 is_stmt 0 view .LVU65
 219 0040 0193     		str	r3, [sp, #4]
 101:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 220              		.loc 1 101 3 is_stmt 1 view .LVU66
 221              		.loc 1 101 7 is_stmt 0 view .LVU67
 222 0042 6946     		mov	r1, sp
 223 0044 0748     		ldr	r0, .L19
 224 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 225              	.LVL8:
 226              		.loc 1 101 6 view .LVU68
 227 004a 40B9     		cbnz	r0, .L18
 228              	.L11:
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c **** }
 229              		.loc 1 109 1 view .LVU69
 230 004c 07B0     		add	sp, sp, #28
 231              	.LCFI6:
 232              		.cfi_remember_state
 233              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 7


 234              		@ sp needed
 235 004e 5DF804FB 		ldr	pc, [sp], #4
 236              	.L16:
 237              	.LCFI7:
 238              		.cfi_restore_state
  92:Core/Src/tim.c ****   }
 239              		.loc 1 92 5 is_stmt 1 view .LVU70
 240 0052 FFF7FEFF 		bl	Error_Handler
 241              	.LVL9:
 242 0056 E9E7     		b	.L12
 243              	.L17:
  97:Core/Src/tim.c ****   }
 244              		.loc 1 97 5 view .LVU71
 245 0058 FFF7FEFF 		bl	Error_Handler
 246              	.LVL10:
 247 005c EEE7     		b	.L13
 248              	.L18:
 103:Core/Src/tim.c ****   }
 249              		.loc 1 103 5 view .LVU72
 250 005e FFF7FEFF 		bl	Error_Handler
 251              	.LVL11:
 252              		.loc 1 109 1 is_stmt 0 view .LVU73
 253 0062 F3E7     		b	.L11
 254              	.L20:
 255              		.align	2
 256              	.L19:
 257 0064 00000000 		.word	.LANCHOR1
 258 0068 00080040 		.word	1073743872
 259              		.cfi_endproc
 260              	.LFE66:
 262              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_TIM_Base_MspInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	HAL_TIM_Base_MspInit:
 270              	.LVL12:
 271              	.LFB67:
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 112:Core/Src/tim.c **** {
 272              		.loc 1 112 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 8
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		.loc 1 112 1 is_stmt 0 view .LVU75
 277 0000 00B5     		push	{lr}
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 4
 280              		.cfi_offset 14, -4
 281 0002 83B0     		sub	sp, sp, #12
 282              	.LCFI9:
 283              		.cfi_def_cfa_offset 16
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 284              		.loc 1 114 3 is_stmt 1 view .LVU76
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 8


 285              		.loc 1 114 20 is_stmt 0 view .LVU77
 286 0004 0368     		ldr	r3, [r0]
 287              		.loc 1 114 5 view .LVU78
 288 0006 174A     		ldr	r2, .L27
 289 0008 9342     		cmp	r3, r2
 290 000a 05D0     		beq	.L25
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 119:Core/Src/tim.c ****     /* TIM3 clock enable */
 120:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 123:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 291              		.loc 1 129 8 is_stmt 1 view .LVU79
 292              		.loc 1 129 10 is_stmt 0 view .LVU80
 293 000c 164A     		ldr	r2, .L27+4
 294 000e 9342     		cmp	r3, r2
 295 0010 15D0     		beq	.L26
 296              	.LVL13:
 297              	.L21:
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 134:Core/Src/tim.c ****     /* TIM4 clock enable */
 135:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 138:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 139:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c **** }
 298              		.loc 1 144 1 view .LVU81
 299 0012 03B0     		add	sp, sp, #12
 300              	.LCFI10:
 301              		.cfi_remember_state
 302              		.cfi_def_cfa_offset 4
 303              		@ sp needed
 304 0014 5DF804FB 		ldr	pc, [sp], #4
 305              	.LVL14:
 306              	.L25:
 307              	.LCFI11:
 308              		.cfi_restore_state
 120:Core/Src/tim.c **** 
 309              		.loc 1 120 5 is_stmt 1 view .LVU82
 310              	.LBB2:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 9


 120:Core/Src/tim.c **** 
 311              		.loc 1 120 5 view .LVU83
 120:Core/Src/tim.c **** 
 312              		.loc 1 120 5 view .LVU84
 313 0018 144B     		ldr	r3, .L27+8
 314 001a DA69     		ldr	r2, [r3, #28]
 315 001c 42F00202 		orr	r2, r2, #2
 316 0020 DA61     		str	r2, [r3, #28]
 120:Core/Src/tim.c **** 
 317              		.loc 1 120 5 view .LVU85
 318 0022 DB69     		ldr	r3, [r3, #28]
 319 0024 03F00203 		and	r3, r3, #2
 320 0028 0093     		str	r3, [sp]
 120:Core/Src/tim.c **** 
 321              		.loc 1 120 5 view .LVU86
 322 002a 009B     		ldr	r3, [sp]
 323              	.LBE2:
 120:Core/Src/tim.c **** 
 324              		.loc 1 120 5 view .LVU87
 123:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 325              		.loc 1 123 5 view .LVU88
 326 002c 0022     		movs	r2, #0
 327 002e 0121     		movs	r1, #1
 328 0030 1D20     		movs	r0, #29
 329              	.LVL15:
 123:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 330              		.loc 1 123 5 is_stmt 0 view .LVU89
 331 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 332              	.LVL16:
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 333              		.loc 1 124 5 is_stmt 1 view .LVU90
 334 0036 1D20     		movs	r0, #29
 335 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 336              	.LVL17:
 337 003c E9E7     		b	.L21
 338              	.LVL18:
 339              	.L26:
 135:Core/Src/tim.c **** 
 340              		.loc 1 135 5 view .LVU91
 341              	.LBB3:
 135:Core/Src/tim.c **** 
 342              		.loc 1 135 5 view .LVU92
 135:Core/Src/tim.c **** 
 343              		.loc 1 135 5 view .LVU93
 344 003e 0B4B     		ldr	r3, .L27+8
 345 0040 DA69     		ldr	r2, [r3, #28]
 346 0042 42F00402 		orr	r2, r2, #4
 347 0046 DA61     		str	r2, [r3, #28]
 135:Core/Src/tim.c **** 
 348              		.loc 1 135 5 view .LVU94
 349 0048 DB69     		ldr	r3, [r3, #28]
 350 004a 03F00403 		and	r3, r3, #4
 351 004e 0193     		str	r3, [sp, #4]
 135:Core/Src/tim.c **** 
 352              		.loc 1 135 5 view .LVU95
 353 0050 019B     		ldr	r3, [sp, #4]
 354              	.LBE3:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 10


 135:Core/Src/tim.c **** 
 355              		.loc 1 135 5 view .LVU96
 138:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 356              		.loc 1 138 5 view .LVU97
 357 0052 0022     		movs	r2, #0
 358 0054 1146     		mov	r1, r2
 359 0056 1E20     		movs	r0, #30
 360              	.LVL19:
 138:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 361              		.loc 1 138 5 is_stmt 0 view .LVU98
 362 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 363              	.LVL20:
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 364              		.loc 1 139 5 is_stmt 1 view .LVU99
 365 005c 1E20     		movs	r0, #30
 366 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 367              	.LVL21:
 368              		.loc 1 144 1 is_stmt 0 view .LVU100
 369 0062 D6E7     		b	.L21
 370              	.L28:
 371              		.align	2
 372              	.L27:
 373 0064 00040040 		.word	1073742848
 374 0068 00080040 		.word	1073743872
 375 006c 00100240 		.word	1073876992
 376              		.cfi_endproc
 377              	.LFE67:
 379              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 380              		.align	1
 381              		.global	HAL_TIM_Base_MspDeInit
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 386              	HAL_TIM_Base_MspDeInit:
 387              	.LVL22:
 388              	.LFB68:
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 147:Core/Src/tim.c **** {
 389              		.loc 1 147 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		.loc 1 147 1 is_stmt 0 view .LVU102
 394 0000 08B5     		push	{r3, lr}
 395              	.LCFI12:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 3, -8
 398              		.cfi_offset 14, -4
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 399              		.loc 1 149 3 is_stmt 1 view .LVU103
 400              		.loc 1 149 20 is_stmt 0 view .LVU104
 401 0002 0368     		ldr	r3, [r0]
 402              		.loc 1 149 5 view .LVU105
 403 0004 0D4A     		ldr	r2, .L35
 404 0006 9342     		cmp	r3, r2
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 11


 405 0008 03D0     		beq	.L33
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 154:Core/Src/tim.c ****     /* Peripheral clock disable */
 155:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 158:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 406              		.loc 1 163 8 is_stmt 1 view .LVU106
 407              		.loc 1 163 10 is_stmt 0 view .LVU107
 408 000a 0D4A     		ldr	r2, .L35+4
 409 000c 9342     		cmp	r3, r2
 410 000e 0AD0     		beq	.L34
 411              	.LVL23:
 412              	.L29:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 168:Core/Src/tim.c ****     /* Peripheral clock disable */
 169:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 172:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 176:Core/Src/tim.c ****   }
 177:Core/Src/tim.c **** }
 413              		.loc 1 177 1 view .LVU108
 414 0010 08BD     		pop	{r3, pc}
 415              	.LVL24:
 416              	.L33:
 155:Core/Src/tim.c **** 
 417              		.loc 1 155 5 is_stmt 1 view .LVU109
 418 0012 02F50332 		add	r2, r2, #134144
 419 0016 D369     		ldr	r3, [r2, #28]
 420 0018 23F00203 		bic	r3, r3, #2
 421 001c D361     		str	r3, [r2, #28]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 422              		.loc 1 158 5 view .LVU110
 423 001e 1D20     		movs	r0, #29
 424              	.LVL25:
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 425              		.loc 1 158 5 is_stmt 0 view .LVU111
 426 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 427              	.LVL26:
 428 0024 F4E7     		b	.L29
 429              	.LVL27:
 430              	.L34:
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 12


 169:Core/Src/tim.c **** 
 431              		.loc 1 169 5 is_stmt 1 view .LVU112
 432 0026 02F50232 		add	r2, r2, #133120
 433 002a D369     		ldr	r3, [r2, #28]
 434 002c 23F00403 		bic	r3, r3, #4
 435 0030 D361     		str	r3, [r2, #28]
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 436              		.loc 1 172 5 view .LVU113
 437 0032 1E20     		movs	r0, #30
 438              	.LVL28:
 172:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 439              		.loc 1 172 5 is_stmt 0 view .LVU114
 440 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 441              	.LVL29:
 442              		.loc 1 177 1 view .LVU115
 443 0038 EAE7     		b	.L29
 444              	.L36:
 445 003a 00BF     		.align	2
 446              	.L35:
 447 003c 00040040 		.word	1073742848
 448 0040 00080040 		.word	1073743872
 449              		.cfi_endproc
 450              	.LFE68:
 452              		.global	htim4
 453              		.global	htim3
 454              		.section	.bss.htim3,"aw",%nobits
 455              		.align	2
 456              		.set	.LANCHOR0,. + 0
 459              	htim3:
 460 0000 00000000 		.space	72
 460      00000000 
 460      00000000 
 460      00000000 
 460      00000000 
 461              		.section	.bss.htim4,"aw",%nobits
 462              		.align	2
 463              		.set	.LANCHOR1,. + 0
 466              	htim4:
 467 0000 00000000 		.space	72
 467      00000000 
 467      00000000 
 467      00000000 
 467      00000000 
 468              		.text
 469              	.Letext0:
 470              		.file 2 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\machine\\_default_types.
 471              		.file 3 "c:\\vscodeide\\software\\armembeddedgcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 472              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 473              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 474              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 475              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 476              		.file 8 "Core/Inc/tim.h"
 477              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 478              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 479              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:18     .text.MX_TIM3_Init:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:24     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:135    .text.MX_TIM3_Init:00000068 $d
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:141    .text.MX_TIM4_Init:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:147    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:257    .text.MX_TIM4_Init:00000064 $d
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:263    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:269    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:373    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:380    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:386    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:447    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:466    .bss.htim4:00000000 htim4
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:459    .bss.htim3:00000000 htim3
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:455    .bss.htim3:00000000 $d
C:\Users\Andre\AppData\Local\Temp\ccEEhukC.s:462    .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
