<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001661A1-20030102-D00000.TIF SYSTEM "US20030001661A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001661A1-20030102-D00001.TIF SYSTEM "US20030001661A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001661A1-20030102-D00002.TIF SYSTEM "US20030001661A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001661A1-20030102-D00003.TIF SYSTEM "US20030001661A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001661A1-20030102-D00004.TIF SYSTEM "US20030001661A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001661A1-20030102-D00005.TIF SYSTEM "US20030001661A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001661A1-20030102-D00006.TIF SYSTEM "US20030001661A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001661</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10059676</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020130</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-36883</doc-number>
</priority-application-number>
<filing-date>20010627</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G05F001/10</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>540000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Programmable reference voltage generating circuit</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Nam-Seog</given-name>
<family-name>Kim</family-name>
</name>
<residence>
<residence-non-us>
<city>Seoul</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Jin-Ho</given-name>
<family-name>Lee</family-name>
</name>
<residence>
<residence-non-us>
<city>Seoul</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Samsung Electronics Co., Ltd.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>F. Chau &amp; Associates, LLP</name-1>
<name-2></name-2>
<address>
<address-1>Suite 501</address-1>
<address-2>1900 Hempstead Turnpike</address-2>
<city>East Meadow</city>
<state>NY</state>
<postalcode>11554</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A reference voltage generating circuit includes a binary-to-thermometer for converting binary codes into thermometer codes; an internal reference voltage generator for generating an internal reference voltage in response to the thermometer codes from the binary-to-thermometer, wherein the internal reference voltage generator changes a level of the internal reference voltage in response to the thermometer codes; a selector for selecting the internal reference voltage or an external reference voltage in response to a reference voltage select signal; and a voltage regulator for regulating a reference voltage selected by the selector. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a device for generating a reference voltage, and more particularly to a reference voltage generating circuit for generating a reference voltage which is controllable with programmable codes. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Generally, a reference voltage is used in a logic circuit as a threshold voltage for determining logic levels of data. As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, when a reference voltage Vref is used as the threshold voltage to determine levels of data, the data is determined to have a logic &ldquo;low level&rdquo; if the data is lower than the reference voltage Vref and to have a logic &ldquo;high level&rdquo; if the data is higher than the reference voltage Vref. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a system board <highlight><bold>200</bold></highlight> in which a reference voltage Vref is supplied to multiple chips. The reference voltage Vref is generated from a reference voltage generating circuit <highlight><bold>202</bold></highlight> and supplied to the respective chips <highlight><bold>210</bold></highlight>, <highlight><bold>212</bold></highlight>, <highlight><bold>214</bold></highlight> . . . n. In this case, the level of the reference voltage Vref may vary with the difference in physical distance between the reference voltage generating circuit <highlight><bold>202</bold></highlight> and the respective chips <highlight><bold>210</bold></highlight>, <highlight><bold>212</bold></highlight>, <highlight><bold>214</bold></highlight>, . . . n. As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the first chip <highlight><bold>210</bold></highlight> is positioned near the reference voltage generating circuit <highlight><bold>202</bold></highlight>, so that a reference voltage supplied to the first chip <highlight><bold>210</bold></highlight> has level &ldquo;A&rdquo; which is substantially equal to the level of the reference voltage Vref generated from the reference voltage generating circuit <highlight><bold>202</bold></highlight>. Since the second chip <highlight><bold>212</bold></highlight> is positioned relatively far from the reference voltage generating circuit <highlight><bold>202</bold></highlight>, a reference voltage supplied to the second chip <highlight><bold>212</bold></highlight> has level &ldquo;B&rdquo; which is slightly lower than the level of the reference voltage Vref. Since the third chip <highlight><bold>214</bold></highlight> is positioned relatively farther from the reference voltage generating circuit <highlight><bold>202</bold></highlight> than the first and second chips <highlight><bold>210</bold></highlight>, <highlight><bold>212</bold></highlight>, a reference voltage supplied to the third chip <highlight><bold>214</bold></highlight> has level &ldquo;C&rdquo; and is even lower than the level of the reference voltage Vref. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In such an environment, the reference voltages supplied to the respective chips <highlight><bold>210</bold></highlight>, <highlight><bold>212</bold></highlight>, <highlight><bold>214</bold></highlight> are different from each other, and the threshold voltage for determining logic levels of data varies in different chips. As a result, in the third chip <highlight><bold>214</bold></highlight> receiving the reference voltage with level &ldquo;C&rdquo;, there is a problem in that data is determined to be logic &ldquo;high&rdquo; in regions &ldquo;E1&rdquo; and &ldquo;E2&rdquo;, which would have been determined as logic &ldquo;low&rdquo;. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> As speed of data interface between the chips is increased, swing width of external signals as well as data is needed to be smaller. Thus, in high speed data interface circumstances, noise of a reference voltage supplied from an external may affect the determination of logic levels (e.g., VIL, VIH) of input signals. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Accordingly, a need exists for a system which provides a reference voltage having a stable level to the chips where the reference voltage is used for determining logic levels of input data. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> It is an object of the present invention to provide a reference voltage generating circuit for generating a programmable reference voltage in response to an external code. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Another object of the present invention is to provide a method of arranging the reference voltage generating circuit. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> To accomplish the above and other objects of the present invention, a reference voltage generating circuit comprises a binary-to-thermometer for converting binary codes into thermometer codes; an internal reference voltage generator for generating an internal reference voltage in response to the thermometer codes from the binary-to-thermometer, wherein the internal reference voltage generator changes a level of the internal reference voltage in response to the thermometer codes; a selector for selecting the internal reference voltage or an external reference voltage in response to a reference voltage select signal; and a voltage regulator for regulating a reference voltage selected by the selector. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The binary-to-thermometer comprises thermometer code generators for generating the thermometer codes in response to the binary codes. The thermometer code generators each include a logic gate for selectively inputting the binary codes, transmission gates for transmitting an output of the logic gate to generate a thermometer code in response to a selected signal (e.g., the MSB) of the binary codes, and transistors for resetting the thermometer code in response to the selected signal (e.g., the MSB) of the binary codes. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The internal reference voltage generator includes a reference voltage bias part having a diode type first transistor connected between a power source voltage and the internal reference voltage and a diode type second transistor connected between the internal reference voltage and ground voltage, and a reference voltage coding part for increasing or decreasing the internal reference voltage in response to the thermometer codes. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The reference voltage coding part includes voltage-up controllers connected between the power source voltage and the internal reference voltage, for increasing the internal reference voltage in response to the thermometer codes, and voltage-down controllers connected between the internal reference voltage and the ground voltage, for decreasing the internal reference voltage in response the thermometer codes. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The voltage-up controllers each include inverter type first and second transistors connected between the power source voltage and the internal reference voltage and controlled by the thermometer codes, and a third transistor connected between the power source voltage and the internal reference voltage, for increasing the internal reference voltage in response to outputs of the first and second transistors. The voltage-down controllers each include inverter type fourth and fifth transistors connected between the internal reference voltage and the ground voltage and controlled by the thermometer codes, and a sixth transistor connected between the internal reference voltage and the ground voltage for decreasing the internal reference voltage in response to outputs of the fourth and fifth transistors. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> To accomplish another object, a method of arranging reference voltage generating circuits in a chip, comprises the steps of arranging in the chip devices sharing a reference voltage generated from the reference voltage generating circuits; and arranging the reference voltage generating circuit at the end sides of the chip, wherein the devices are connected in common with the reference voltage generating circuits. The step of arranging the reference voltage generating circuits includes arranging one reference voltage generating circuit at one end side of the chip; and arranging the other reference voltage generating circuit at the other end side of the chip, wherein the two end sides are opposite to each other. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> According to the present invention as described above, there is an advantage that a reference voltage is controlled using programmable codes. In addition, reference voltage generating circuits may be disposed at predetermined positions (e.g., the end sides opposite to each other) of a chip having devices receiving and sharing a reference voltage, thereby reducing the chip size and to prevent occurrence of errors due to a mismatch between the reference voltage generating circuits.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> These and other objects, features and advantages of the invention will become more apparent from the following detailed description of preferred embodiments of the present invention made with reference to the accompanying drawings, of which: </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagram for illustrating typical usage of a reference voltage in a logic circuit; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a diagram for illustrating typical configuration of a reference voltage generating circuit and chips connected thereto; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram for illustrating a reference voltage generating circuit according to an embodiment of the present invention; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a circuit diagram for illustrating the binary-to-thermometer shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a circuit diagram for illustrating the internal reference voltage generator shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a graphical view of the internal reference voltage generated from the internal reference voltage generator in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>; and </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a block diagram for illustrating a method of arranging reference voltage generating circuits according to an embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Hereinafter, preferred embodiments of the present invention will be explained with reference to the accompanying drawings. Like reference numerals indicate like elements in the drawings. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a block diagram of a reference voltage generating circuit according to an embodiment of the present invention. A reference voltage generating circuit <highlight><bold>300</bold></highlight> comprises a binary-to-thermometer <highlight><bold>302</bold></highlight>, an internal reference voltage generator <highlight><bold>304</bold></highlight>, a selector <highlight><bold>306</bold></highlight>, and a voltage regulator <highlight><bold>308</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The binary-to-thermometer <highlight><bold>302</bold></highlight> serves to convert binary codes &lsqb;b3b:b0b&rsqb; externally supplied into thermometer codes U&lsqb;6:0&rsqb;, D&lsqb;6:0&rsqb;. The internal reference voltage generator <highlight><bold>304</bold></highlight> generates an internal reference voltage Vref_in in response to the thermometer codes U&lsqb;6:0&rsqb;, D&lsqb;6:0&rsqb;. The selector <highlight><bold>306</bold></highlight> selects one of the internal reference voltage Vref_in and an external reference voltage Vref_ext in response to a reference voltage select signal Vref_int_en. The voltage regulator <highlight><bold>308</bold></highlight> receives a reference voltage selected by the selector <highlight><bold>306</bold></highlight> and feeds the output signal back to another input of the voltage regulator <highlight><bold>308</bold></highlight>, thereby generating a desirable reference voltage Vref. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, there is provided a circuit diagram of a binary-to-thermometer according to a preferred embodiment of the present invention. The binary-to-thermometer <highlight><bold>302</bold></highlight> generates the thermometer codes U&lsqb;6:0&rsqb;, D&lsqb;6:0&rsqb; using input binary codes &lsqb;b3b:b0bb&rsqb; and their combination. The binary-to-thermometer <highlight><bold>302</bold></highlight> includes transistors having switching functions, and the thermometer codes U&lsqb;6:0&rsqb;, D&lsqb;6:0&rsqb; may be obtained by employing certain combinations of the transistors in the binary-to-thermometer <highlight><bold>302</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> For example, the binary-to-thermometer <highlight><bold>302</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> comprises seven thermometer code generators <highlight><bold>401</bold></highlight>-<highlight><bold>407</bold></highlight>. The first thermometer code generator <highlight><bold>401</bold></highlight> includes a 3-input NOR gate <highlight><bold>410</bold></highlight> receiving binary signals b0bb, b1bb, b2bb, first and second transmission gates <highlight><bold>412</bold></highlight>, <highlight><bold>414</bold></highlight> for transmitting an output of the 3-input NOR gate <highlight><bold>410</bold></highlight> in response to binary codes b3b, b3bb to generate first thermometer codes U&lt;0&gt;, D&lt;0&gt;. The first thermometer code generator <highlight><bold>401</bold></highlight> may also include transistors <highlight><bold>416</bold></highlight>, <highlight><bold>418</bold></highlight> for resetting the first thermometer codes U&lt;0&gt;, D&lt;0&gt; in response to the binary codes b3bb, b3b. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The second thermometer code generator <highlight><bold>402</bold></highlight> includes a 2-input NOR gate <highlight><bold>420</bold></highlight> receiving binary codes b1bb, b2bb. The second thermometer code generator <highlight><bold>402</bold></highlight> also includes transmission gates <highlight><bold>422</bold></highlight>, <highlight><bold>424</bold></highlight> for transmitting an output of the 2-input NOR gate <highlight><bold>420</bold></highlight> in response to binary codes b3b, b3bb to generate second thermometer codes U&lt;1&gt;, D&lt;1&gt;and reset transistors <highlight><bold>426</bold></highlight>, <highlight><bold>428</bold></highlight> for resetting the second thermometer codes U&lt;1&gt;, D&lt;1&gt;. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The third thermometer code generator <highlight><bold>403</bold></highlight> includes a first 2-input NOR gate <highlight><bold>430</bold></highlight> receiving binary codes b0b, b1b and a second 2-input NOR gate <highlight><bold>432</bold></highlight> receiving an output of the first 2-input NOR gate <highlight><bold>430</bold></highlight> and binary code b2bb. The fourth thermometer code generator <highlight><bold>404</bold></highlight> includes inverters <highlight><bold>440</bold></highlight>, <highlight><bold>442</bold></highlight> that are connected to each other in series and receive binary code b2b. The fifth thermometer code generator <highlight><bold>405</bold></highlight> includes a first 2-input NAND gate <highlight><bold>450</bold></highlight> receiving binary codes b0b, b1b and a second 2-input NAND gate <highlight><bold>452</bold></highlight> receiving an output of the first 2-input NAND gate <highlight><bold>450</bold></highlight> and binary code b2bb. The sixth thermometer code generator <highlight><bold>406</bold></highlight> includes a 2-input NAND gate <highlight><bold>460</bold></highlight> receiving binary codes b1bb, b2bb, and the seventh thermometer code generator <highlight><bold>407</bold></highlight> includes a 3-input NAND gate <highlight><bold>470</bold></highlight> receiving binary codes b0bb, b1bb, b2bb. The third through seventh thermometer code generators <highlight><bold>403</bold></highlight>-<highlight><bold>407</bold></highlight> each also include transmission gates and reset transistors which have the substantially same functions and configuration as those in the first and second thermometer code generators <highlight><bold>401</bold></highlight>, <highlight><bold>402</bold></highlight>. Thus, a detailed description of the transmission gates and the reset transistors in the third through seventh thermometer code generators <highlight><bold>403</bold></highlight>-<highlight><bold>407</bold></highlight> is omitted. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The first to seventh thermometer codes U&lsqb;6:0&rsqb;, D&lsqb;6:0&rsqb; generated from the first to seventh thermometer code generators <highlight><bold>401</bold></highlight> to <highlight><bold>407</bold></highlight>, respectively, are supplied to the internal reference voltage generator <highlight><bold>304</bold></highlight> (referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>). </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 5, a</cross-reference> circuit diagram is provided for illustrating the reference voltage generator <highlight><bold>304</bold></highlight> according to a preferred embodiment of the present invention. The reference voltage generator <highlight><bold>304</bold></highlight> includes a reference voltage bias part <highlight><bold>501</bold></highlight> and a reference voltage coding part <highlight><bold>502</bold></highlight>. The reference voltage bias part <highlight><bold>501</bold></highlight> includes a first transistor <highlight><bold>510</bold></highlight> that is connected to an output node of the reference voltage generator <highlight><bold>304</bold></highlight> generating an internal reference voltage Vref_in and a power source voltage VDDQ, and a second transistor <highlight><bold>512</bold></highlight> that is connected to the output node generating the internal reference voltage Vref_in and a ground voltage VSSQ. The first and second transistors <highlight><bold>510</bold></highlight>, <highlight><bold>512</bold></highlight> are preferably diode type transistors. The reference voltage bias part <highlight><bold>501</bold></highlight> automatically sets a predetermined voltage as an initial internal reference voltage Vref_in when the power source voltage VDDQ is provided to the reference voltage bias part <highlight><bold>501</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The reference voltage coding part <highlight><bold>502</bold></highlight> includes, for example, seven voltage programming parts <highlight><bold>520</bold></highlight>, <highlight><bold>530</bold></highlight>, . . . , <highlight><bold>580</bold></highlight> receiving the first to seventh thermometer codes U&lsqb;6:0&rsqb;, D&lsqb;6:0&rsqb;, respectively. The first voltage programming part <highlight><bold>520</bold></highlight> includes a voltage-up controller <highlight><bold>521</bold></highlight> and a voltage-down controller <highlight><bold>522</bold></highlight> receiving the first thermometer code U&lt;0&gt;, D&lt;0&gt;. The voltage-up controller <highlight><bold>521</bold></highlight> includes inverter type first and second transistors <highlight><bold>523</bold></highlight>, <highlight><bold>524</bold></highlight> that are connected between the power source voltage VDDQ and the internal reference voltage Vref_in and controlled by the first thermometer code U&lt;0&gt;. The U&lt;0:6&gt;and D&lt;0:6&gt;output from code generations <highlight><bold>401</bold></highlight> to <highlight><bold>407</bold></highlight> are input to respective voltage up and down controllers as shown <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. The voltage-up controller <highlight><bold>521</bold></highlight> also includes a third transistor <highlight><bold>525</bold></highlight> for increasing the internal reference voltage Vref_in in response to an output signal from the first and second transistors <highlight><bold>523</bold></highlight>, <highlight><bold>524</bold></highlight>. If the transistor <highlight><bold>525</bold></highlight> is turned-off, the number of transistors connected to the power source voltage VDDQ, including the transistor <highlight><bold>510</bold></highlight>, is 7 and the number of transistors connected to the ground voltage VSSQ is 8. Initially, since each of the transistors connected to VDDQ and VSSQ is 8, Vref-int is VDDQ/2. However, when the transistor <highlight><bold>525</bold></highlight> is turned off, the number of transistors connected to VDDQ and VSSQ are 7 and 8, respectively, and thereby increasing the internal reference voltage Vref. Such control is performed by outputs U&lt;0&gt;through U&lt;6&gt;and D&lt;0&gt;through D&lt;6&gt;from the code generators <highlight><bold>401</bold></highlight> to <highlight><bold>407</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The voltage-down controller <highlight><bold>522</bold></highlight> includes inverter type fourth and fifth transistors <highlight><bold>526</bold></highlight>, <highlight><bold>527</bold></highlight> receiving the first thermometer code D&lt;0&gt; and a sixth transistor <highlight><bold>528</bold></highlight> for decreasing the internal reference voltage Vref_in in response to an output signal from the fourth and fifth transistors <highlight><bold>526</bold></highlight>, <highlight><bold>527</bold></highlight>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The second to seventh voltage programming parts <highlight><bold>530</bold></highlight>, <highlight><bold>540</bold></highlight>, . . . , <highlight><bold>580</bold></highlight> receive the second to seventh thermometer codes U&lt;1&gt;, D&lt;1&gt;to U&lt;6&gt;, D&lt;6&gt;, respectively. The second to seventh voltage programming parts <highlight><bold>530</bold></highlight>, <highlight><bold>540</bold></highlight>, . . . , <highlight><bold>580</bold></highlight> selectively increase or decrease the internal reference voltage Vref_in in response to the second to seventh thermometer codes U&lt;1&gt;, D&lt;1&gt;to U&lt;6&gt;, D&lt;6&gt;, respectively. The second to seventh voltage programming parts <highlight><bold>530</bold></highlight>-<highlight><bold>580</bold></highlight> each have the substantially same configuration and operation as those of the first voltage programming part <highlight><bold>520</bold></highlight>. Thus, a detailed description of the second to seventh voltage programming parts <highlight><bold>530</bold></highlight>-<highlight><bold>580</bold></highlight> is omitted. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a graphical view of the internal reference voltage generated from the internal reference voltage generator in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. The internal reference voltage in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is obtained as an experimental result of simulation of the reference voltage generating circuit according to the present invention. As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the internal reference voltage Vref_in generated from the internal reference voltage generator increases or decreases in response to the binary codes CODE. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a block diagram for illustrating arrangement of reference voltage generating circuits in a chip according to a preferred embodiment of the present invention. As shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, for example, two reference voltage generating circuits <highlight><bold>300</bold></highlight> are disposed at the end sides of a chip <highlight><bold>700</bold></highlight> in which devices <highlight><bold>701</bold></highlight>-<highlight><bold>703</bold></highlight> are connected in common with the reference voltage generating circuits <highlight><bold>300</bold></highlight>. The devices in the chip <highlight><bold>700</bold></highlight> may be receivers, such as an address receiver <highlight><bold>701</bold></highlight>, control signal receiver <highlight><bold>702</bold></highlight> and data receiver <highlight><bold>703</bold></highlight>, which share a reference voltage provided from the reference voltage generating circuits <highlight><bold>300</bold></highlight>. Such arrangement of the reference voltage generating circuits <highlight><bold>300</bold></highlight> and the receivers <highlight><bold>701</bold></highlight>, <highlight><bold>702</bold></highlight>, <highlight><bold>703</bold></highlight> serves to effectively reduce the chip size, when compared with the case where each of the receivers is connected with a separate reference voltage generating circuit. In addition, probability of occurrence of errors due to a mismatch between the reference voltage generating circuits can be reduced by arranging the reference voltage generating circuits <highlight><bold>300</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Having described the preferred embodiments of the invention with reference to the accompanying drawings, it is understood that the invention is not limited to those precise embodiments, and various changes and modifications may be effected therein by one skilled in the art without departing from the scope and sprit of the invention as defined in the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An internal reference voltage generating circuit comprising: 
<claim-text>a reference voltage bias part connected between a power source voltage node and a ground voltage node, for establishing an initial value of an internal reference voltage when a power source voltage is applied to the power source voltage node; and </claim-text>
<claim-text>a reference voltage coding part connected to the reference voltage bias part, for increasing or decreasing the internal reference voltage in response to thermometer codes obtained from programmable binary codes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the reference voltage bias part comprises: 
<claim-text>a first transistor connected between the power source voltage node and the ground voltage node and controlled by the internal reference voltage; and </claim-text>
<claim-text>a second transistor connected between the power source voltage node and the ground voltage node and controlled by an output signal from the reference voltage coding part. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the reference voltage coding part comprises: 
<claim-text>voltage-up controllers connected between the power source voltage node and a node generating the internal reference voltage, for increasing the internal reference voltage in response to the thermometer codes; and </claim-text>
<claim-text>voltage-down controllers connected between the node generating the internal reference voltage and the ground voltage node, for decreasing the internal reference voltage in response to the thermometer codes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein the voltage-up controllers each comprise: 
<claim-text>inverter type transistors connected between the power source voltage node and the node generating the internal reference voltage and controlled by the thermometer codes, and </claim-text>
<claim-text>a transistor connected between the power source voltage node and the node generating the internal reference voltage, for increasing the internal reference voltage in response to outputs of the inverter type transistors. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein the voltage-down controllers each comprise: 
<claim-text>inverter type transistors connected between the node generating the internal reference voltage and the ground voltage node and controlled by the thermometer codes, and </claim-text>
<claim-text>a transistor connected between the internal reference voltage and the ground voltage, for decreasing the internal reference voltage in response to outputs of the inverter type transistors. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A reference voltage generating circuit comprising: 
<claim-text>a binary-to-thermometer for converting binary codes into thermometer codes; </claim-text>
<claim-text>an internal reference voltage generator for generating an internal reference voltage in response to the thermometer codes from the binary-to-thermometer, wherein the internal reference voltage generator changes a level of the internal reference voltage in response to the thermometer codes; </claim-text>
<claim-text>a selector for selecting the internal reference voltage or an external reference voltage in response to a reference voltage select signal; and </claim-text>
<claim-text>a voltage regulator for regulating a reference voltage selected by the selector. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the binary-to-thermometer comprises thermometer code generators for generating the thermometer codes in response to the binary codes, wherein the thermometer code generators each include: 
<claim-text>a logic gate for selectively receiving the binary codes; </claim-text>
<claim-text>transmission gates for transmitting an output of the logic gate to generate a thermometer code in response to a selected signal of the binary codes; and </claim-text>
<claim-text>transistors for resetting the thermometer code in response to the selected signal of the binary codes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein the internal reference voltage generator comprises: 
<claim-text>a reference voltage bias part having a diode type first transistor connected between a power source voltage and the internal reference voltage and a diode type second transistor connected between the internal reference voltage and ground voltage; and </claim-text>
<claim-text>a reference voltage coding part for increasing or decreasing the internal reference voltage in response to the thermometer codes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the reference voltage coding part comprises: 
<claim-text>voltage-up controllers connected between the power source voltage and the internal reference voltage, for increasing the internal reference voltage in response to the thermometer codes, and </claim-text>
<claim-text>voltage-down controllers connected between the internal reference voltage and the ground voltage, for decreasing the internal reference voltage in response to the thermometer codes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the voltage-up controllers each comprise: 
<claim-text>inverter type transistors connected between the power source voltage and the internal reference voltage and controlled by the thermometer codes, and </claim-text>
<claim-text>a transistor connected between the power source voltage and the internal reference voltage, for increasing the internal reference voltage in response to outputs of the inverter type transistors. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the voltage-down controllers each comprise: 
<claim-text>inverter type transistors connected between the internal reference voltage and the ground voltage and controlled by the thermometer codes, and </claim-text>
<claim-text>a transistor connected between the internal reference voltage and the ground voltage, for decreasing the internal reference voltage in response to outputs of the inverter type transistors. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The circuit as claimed in <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the reference voltage coding part comprises a plurality of voltage programming parts each of which controls the internal reference voltage in response to corresponding one of the thermometer codes, wherein each of the voltage programming parts includes a voltage-up controller and a voltage-down controller for increasing and decreasing the internal reference voltage in response to a corresponding thermometer code. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A method of arranging reference voltage generating circuit in a chip, comprising the steps of: 
<claim-text>arranging data receiver, control signal receiver, and address receiver which share a reference voltage; and </claim-text>
<claim-text>arranging the reference voltage generating circuits at both end sides of the receivers. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the reference voltage generating circuits are arranged at both end sides of the receivers with two reference voltage generating circuits.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001661A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001661A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001661A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001661A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001661A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001661A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001661A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
