// Seed: 2336632380
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5
);
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  wand id_2
);
  wire id_4;
  always @(posedge id_4 or posedge id_4) #1;
  wire id_5;
  generate
    for (id_6 = id_2; -1; id_6 = "" == -1) begin : LABEL_0
      assign id_5 = id_2;
    end
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
