Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/sgmii_csr_clk.ip --block-symbol-file --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/sgmii_csr_clk --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/sgmii_csr_clk.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/sgmii_csr_clk --family=Agilex --part=AGFB014R24B2E2V
Info: sgmii_csr_clk: "Transforming system: sgmii_csr_clk"
Info: sgmii_csr_clk: "Naming system components in system: sgmii_csr_clk"
Info: sgmii_csr_clk: "Processing generation queue"
Info: sgmii_csr_clk: "Generating: sgmii_csr_clk"
Info: sgmii_csr_clk: Done "sgmii_csr_clk" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
