{
  "module_name": "amdgpu_reset.c",
  "hash_id": "062e4c378396d104bdbacccb23a3440fadff583423db214bd1144056e18f6146",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_reset.c",
  "human_readable_source": " \n\n#include \"amdgpu_reset.h\"\n#include \"aldebaran.h\"\n#include \"sienna_cichlid.h\"\n#include \"smu_v13_0_10.h\"\n\nint amdgpu_reset_add_handler(struct amdgpu_reset_control *reset_ctl,\n\t\t\t     struct amdgpu_reset_handler *handler)\n{\n\t \n\tlist_add_tail(&handler->handler_list, &reset_ctl->reset_handlers);\n\treturn 0;\n}\n\nint amdgpu_reset_init(struct amdgpu_device *adev)\n{\n\tint ret = 0;\n\n\tswitch (adev->ip_versions[MP1_HWIP][0]) {\n\tcase IP_VERSION(13, 0, 2):\n\tcase IP_VERSION(13, 0, 6):\n\t\tret = aldebaran_reset_init(adev);\n\t\tbreak;\n\tcase IP_VERSION(11, 0, 7):\n\t\tret = sienna_cichlid_reset_init(adev);\n\t\tbreak;\n\tcase IP_VERSION(13, 0, 10):\n\t\tret = smu_v13_0_10_reset_init(adev);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nint amdgpu_reset_fini(struct amdgpu_device *adev)\n{\n\tint ret = 0;\n\n\tswitch (adev->ip_versions[MP1_HWIP][0]) {\n\tcase IP_VERSION(13, 0, 2):\n\tcase IP_VERSION(13, 0, 6):\n\t\tret = aldebaran_reset_fini(adev);\n\t\tbreak;\n\tcase IP_VERSION(11, 0, 7):\n\t\tret = sienna_cichlid_reset_fini(adev);\n\t\tbreak;\n\tcase IP_VERSION(13, 0, 10):\n\t\tret = smu_v13_0_10_reset_fini(adev);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nint amdgpu_reset_prepare_hwcontext(struct amdgpu_device *adev,\n\t\t\t\t   struct amdgpu_reset_context *reset_context)\n{\n\tstruct amdgpu_reset_handler *reset_handler = NULL;\n\n\tif (adev->reset_cntl && adev->reset_cntl->get_reset_handler)\n\t\treset_handler = adev->reset_cntl->get_reset_handler(\n\t\t\tadev->reset_cntl, reset_context);\n\tif (!reset_handler)\n\t\treturn -EOPNOTSUPP;\n\n\treturn reset_handler->prepare_hwcontext(adev->reset_cntl,\n\t\t\t\t\t\treset_context);\n}\n\nint amdgpu_reset_perform_reset(struct amdgpu_device *adev,\n\t\t\t       struct amdgpu_reset_context *reset_context)\n{\n\tint ret;\n\tstruct amdgpu_reset_handler *reset_handler = NULL;\n\n\tif (adev->reset_cntl)\n\t\treset_handler = adev->reset_cntl->get_reset_handler(\n\t\t\tadev->reset_cntl, reset_context);\n\tif (!reset_handler)\n\t\treturn -EOPNOTSUPP;\n\n\tret = reset_handler->perform_reset(adev->reset_cntl, reset_context);\n\tif (ret)\n\t\treturn ret;\n\n\treturn reset_handler->restore_hwcontext(adev->reset_cntl,\n\t\t\t\t\t\treset_context);\n}\n\n\nvoid amdgpu_reset_destroy_reset_domain(struct kref *ref)\n{\n\tstruct amdgpu_reset_domain *reset_domain = container_of(ref,\n\t\t\t\t\t\t\t\tstruct amdgpu_reset_domain,\n\t\t\t\t\t\t\t\trefcount);\n\tif (reset_domain->wq)\n\t\tdestroy_workqueue(reset_domain->wq);\n\n\tkvfree(reset_domain);\n}\n\nstruct amdgpu_reset_domain *amdgpu_reset_create_reset_domain(enum amdgpu_reset_domain_type type,\n\t\t\t\t\t\t\t     char *wq_name)\n{\n\tstruct amdgpu_reset_domain *reset_domain;\n\n\treset_domain = kvzalloc(sizeof(struct amdgpu_reset_domain), GFP_KERNEL);\n\tif (!reset_domain) {\n\t\tDRM_ERROR(\"Failed to allocate amdgpu_reset_domain!\");\n\t\treturn NULL;\n\t}\n\n\treset_domain->type = type;\n\tkref_init(&reset_domain->refcount);\n\n\treset_domain->wq = create_singlethread_workqueue(wq_name);\n\tif (!reset_domain->wq) {\n\t\tDRM_ERROR(\"Failed to allocate wq for amdgpu_reset_domain!\");\n\t\tamdgpu_reset_put_reset_domain(reset_domain);\n\t\treturn NULL;\n\n\t}\n\n\tatomic_set(&reset_domain->in_gpu_reset, 0);\n\tatomic_set(&reset_domain->reset_res, 0);\n\tinit_rwsem(&reset_domain->sem);\n\n\treturn reset_domain;\n}\n\nvoid amdgpu_device_lock_reset_domain(struct amdgpu_reset_domain *reset_domain)\n{\n\tatomic_set(&reset_domain->in_gpu_reset, 1);\n\tdown_write(&reset_domain->sem);\n}\n\n\nvoid amdgpu_device_unlock_reset_domain(struct amdgpu_reset_domain *reset_domain)\n{\n\tatomic_set(&reset_domain->in_gpu_reset, 0);\n\tup_write(&reset_domain->sem);\n}\n\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}