Netlist file: wide_inv.net   Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:top^d_out~10	4	0	4	#0
out:top^d_out~7	6	4	0	#1
out:top^d_out~6	6	3	5	#2
out:top^d_out~23	0	2	6	#3
out:top^d_out~3	3	6	6	#4
out:top^d_out~19	1	6	3	#5
out:top^d_out~9	4	0	0	#6
out:top^d_out~26	1	0	3	#7
out:top^d_out~13	1	0	0	#8
out:top^d_out~5	6	3	2	#9
out:top^d_out~27	1	6	7	#10
out:top^d_out~30	5	0	2	#11
out:top^d_out~12	1	0	7	#12
out:top^d_out~24	5	0	6	#13
out:top^d_out~0	3	6	1	#14
out:top^d_out~18	1	6	5	#15
out:top^d_out~16	5	6	4	#16
out:top^d_out~4	6	4	3	#17
out:top^d_out~28	5	0	0	#18
out:top^d_out~17	5	6	6	#19
out:top^d_out~22	0	2	2	#20
out:top^d_out~21	0	3	4	#21
out:top^d_out~14	1	0	2	#22
out:top^d_out~25	0	2	1	#23
out:top^d_out~2	3	6	2	#24
out:top^d_out~29	5	0	5	#25
out:top^d_out~15	5	6	1	#26
out:top^d_out~8	4	0	3	#27
out:top^d_out~20	1	6	0	#28
out:top^d_out~1	3	6	7	#29
out:top^d_out~11	4	0	7	#30
out:top^d_out~31	5	6	3	#31
top^d_out~2	3	5	0	#32
top^d_out~6	5	4	0	#33
top^d_out~10	4	1	0	#34
top^d_out~26	1	1	0	#35
top^d_out~31	5	5	0	#36
top^d_out~27	1	5	0	#37
top^d_out~25	1	2	0	#38
top^d_out~29	5	1	0	#39
top^d_in~30	5	0	4	#40
top^d_in~29	5	0	7	#41
top^d_in~14	1	0	5	#42
top^d_in~28	5	0	1	#43
top^d_in~27	1	6	2	#44
top^d_in~13	1	0	4	#45
top^d_in~6	6	4	1	#46
top^d_in~26	1	0	1	#47
top^d_in~25	0	2	7	#48
top^d_in~12	1	0	6	#49
top^d_in~24	5	0	3	#50
top^d_in~23	0	2	3	#51
top^d_in~11	4	0	5	#52
top^d_in~5	6	2	5	#53
top^d_in~2	3	6	0	#54
top^d_in~22	0	2	0	#55
top^d_in~21	0	2	5	#56
top^d_in~10	4	0	6	#57
top^d_in~20	1	6	6	#58
top^d_in~19	1	6	4	#59
top^d_in~9	4	0	1	#60
top^d_in~4	6	4	5	#61
top^d_in~18	1	6	1	#62
top^d_in~17	5	6	7	#63
top^d_in~8	4	0	2	#64
top^d_in~16	5	6	2	#65
top^d_in~31	5	6	0	#66
top^d_in~15	5	6	5	#67
top^d_in~7	6	4	4	#68
top^d_in~3	3	6	4	#69
top^d_in~1	3	6	3	#70
top^d_in~0	3	6	5	#71
