<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR" key="scw_hwspec"/>
</section>
