0.6
2017.4
Dec 15 2017
21:07:18
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU.v,1672397658,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v,,ALU,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/BranchTest.v,1672389610,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v,,BranchTest,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Decode.v,1672388984,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX.v,,Decode,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX.v,1672404657,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX_MEM.v,,EX,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/EX_MEM.v,1670998651,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v,,EX_MEM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID.v,1672396402,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID_EX.v,,ID,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ID_EX.v,1670998592,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v,,ID_EX,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF.v,1672405086,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF_ID.v,,IF,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/IF_ID.v,1670999128,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/InstructionROM.v,,IF_ID,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/InstructionROM.v,1670997483,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/MEM_WB.v,,InstructionROM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/MEM_WB.v,1670998693,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/RBWRegisters.v,,MEM_WB,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/RBWRegisters.v,1672374663,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Registers.v,,RBWRegisters,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Registers.v,1670932415,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU.v,,Registers,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU.v,1672405644,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v,,Risc5CPU,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU_tb.v,1569686400,verilog,,,,Risc5CPU_tb_v,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v,1667222504,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v,,adder_32bits,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits.v,1666053703,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v,,adder_4bits,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_4bits_select.v,1667224620,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/mux3.v,,adder_4bits_select,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/src/mux3.v,1671000222,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/Risc5CPU_tb.v,,mux3,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v,1599494400,verilog,,,,PipelineCPUTest,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.v,1599494400,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/adder_32bits.v,,TMDSencode,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v,1599494400,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/mux3.v,,button_process_unit,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v,1599494400,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v,,syncGenarator,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v,1599494400,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v,,vga_data,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.v,1599494400,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU.v,,DCM_PLL,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL_clk_wiz.v,1599494400,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.v,,DCM_PLL_clk_wiz,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/sim/DataRAM.v,1672400694,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/src/ALU.v,,DataRAM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DisplayROM/sim/DisplayROM.v,1672405282,verilog,,D:/Desktop/COD_Lab/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/sim/DataRAM.v,,DisplayROM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
