module RegistradorLinha(CLK, saida1, saida2, saida3, saida4, saida5, saida6, saida7);

	input CLK;
	output saida1, saida2, saida3, saida4, saida5, saida6, saida7;
	
	//Como fazer o set da sa√≠da 1 ser ativo(1)?
	
	FlipflopDSemMux inst1(CLK, saida7, saida1);
	FlipflopDSemMux inst2(CLK, saida1, saida2);
	FlipflopDSemMux inst3(CLK, saida2, saida3);
	FlipflopDSemMux inst4(CLK, saida3, saida4);
	FlipflopDSemMux inst5(CLK, saida4, saida5);
	FlipflopDSemMux inst6(CLK, saida5, saida6);
	FlipflopDSemMux inst7(CLK, saida6, saida7);

endmodule