// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reference_string_comp_0_address0,
        reference_string_comp_0_ce0,
        reference_string_comp_0_q0,
        local_reference_V_3_15_0_out,
        local_reference_V_3_15_0_out_ap_vld,
        local_reference_V_2_15_0_out,
        local_reference_V_2_15_0_out_ap_vld,
        local_reference_V_1_15_0_out,
        local_reference_V_1_15_0_out_ap_vld,
        local_reference_V_0_15_0_out,
        local_reference_V_0_15_0_out_ap_vld,
        local_reference_V_3_14_0_out,
        local_reference_V_3_14_0_out_ap_vld,
        local_reference_V_2_14_0_out,
        local_reference_V_2_14_0_out_ap_vld,
        local_reference_V_1_14_0_out,
        local_reference_V_1_14_0_out_ap_vld,
        local_reference_V_0_14_0_out,
        local_reference_V_0_14_0_out_ap_vld,
        local_reference_V_3_13_0_out,
        local_reference_V_3_13_0_out_ap_vld,
        local_reference_V_2_13_0_out,
        local_reference_V_2_13_0_out_ap_vld,
        local_reference_V_1_13_0_out,
        local_reference_V_1_13_0_out_ap_vld,
        local_reference_V_0_13_0_out,
        local_reference_V_0_13_0_out_ap_vld,
        local_reference_V_3_12_0_out,
        local_reference_V_3_12_0_out_ap_vld,
        local_reference_V_2_12_0_out,
        local_reference_V_2_12_0_out_ap_vld,
        local_reference_V_1_12_0_out,
        local_reference_V_1_12_0_out_ap_vld,
        local_reference_V_0_12_0_out,
        local_reference_V_0_12_0_out_ap_vld,
        local_reference_V_3_11_0_out,
        local_reference_V_3_11_0_out_ap_vld,
        local_reference_V_2_11_0_out,
        local_reference_V_2_11_0_out_ap_vld,
        local_reference_V_1_11_0_out,
        local_reference_V_1_11_0_out_ap_vld,
        local_reference_V_0_11_0_out,
        local_reference_V_0_11_0_out_ap_vld,
        local_reference_V_3_10_0_out,
        local_reference_V_3_10_0_out_ap_vld,
        local_reference_V_2_10_0_out,
        local_reference_V_2_10_0_out_ap_vld,
        local_reference_V_1_10_0_out,
        local_reference_V_1_10_0_out_ap_vld,
        local_reference_V_0_10_0_out,
        local_reference_V_0_10_0_out_ap_vld,
        local_reference_V_3_9_0_out,
        local_reference_V_3_9_0_out_ap_vld,
        local_reference_V_2_9_0_out,
        local_reference_V_2_9_0_out_ap_vld,
        local_reference_V_1_9_0_out,
        local_reference_V_1_9_0_out_ap_vld,
        local_reference_V_0_9_0_out,
        local_reference_V_0_9_0_out_ap_vld,
        local_reference_V_3_8_0_out,
        local_reference_V_3_8_0_out_ap_vld,
        local_reference_V_2_8_0_out,
        local_reference_V_2_8_0_out_ap_vld,
        local_reference_V_1_8_0_out,
        local_reference_V_1_8_0_out_ap_vld,
        local_reference_V_0_8_0_out,
        local_reference_V_0_8_0_out_ap_vld,
        local_reference_V_3_7_0_out,
        local_reference_V_3_7_0_out_ap_vld,
        local_reference_V_2_7_0_out,
        local_reference_V_2_7_0_out_ap_vld,
        local_reference_V_1_7_0_out,
        local_reference_V_1_7_0_out_ap_vld,
        local_reference_V_0_7_0_out,
        local_reference_V_0_7_0_out_ap_vld,
        local_reference_V_3_6_0_out,
        local_reference_V_3_6_0_out_ap_vld,
        local_reference_V_2_6_0_out,
        local_reference_V_2_6_0_out_ap_vld,
        local_reference_V_1_6_0_out,
        local_reference_V_1_6_0_out_ap_vld,
        local_reference_V_0_6_0_out,
        local_reference_V_0_6_0_out_ap_vld,
        local_reference_V_3_5_0_out,
        local_reference_V_3_5_0_out_ap_vld,
        local_reference_V_2_5_0_out,
        local_reference_V_2_5_0_out_ap_vld,
        local_reference_V_1_5_0_out,
        local_reference_V_1_5_0_out_ap_vld,
        local_reference_V_0_5_0_out,
        local_reference_V_0_5_0_out_ap_vld,
        local_reference_V_3_4_0_out,
        local_reference_V_3_4_0_out_ap_vld,
        local_reference_V_2_4_0_out,
        local_reference_V_2_4_0_out_ap_vld,
        local_reference_V_1_4_0_out,
        local_reference_V_1_4_0_out_ap_vld,
        local_reference_V_0_4_0_out,
        local_reference_V_0_4_0_out_ap_vld,
        local_reference_V_3_3_0_out,
        local_reference_V_3_3_0_out_ap_vld,
        local_reference_V_2_3_0_out,
        local_reference_V_2_3_0_out_ap_vld,
        local_reference_V_1_3_0_out,
        local_reference_V_1_3_0_out_ap_vld,
        local_reference_V_0_3_0_out,
        local_reference_V_0_3_0_out_ap_vld,
        local_reference_V_3_2_0_out,
        local_reference_V_3_2_0_out_ap_vld,
        local_reference_V_2_2_0_out,
        local_reference_V_2_2_0_out_ap_vld,
        local_reference_V_1_2_0_out,
        local_reference_V_1_2_0_out_ap_vld,
        local_reference_V_0_2_0_out,
        local_reference_V_0_2_0_out_ap_vld,
        local_reference_V_3_1_0_out,
        local_reference_V_3_1_0_out_ap_vld,
        local_reference_V_2_1_0_out,
        local_reference_V_2_1_0_out_ap_vld,
        local_reference_V_1_1_0_out,
        local_reference_V_1_1_0_out_ap_vld,
        local_reference_V_0_1_0_out,
        local_reference_V_0_1_0_out_ap_vld,
        local_reference_V_3_0_out,
        local_reference_V_3_0_out_ap_vld,
        local_reference_V_2_0_out,
        local_reference_V_2_0_out_ap_vld,
        local_reference_V_1_0_out,
        local_reference_V_1_0_out_ap_vld,
        local_reference_V_0_0_out,
        local_reference_V_0_0_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] reference_string_comp_0_address0;
output   reference_string_comp_0_ce0;
input  [1:0] reference_string_comp_0_q0;
output  [1:0] local_reference_V_3_15_0_out;
output   local_reference_V_3_15_0_out_ap_vld;
output  [1:0] local_reference_V_2_15_0_out;
output   local_reference_V_2_15_0_out_ap_vld;
output  [1:0] local_reference_V_1_15_0_out;
output   local_reference_V_1_15_0_out_ap_vld;
output  [1:0] local_reference_V_0_15_0_out;
output   local_reference_V_0_15_0_out_ap_vld;
output  [1:0] local_reference_V_3_14_0_out;
output   local_reference_V_3_14_0_out_ap_vld;
output  [1:0] local_reference_V_2_14_0_out;
output   local_reference_V_2_14_0_out_ap_vld;
output  [1:0] local_reference_V_1_14_0_out;
output   local_reference_V_1_14_0_out_ap_vld;
output  [1:0] local_reference_V_0_14_0_out;
output   local_reference_V_0_14_0_out_ap_vld;
output  [1:0] local_reference_V_3_13_0_out;
output   local_reference_V_3_13_0_out_ap_vld;
output  [1:0] local_reference_V_2_13_0_out;
output   local_reference_V_2_13_0_out_ap_vld;
output  [1:0] local_reference_V_1_13_0_out;
output   local_reference_V_1_13_0_out_ap_vld;
output  [1:0] local_reference_V_0_13_0_out;
output   local_reference_V_0_13_0_out_ap_vld;
output  [1:0] local_reference_V_3_12_0_out;
output   local_reference_V_3_12_0_out_ap_vld;
output  [1:0] local_reference_V_2_12_0_out;
output   local_reference_V_2_12_0_out_ap_vld;
output  [1:0] local_reference_V_1_12_0_out;
output   local_reference_V_1_12_0_out_ap_vld;
output  [1:0] local_reference_V_0_12_0_out;
output   local_reference_V_0_12_0_out_ap_vld;
output  [1:0] local_reference_V_3_11_0_out;
output   local_reference_V_3_11_0_out_ap_vld;
output  [1:0] local_reference_V_2_11_0_out;
output   local_reference_V_2_11_0_out_ap_vld;
output  [1:0] local_reference_V_1_11_0_out;
output   local_reference_V_1_11_0_out_ap_vld;
output  [1:0] local_reference_V_0_11_0_out;
output   local_reference_V_0_11_0_out_ap_vld;
output  [1:0] local_reference_V_3_10_0_out;
output   local_reference_V_3_10_0_out_ap_vld;
output  [1:0] local_reference_V_2_10_0_out;
output   local_reference_V_2_10_0_out_ap_vld;
output  [1:0] local_reference_V_1_10_0_out;
output   local_reference_V_1_10_0_out_ap_vld;
output  [1:0] local_reference_V_0_10_0_out;
output   local_reference_V_0_10_0_out_ap_vld;
output  [1:0] local_reference_V_3_9_0_out;
output   local_reference_V_3_9_0_out_ap_vld;
output  [1:0] local_reference_V_2_9_0_out;
output   local_reference_V_2_9_0_out_ap_vld;
output  [1:0] local_reference_V_1_9_0_out;
output   local_reference_V_1_9_0_out_ap_vld;
output  [1:0] local_reference_V_0_9_0_out;
output   local_reference_V_0_9_0_out_ap_vld;
output  [1:0] local_reference_V_3_8_0_out;
output   local_reference_V_3_8_0_out_ap_vld;
output  [1:0] local_reference_V_2_8_0_out;
output   local_reference_V_2_8_0_out_ap_vld;
output  [1:0] local_reference_V_1_8_0_out;
output   local_reference_V_1_8_0_out_ap_vld;
output  [1:0] local_reference_V_0_8_0_out;
output   local_reference_V_0_8_0_out_ap_vld;
output  [1:0] local_reference_V_3_7_0_out;
output   local_reference_V_3_7_0_out_ap_vld;
output  [1:0] local_reference_V_2_7_0_out;
output   local_reference_V_2_7_0_out_ap_vld;
output  [1:0] local_reference_V_1_7_0_out;
output   local_reference_V_1_7_0_out_ap_vld;
output  [1:0] local_reference_V_0_7_0_out;
output   local_reference_V_0_7_0_out_ap_vld;
output  [1:0] local_reference_V_3_6_0_out;
output   local_reference_V_3_6_0_out_ap_vld;
output  [1:0] local_reference_V_2_6_0_out;
output   local_reference_V_2_6_0_out_ap_vld;
output  [1:0] local_reference_V_1_6_0_out;
output   local_reference_V_1_6_0_out_ap_vld;
output  [1:0] local_reference_V_0_6_0_out;
output   local_reference_V_0_6_0_out_ap_vld;
output  [1:0] local_reference_V_3_5_0_out;
output   local_reference_V_3_5_0_out_ap_vld;
output  [1:0] local_reference_V_2_5_0_out;
output   local_reference_V_2_5_0_out_ap_vld;
output  [1:0] local_reference_V_1_5_0_out;
output   local_reference_V_1_5_0_out_ap_vld;
output  [1:0] local_reference_V_0_5_0_out;
output   local_reference_V_0_5_0_out_ap_vld;
output  [1:0] local_reference_V_3_4_0_out;
output   local_reference_V_3_4_0_out_ap_vld;
output  [1:0] local_reference_V_2_4_0_out;
output   local_reference_V_2_4_0_out_ap_vld;
output  [1:0] local_reference_V_1_4_0_out;
output   local_reference_V_1_4_0_out_ap_vld;
output  [1:0] local_reference_V_0_4_0_out;
output   local_reference_V_0_4_0_out_ap_vld;
output  [1:0] local_reference_V_3_3_0_out;
output   local_reference_V_3_3_0_out_ap_vld;
output  [1:0] local_reference_V_2_3_0_out;
output   local_reference_V_2_3_0_out_ap_vld;
output  [1:0] local_reference_V_1_3_0_out;
output   local_reference_V_1_3_0_out_ap_vld;
output  [1:0] local_reference_V_0_3_0_out;
output   local_reference_V_0_3_0_out_ap_vld;
output  [1:0] local_reference_V_3_2_0_out;
output   local_reference_V_3_2_0_out_ap_vld;
output  [1:0] local_reference_V_2_2_0_out;
output   local_reference_V_2_2_0_out_ap_vld;
output  [1:0] local_reference_V_1_2_0_out;
output   local_reference_V_1_2_0_out_ap_vld;
output  [1:0] local_reference_V_0_2_0_out;
output   local_reference_V_0_2_0_out_ap_vld;
output  [1:0] local_reference_V_3_1_0_out;
output   local_reference_V_3_1_0_out_ap_vld;
output  [1:0] local_reference_V_2_1_0_out;
output   local_reference_V_2_1_0_out_ap_vld;
output  [1:0] local_reference_V_1_1_0_out;
output   local_reference_V_1_1_0_out_ap_vld;
output  [1:0] local_reference_V_0_1_0_out;
output   local_reference_V_0_1_0_out_ap_vld;
output  [1:0] local_reference_V_3_0_out;
output   local_reference_V_3_0_out_ap_vld;
output  [1:0] local_reference_V_2_0_out;
output   local_reference_V_2_0_out_ap_vld;
output  [1:0] local_reference_V_1_0_out;
output   local_reference_V_1_0_out_ap_vld;
output  [1:0] local_reference_V_0_0_out;
output   local_reference_V_0_0_out_ap_vld;

reg ap_idle;
reg reference_string_comp_0_ce0;
reg local_reference_V_3_15_0_out_ap_vld;
reg local_reference_V_2_15_0_out_ap_vld;
reg local_reference_V_1_15_0_out_ap_vld;
reg local_reference_V_0_15_0_out_ap_vld;
reg local_reference_V_3_14_0_out_ap_vld;
reg local_reference_V_2_14_0_out_ap_vld;
reg local_reference_V_1_14_0_out_ap_vld;
reg local_reference_V_0_14_0_out_ap_vld;
reg local_reference_V_3_13_0_out_ap_vld;
reg local_reference_V_2_13_0_out_ap_vld;
reg local_reference_V_1_13_0_out_ap_vld;
reg local_reference_V_0_13_0_out_ap_vld;
reg local_reference_V_3_12_0_out_ap_vld;
reg local_reference_V_2_12_0_out_ap_vld;
reg local_reference_V_1_12_0_out_ap_vld;
reg local_reference_V_0_12_0_out_ap_vld;
reg local_reference_V_3_11_0_out_ap_vld;
reg local_reference_V_2_11_0_out_ap_vld;
reg local_reference_V_1_11_0_out_ap_vld;
reg local_reference_V_0_11_0_out_ap_vld;
reg local_reference_V_3_10_0_out_ap_vld;
reg local_reference_V_2_10_0_out_ap_vld;
reg local_reference_V_1_10_0_out_ap_vld;
reg local_reference_V_0_10_0_out_ap_vld;
reg local_reference_V_3_9_0_out_ap_vld;
reg local_reference_V_2_9_0_out_ap_vld;
reg local_reference_V_1_9_0_out_ap_vld;
reg local_reference_V_0_9_0_out_ap_vld;
reg local_reference_V_3_8_0_out_ap_vld;
reg local_reference_V_2_8_0_out_ap_vld;
reg local_reference_V_1_8_0_out_ap_vld;
reg local_reference_V_0_8_0_out_ap_vld;
reg local_reference_V_3_7_0_out_ap_vld;
reg local_reference_V_2_7_0_out_ap_vld;
reg local_reference_V_1_7_0_out_ap_vld;
reg local_reference_V_0_7_0_out_ap_vld;
reg local_reference_V_3_6_0_out_ap_vld;
reg local_reference_V_2_6_0_out_ap_vld;
reg local_reference_V_1_6_0_out_ap_vld;
reg local_reference_V_0_6_0_out_ap_vld;
reg local_reference_V_3_5_0_out_ap_vld;
reg local_reference_V_2_5_0_out_ap_vld;
reg local_reference_V_1_5_0_out_ap_vld;
reg local_reference_V_0_5_0_out_ap_vld;
reg local_reference_V_3_4_0_out_ap_vld;
reg local_reference_V_2_4_0_out_ap_vld;
reg local_reference_V_1_4_0_out_ap_vld;
reg local_reference_V_0_4_0_out_ap_vld;
reg local_reference_V_3_3_0_out_ap_vld;
reg local_reference_V_2_3_0_out_ap_vld;
reg local_reference_V_1_3_0_out_ap_vld;
reg local_reference_V_0_3_0_out_ap_vld;
reg local_reference_V_3_2_0_out_ap_vld;
reg local_reference_V_2_2_0_out_ap_vld;
reg local_reference_V_1_2_0_out_ap_vld;
reg local_reference_V_0_2_0_out_ap_vld;
reg local_reference_V_3_1_0_out_ap_vld;
reg local_reference_V_2_1_0_out_ap_vld;
reg local_reference_V_1_1_0_out_ap_vld;
reg local_reference_V_0_1_0_out_ap_vld;
reg local_reference_V_3_0_out_ap_vld;
reg local_reference_V_2_0_out_ap_vld;
reg local_reference_V_1_0_out_ap_vld;
reg local_reference_V_0_0_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln93_fu_935_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [1:0] trunc_ln94_8_reg_1941;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln94_fu_962_p1;
reg   [3:0] trunc_ln94_reg_1950;
wire   [63:0] i_cast251_fu_947_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] i_fu_206;
wire   [6:0] add_ln93_fu_941_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_5;
reg   [1:0] local_reference_V_1_fu_210;
reg   [1:0] local_reference_V_1_454_fu_214;
reg   [1:0] local_reference_V_1_455_fu_218;
reg   [1:0] local_reference_V_1_456_fu_222;
reg   [1:0] local_reference_V_1_457_fu_226;
reg   [1:0] local_reference_V_1_458_fu_230;
reg   [1:0] local_reference_V_1_459_fu_234;
reg   [1:0] local_reference_V_1_460_fu_238;
reg   [1:0] local_reference_V_1_461_fu_242;
reg   [1:0] local_reference_V_1_462_fu_246;
reg   [1:0] local_reference_V_1_463_fu_250;
reg   [1:0] local_reference_V_1_464_fu_254;
reg   [1:0] local_reference_V_1_465_fu_258;
reg   [1:0] local_reference_V_1_466_fu_262;
reg   [1:0] local_reference_V_1_467_fu_266;
reg   [1:0] local_reference_V_1_468_fu_270;
reg   [1:0] local_reference_V_1_469_fu_274;
reg   [1:0] local_reference_V_1_470_fu_278;
reg   [1:0] local_reference_V_1_471_fu_282;
reg   [1:0] local_reference_V_1_472_fu_286;
reg   [1:0] local_reference_V_1_473_fu_290;
reg   [1:0] local_reference_V_1_474_fu_294;
reg   [1:0] local_reference_V_1_475_fu_298;
reg   [1:0] local_reference_V_1_476_fu_302;
reg   [1:0] local_reference_V_1_477_fu_306;
reg   [1:0] local_reference_V_1_478_fu_310;
reg   [1:0] local_reference_V_1_479_fu_314;
reg   [1:0] local_reference_V_1_480_fu_318;
reg   [1:0] local_reference_V_1_481_fu_322;
reg   [1:0] local_reference_V_1_482_fu_326;
reg   [1:0] local_reference_V_1_483_fu_330;
reg   [1:0] local_reference_V_1_484_fu_334;
reg   [1:0] local_reference_V_1_485_fu_338;
reg   [1:0] local_reference_V_1_486_fu_342;
reg   [1:0] local_reference_V_1_487_fu_346;
reg   [1:0] local_reference_V_1_488_fu_350;
reg   [1:0] local_reference_V_1_489_fu_354;
reg   [1:0] local_reference_V_1_490_fu_358;
reg   [1:0] local_reference_V_1_491_fu_362;
reg   [1:0] local_reference_V_1_492_fu_366;
reg   [1:0] local_reference_V_1_493_fu_370;
reg   [1:0] local_reference_V_1_494_fu_374;
reg   [1:0] local_reference_V_1_495_fu_378;
reg   [1:0] local_reference_V_1_496_fu_382;
reg   [1:0] local_reference_V_1_497_fu_386;
reg   [1:0] local_reference_V_1_498_fu_390;
reg   [1:0] local_reference_V_1_499_fu_394;
reg   [1:0] local_reference_V_1_500_fu_398;
reg   [1:0] local_reference_V_1_501_fu_402;
reg   [1:0] local_reference_V_1_502_fu_406;
reg   [1:0] local_reference_V_1_503_fu_410;
reg   [1:0] local_reference_V_1_504_fu_414;
reg   [1:0] local_reference_V_1_505_fu_418;
reg   [1:0] local_reference_V_1_506_fu_422;
reg   [1:0] local_reference_V_1_507_fu_426;
reg   [1:0] local_reference_V_1_508_fu_430;
reg   [1:0] local_reference_V_1_509_fu_434;
reg   [1:0] local_reference_V_1_510_fu_438;
reg   [1:0] local_reference_V_1_511_fu_442;
reg   [1:0] local_reference_V_1_512_fu_446;
reg   [1:0] local_reference_V_1_513_fu_450;
reg   [1:0] local_reference_V_1_514_fu_454;
reg   [1:0] local_reference_V_1_515_fu_458;
reg   [1:0] local_reference_V_1_516_fu_462;
wire    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

seq_align_multiple_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln93_fu_935_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_206 <= add_ln93_fu_941_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_206 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd0) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_454_fu_214 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd0) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_455_fu_218 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd0) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_456_fu_222 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd1) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_457_fu_226 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd1) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_458_fu_230 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd1) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_459_fu_234 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd1) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_460_fu_238 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd2) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_461_fu_242 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd2) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_462_fu_246 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd2) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_463_fu_250 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd2) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_464_fu_254 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd3) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_465_fu_258 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd3) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_466_fu_262 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd3) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_467_fu_266 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd3) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_468_fu_270 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd4) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_469_fu_274 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd4) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_470_fu_278 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd4) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_471_fu_282 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd4) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_472_fu_286 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd5) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_473_fu_290 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd5) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_474_fu_294 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd5) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_475_fu_298 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd5) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_476_fu_302 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd6) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_477_fu_306 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd6) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_478_fu_310 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd6) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_479_fu_314 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd6) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_480_fu_318 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd7) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_481_fu_322 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd7) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_482_fu_326 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd7) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_483_fu_330 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd7) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_484_fu_334 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd8) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_485_fu_338 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd8) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_486_fu_342 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd8) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_487_fu_346 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd8) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_488_fu_350 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd9) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_489_fu_354 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd9) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_490_fu_358 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd9) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_491_fu_362 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd9) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_492_fu_366 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd10) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_493_fu_370 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd10) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_494_fu_374 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd10) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_495_fu_378 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd10) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_496_fu_382 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd11) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_497_fu_386 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd11) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_498_fu_390 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd11) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_499_fu_394 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd11) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_500_fu_398 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd12) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_501_fu_402 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd12) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_502_fu_406 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd12) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_503_fu_410 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd12) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_504_fu_414 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd13) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_505_fu_418 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd13) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_506_fu_422 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd13) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_507_fu_426 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd13) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_508_fu_430 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd14) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_509_fu_434 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd14) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_510_fu_438 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd14) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_511_fu_442 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd14) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_512_fu_446 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd15) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_513_fu_450 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd15) & (trunc_ln94_8_reg_1941 == 2'd1))) begin
        local_reference_V_1_514_fu_454 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd15) & (trunc_ln94_8_reg_1941 == 2'd2))) begin
        local_reference_V_1_515_fu_458 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd15) & (trunc_ln94_8_reg_1941 == 2'd3))) begin
        local_reference_V_1_516_fu_462 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln94_reg_1950 == 4'd0) & (trunc_ln94_8_reg_1941 == 2'd0))) begin
        local_reference_V_1_fu_210 <= reference_string_comp_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_935_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln94_8_reg_1941 <= {{ap_sig_allocacmp_i_5[5:4]}};
        trunc_ln94_reg_1950 <= trunc_ln94_fu_962_p1;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_206;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_10_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_10_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_11_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_11_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_12_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_12_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_13_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_13_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_14_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_14_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_15_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_15_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_1_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_2_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_3_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_4_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_4_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_5_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_5_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_6_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_6_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_7_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_7_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_8_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_8_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_9_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_9_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_10_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_10_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_11_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_11_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_12_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_12_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_13_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_13_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_14_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_14_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_15_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_15_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_1_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_2_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_3_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_4_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_4_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_5_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_5_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_6_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_6_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_7_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_7_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_8_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_8_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_9_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_9_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_10_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_10_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_11_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_11_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_12_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_12_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_13_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_13_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_14_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_14_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_15_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_15_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_1_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_2_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_3_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_4_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_4_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_5_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_5_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_6_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_6_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_7_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_7_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_8_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_8_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_9_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_9_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_10_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_10_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_11_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_11_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_12_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_12_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_13_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_13_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_14_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_14_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_15_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_15_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_1_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_2_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_3_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_4_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_4_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_5_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_5_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_6_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_6_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_7_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_7_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_8_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_8_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_935_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_9_0_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_9_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reference_string_comp_0_ce0 = 1'b1;
    end else begin
        reference_string_comp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln93_fu_941_p2 = (ap_sig_allocacmp_i_5 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_cast251_fu_947_p1 = ap_sig_allocacmp_i_5;

assign icmp_ln93_fu_935_p2 = ((ap_sig_allocacmp_i_5 == 7'd64) ? 1'b1 : 1'b0);

assign local_reference_V_0_0_out = local_reference_V_1_fu_210;

assign local_reference_V_0_10_0_out = local_reference_V_1_493_fu_370;

assign local_reference_V_0_11_0_out = local_reference_V_1_497_fu_386;

assign local_reference_V_0_12_0_out = local_reference_V_1_501_fu_402;

assign local_reference_V_0_13_0_out = local_reference_V_1_505_fu_418;

assign local_reference_V_0_14_0_out = local_reference_V_1_509_fu_434;

assign local_reference_V_0_15_0_out = local_reference_V_1_513_fu_450;

assign local_reference_V_0_1_0_out = local_reference_V_1_457_fu_226;

assign local_reference_V_0_2_0_out = local_reference_V_1_461_fu_242;

assign local_reference_V_0_3_0_out = local_reference_V_1_465_fu_258;

assign local_reference_V_0_4_0_out = local_reference_V_1_469_fu_274;

assign local_reference_V_0_5_0_out = local_reference_V_1_473_fu_290;

assign local_reference_V_0_6_0_out = local_reference_V_1_477_fu_306;

assign local_reference_V_0_7_0_out = local_reference_V_1_481_fu_322;

assign local_reference_V_0_8_0_out = local_reference_V_1_485_fu_338;

assign local_reference_V_0_9_0_out = local_reference_V_1_489_fu_354;

assign local_reference_V_1_0_out = local_reference_V_1_454_fu_214;

assign local_reference_V_1_10_0_out = local_reference_V_1_494_fu_374;

assign local_reference_V_1_11_0_out = local_reference_V_1_498_fu_390;

assign local_reference_V_1_12_0_out = local_reference_V_1_502_fu_406;

assign local_reference_V_1_13_0_out = local_reference_V_1_506_fu_422;

assign local_reference_V_1_14_0_out = local_reference_V_1_510_fu_438;

assign local_reference_V_1_15_0_out = local_reference_V_1_514_fu_454;

assign local_reference_V_1_1_0_out = local_reference_V_1_458_fu_230;

assign local_reference_V_1_2_0_out = local_reference_V_1_462_fu_246;

assign local_reference_V_1_3_0_out = local_reference_V_1_466_fu_262;

assign local_reference_V_1_4_0_out = local_reference_V_1_470_fu_278;

assign local_reference_V_1_5_0_out = local_reference_V_1_474_fu_294;

assign local_reference_V_1_6_0_out = local_reference_V_1_478_fu_310;

assign local_reference_V_1_7_0_out = local_reference_V_1_482_fu_326;

assign local_reference_V_1_8_0_out = local_reference_V_1_486_fu_342;

assign local_reference_V_1_9_0_out = local_reference_V_1_490_fu_358;

assign local_reference_V_2_0_out = local_reference_V_1_455_fu_218;

assign local_reference_V_2_10_0_out = local_reference_V_1_495_fu_378;

assign local_reference_V_2_11_0_out = local_reference_V_1_499_fu_394;

assign local_reference_V_2_12_0_out = local_reference_V_1_503_fu_410;

assign local_reference_V_2_13_0_out = local_reference_V_1_507_fu_426;

assign local_reference_V_2_14_0_out = local_reference_V_1_511_fu_442;

assign local_reference_V_2_15_0_out = local_reference_V_1_515_fu_458;

assign local_reference_V_2_1_0_out = local_reference_V_1_459_fu_234;

assign local_reference_V_2_2_0_out = local_reference_V_1_463_fu_250;

assign local_reference_V_2_3_0_out = local_reference_V_1_467_fu_266;

assign local_reference_V_2_4_0_out = local_reference_V_1_471_fu_282;

assign local_reference_V_2_5_0_out = local_reference_V_1_475_fu_298;

assign local_reference_V_2_6_0_out = local_reference_V_1_479_fu_314;

assign local_reference_V_2_7_0_out = local_reference_V_1_483_fu_330;

assign local_reference_V_2_8_0_out = local_reference_V_1_487_fu_346;

assign local_reference_V_2_9_0_out = local_reference_V_1_491_fu_362;

assign local_reference_V_3_0_out = local_reference_V_1_456_fu_222;

assign local_reference_V_3_10_0_out = local_reference_V_1_496_fu_382;

assign local_reference_V_3_11_0_out = local_reference_V_1_500_fu_398;

assign local_reference_V_3_12_0_out = local_reference_V_1_504_fu_414;

assign local_reference_V_3_13_0_out = local_reference_V_1_508_fu_430;

assign local_reference_V_3_14_0_out = local_reference_V_1_512_fu_446;

assign local_reference_V_3_15_0_out = local_reference_V_1_516_fu_462;

assign local_reference_V_3_1_0_out = local_reference_V_1_460_fu_238;

assign local_reference_V_3_2_0_out = local_reference_V_1_464_fu_254;

assign local_reference_V_3_3_0_out = local_reference_V_1_468_fu_270;

assign local_reference_V_3_4_0_out = local_reference_V_1_472_fu_286;

assign local_reference_V_3_5_0_out = local_reference_V_1_476_fu_302;

assign local_reference_V_3_6_0_out = local_reference_V_1_480_fu_318;

assign local_reference_V_3_7_0_out = local_reference_V_1_484_fu_334;

assign local_reference_V_3_8_0_out = local_reference_V_1_488_fu_350;

assign local_reference_V_3_9_0_out = local_reference_V_1_492_fu_366;

assign reference_string_comp_0_address0 = i_cast251_fu_947_p1;

assign trunc_ln94_fu_962_p1 = ap_sig_allocacmp_i_5[3:0];

endmodule //seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_3
