# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -do "view objects; add wave *; run -all;" -onfinish stop "+define+USE_VIVADO" -L unisim -wlf register_file_tb.wlf work.register_file_tb glbl 
# Start time: 20:04:08 on Jan 17,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.register_file_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.register_file_if(fast__1)
# Loading work.test(fast)
# Loading work.register_file(fast)
# Loading work.glbl(fast)
# view objects
# .main_pane.objects.interior.cs.body.tree
#  add wave *
#  run -all
# TEST PASSED
# Break in Module test at testbench/register_file_tb.sv line 184
# 
add wave -position insertpoint sim:/register_file_tb/rfif/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.register_file_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.register_file_if(fast__1)
# Loading work.test(fast)
# Loading work.register_file(fast)
# Loading work.glbl(fast)
run -all
# TEST PASSED
# Break in Module test at testbench/register_file_tb.sv line 184
# End time: 20:06:43 on Jan 17,2026, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
