-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getRs2Addr is
port (
    ap_ready : OUT STD_LOGIC;
    encodedInstr_V : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of getRs2Addr is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_1_fu_24_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_tmp1_fu_44_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_50_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_56_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_38_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_62_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_28_p4 : STD_LOGIC_VECTOR (4 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        p_Result_1_fu_28_p4 when (sel_tmp4_fu_62_p2(0) = '1') else 
        ap_const_lv5_0;
    p_Result_1_fu_28_p4 <= encodedInstr_V(24 downto 20);
    sel_tmp1_fu_44_p2 <= "1" when (tmp_1_fu_24_p1 = ap_const_lv7_33) else "0";
    sel_tmp2_fu_50_p2 <= "1" when (tmp_1_fu_24_p1 = ap_const_lv7_23) else "0";
    sel_tmp4_fu_62_p2 <= (tmp_fu_56_p2 or sel_tmp_fu_38_p2);
    sel_tmp_fu_38_p2 <= "1" when (tmp_1_fu_24_p1 = ap_const_lv7_63) else "0";
    tmp_1_fu_24_p1 <= encodedInstr_V(7 - 1 downto 0);
    tmp_fu_56_p2 <= (sel_tmp2_fu_50_p2 or sel_tmp1_fu_44_p2);
end behav;
