;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @123, 106
	SUB @0, @2
	SUB @123, 106
	SUB 1, @-40
	MOV -7, <-20
	SPL 0, #2
	SUB @121, 106
	SUB @121, 103
	MOV -1, <-20
	ADD 210, 30
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @127, 106
	SUB <127, 104
	SUB 511, 0
	SUB @127, 100
	JMZ -207, @-630
	DJN -1, @-20
	SUB @127, 106
	SUB @121, 103
	SUB @127, 106
	SLT 210, 60
	SUB <127, 104
	SUB @0, @2
	JMZ <-130, #8
	DJN -207, @-600
	SUB @127, 106
	SUB @121, 103
	SUB @71, <-400
	ADD 210, 30
	ADD 210, 30
	SUB 211, 0
	DJN -301, @-20
	SUB 211, 0
	ADD 3, @20
	CMP -7, <-420
	SPL -100, -600
	SPL -100, -600
	ADD 270, 1
	MOV -1, <-20
	JMZ <-130, #8
	SUB @0, @2
	SUB @123, 106
