# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 11:05:50  November 26, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Number_Clock_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name TOP_LEVEL_ENTITY Number_Clock
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:05:50  NOVEMBER 26, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name BDF_FILE Number_Clock.bdf
set_global_assignment -name VERILOG_FILE second.v
set_global_assignment -name VERILOG_FILE minute.v
set_global_assignment -name VERILOG_FILE hour.v
set_global_assignment -name MISC_FILE "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Test3.12(1)/Number_Clock.dpf"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_91 -to CLK
set_location_assignment PIN_125 -to HH[3]
set_location_assignment PIN_122 -to HH[2]
set_location_assignment PIN_121 -to HH[1]
set_location_assignment PIN_118 -to HH[0]
set_location_assignment PIN_115 -to HL[3]
set_location_assignment PIN_114 -to HL[2]
set_location_assignment PIN_113 -to HL[1]
set_location_assignment PIN_112 -to HL[0]
set_location_assignment PIN_65 -to SL[0]
set_location_assignment PIN_67 -to SL[1]
set_location_assignment PIN_69 -to SL[2]
set_location_assignment PIN_70 -to SL[3]
set_location_assignment PIN_71 -to SH[0]
set_location_assignment PIN_72 -to SH[1]
set_location_assignment PIN_74 -to SH[2]
set_location_assignment PIN_80 -to SH[3]
set_location_assignment PIN_81 -to ML[0]
set_location_assignment PIN_86 -to ML[1]
set_location_assignment PIN_92 -to ML[2]
set_location_assignment PIN_94 -to ML[3]
set_location_assignment PIN_96 -to MH[0]
set_location_assignment PIN_97 -to MH[1]
set_location_assignment PIN_100 -to MH[2]
set_location_assignment PIN_101 -to MH[3]
set_location_assignment PIN_25 -to start
set_location_assignment PIN_26 -to reset
set_global_assignment -name MISC_FILE "C:/Users/214/Desktop/Test3.12(1)/Number_Clock.dpf"
set_global_assignment -name VECTOR_WAVEFORM_FILE Number_Clock.vwf
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name VERILOG_FILE microsecond.v
set_global_assignment -name VERILOG_FILE control.v
set_global_assignment -name MISC_FILE "C:/Users/214/Desktop/Test3.12(1)(2)/Number_Clock.dpf"
set_location_assignment PIN_27 -to ctr
set_location_assignment PIN_126 -to MSL[0]
set_location_assignment PIN_129 -to MSL[1]
set_location_assignment PIN_133 -to MSL[2]
set_location_assignment PIN_134 -to MSL[3]
set_location_assignment PIN_135 -to MSH[0]
set_location_assignment PIN_137 -to MSH[1]
set_location_assignment PIN_139 -to MSH[2]
set_location_assignment PIN_141 -to MSH[3]
set_global_assignment -name VERILOG_FILE clock.v