/home/shohata/NetFPGA-SUME-live/projects/dpr512_lower_bram/hw/project/reference_nic.runs/child1/dpr_i_reconfigurable_partition_3_path_through_partial.bit