{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "89096261-a72a-4aa4-8ee0-10111e612bee",
   "metadata": {},
   "source": [
    "# System on Chip design auxiliaries\n",
    "\n",
    "For mass generation of bus decoders, a register bit map must be associated with corresponding control, status or data signals.\n",
    "This SoC concept follows the [*MaSoCist*](https://github.com/hackfin/MaSoCisthttps://github.com/hackfin/MaSoCist) register map design rules:\n",
    "\n",
    "* Registers are mapped into memory space and are accessed by an address, hence.\n",
    "* They can be flagged read-only, write-only or volatile:\n",
    "  * READONLY: Writing to the register has no effect\n",
    "  * WRITEONLY: Reading from this register returns an undefined value\n",
    "  * VOLATILE: Write or read access triggers a pulse on the corresponding `select` lines.\n",
    "    This allows to implement `W1C` (write one to clear) behaviour, or optimized data in/out.\n",
    "* Registers contain bit fields that can be READONLY or WRITEONLY\n",
    "* Two register definitions (one READONLY, one WRITEONLY) can be mapped to one address. This is used for data I/O.\n",
    "\n",
    "To skip the entire *myIRL* definition, jump to the actual [register map decoder implementation](#Register-map-decoder)\n",
    "\n",
    "We create a Container extension that takes a register as argument:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "19c5636a-67ab-450b-a835-3f5bb1458792",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.insert(0, \"../../\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "01df3d68-ca80-41e4-bc44-3b6683a1b383",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.library.registers import Register, NamedBitfield\n",
    "from myirl.kernel.components import ContainerExtension, ContainerBase, Signal, ChildAlias\n",
    "from myirl.library.bulksignals import BulkWrapperSig\n",
    "from myhdl import intbv\n",
    "from myirl.kernel.sensitivity import hdlmacro\n",
    "from myirl import targets\n",
    "\n",
    "class BF(NamedBitfield):\n",
    "    READONLY = 0x01\n",
    "    WRITEONLY = 0x02\n",
    "    \n",
    "    def __init__(self, name, msb, lsb, flags = 0):\n",
    "        super().__init__(name, msb, lsb)\n",
    "        self.flags = flags\n",
    "\n",
    "class Reg(Register):\n",
    "    VOLATILE = 0x04\n",
    "    READONLY = 0x01\n",
    "    WRITEONLY = 0x02\n",
    "\n",
    "    def __init__(self, size, bitfields, flags = 0):\n",
    "        super().__init__(size, bitfields)\n",
    "        self.flags = flags\n",
    "    \n",
    "    def has_select(self, flag):\n",
    "        if (self.flags & Reg.VOLATILE) and not (self.flags & flag):\n",
    "            return True\n",
    "    \n",
    "        return False\n",
    "\n",
    "\n",
    "class RegisterSignal(ContainerExtension):\n",
    "    def __init__(self, name, reg, signals = None, virtual = None):\n",
    "        if name is None:\n",
    "            name = kernel.utils.get_uuid('reg_')\n",
    "        \n",
    "        # Hack to allow cloning/aliasing\n",
    "        if signals is not None:\n",
    "            super().__init__(name, signals, template = reg, virtual = True, twoway = True)\n",
    "            return\n",
    "\n",
    "            \n",
    "        if not isinstance(reg, Register):\n",
    "            raise TypeError(\"expects register as argument\")\n",
    "            \n",
    "        bitfields = reg.members().items()\n",
    "            \n",
    "        signals = {\n",
    "            n : Signal(intbv()[i.msb + 1:i.lsb] if i.msb != i.lsb else bool(),\n",
    "                       name = i.name)\n",
    "            for n, i in bitfields\n",
    "        }\n",
    "        # Selection signals ('W1C' etc.)\n",
    "        \n",
    "        select_sigs = {}\n",
    "\n",
    "        if reg.flags & reg.VOLATILE:\n",
    "            if not reg.flags & reg.READONLY:\n",
    "                select_sigs[\"sel_w\"] = Signal(bool())\n",
    "            if not reg.flags & reg.WRITEONLY:\n",
    "                select_sigs[\"sel_r\"] = Signal(bool())\n",
    "\n",
    "        inputs = filter(lambda t: (t[1].flags & BF.WRITEONLY) == False, bitfields)\n",
    "        outputs = filter(lambda t: (t[1].flags & BF.READONLY) == False, bitfields)\n",
    "        \n",
    "        input_container  = self.create(name + '_read', { n : signals[n] for n, _ in inputs }, ())\n",
    "        output_container = self.create(name + '_write', { n : signals[n] for n, _ in outputs }, ())\n",
    "\n",
    "        select_container = self.create(name + '_sel', select_sigs, ())\n",
    "        \n",
    "        sigs = {}\n",
    "        \n",
    "        if input_container is not None:\n",
    "            sigs['read'] = input_container\n",
    "        if output_container is not None:\n",
    "            output_container.driven = True\n",
    "            output_container._aux = False\n",
    "            sigs['write'] = output_container\n",
    "        if select_container is not None:\n",
    "            select_container.driven = True\n",
    "            sigs['select'] =  select_container\n",
    "\n",
    "        super().__init__(name, sigs, template = reg, virtual = True, twoway = True)\n",
    "        \n",
    "    def create(self, sign, children, bases = tuple()):\n",
    "        \"Dynamically create a subclass from self._type\"\n",
    "        if len(children) == 0:\n",
    "            return None\n",
    "        d = { '_templ' : children, '_virtual' : True,\n",
    "              '_rank' : ContainerBase._rank }\n",
    "\n",
    "        container = type(sign, (BulkWrapperSig, *bases), d)\n",
    "        targets.vhdl.register_type(container, sign)\n",
    "        inst = container()\n",
    "        inst._populate(children)\n",
    "        return inst\n",
    "    \n",
    "    def alias(self, name):\n",
    "        \"We need a different .alias() method, as we pass a Register for a new object\"\n",
    "        signals = {}\n",
    "        for n, s in self._members.items():\n",
    "            nn = n\n",
    "            sig = ChildAlias(self, s, n, is_member = False)\n",
    "            signals[nn] = sig\n",
    "            \n",
    "        new = type(self)(name, self._template, signals)\n",
    "        new.rename(name) # Need explicit rename here XXX\n",
    "        return new\n",
    "\n",
    "    \n",
    "    # Here we don't need a @hdlmacro, because we reuse the Register.assign() method\n",
    "    def assign(self, data):\n",
    "        d = {}\n",
    "        try:\n",
    "            readport_members = self.get_children()['read'].members().items()\n",
    "            for n, i in readport_members:\n",
    "                bf = self._template.bfmap[n]\n",
    "                d[n] = i\n",
    " \n",
    "            gen = self._template.assign(data, **d)\n",
    "            return gen\n",
    "        except KeyError:\n",
    "            return None\n",
    "\n",
    "    @hdlmacro\n",
    "    def select_reset(self):\n",
    "        try:\n",
    "            members = self.get_children()['select'].members().items()\n",
    "            gen = []\n",
    "            for n, i in members:\n",
    "                gen.append(i.set(False))\n",
    "            yield gen\n",
    "        except KeyError:\n",
    "            yield []\n",
    "        \n",
    "    @hdlmacro\n",
    "    def set(self, other):\n",
    "        gen = []\n",
    "        try:\n",
    "            w = self.get_children()['write']\n",
    "            m = w.members()\n",
    "            for n, i in m.items():\n",
    "                bf = self._template.bfmap[n]\n",
    "                if bf.msb == bf.lsb:\n",
    "                    gen.append(i.set(other[bf.msb]))\n",
    "                else:\n",
    "                    gen.append(i.set(other[bf.msb + 1: bf.lsb]))\n",
    "\n",
    "            yield gen\n",
    "        except KeyError:\n",
    "            yield []"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f2ac6798-f12e-41af-817a-777c50ec05e5",
   "metadata": {},
   "source": [
    "## Register definitions\n",
    "\n",
    "Add a few register with bit fields and flags:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "8efe074d-fd59-404e-a6c3-39872ce39de7",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "reg01 = Reg(16,\n",
    "    [\n",
    "        BF(\"im\", 3, 1, flags = BF.READONLY),\n",
    "        BF(\"ex\", 7, 6),\n",
    "        BF(\"inv\", 4, 4, flags = BF.WRITEONLY),\n",
    "        BF(\"mode\", 14, 10)\n",
    "    ]\n",
    ")\n",
    "\n",
    "reg02 = Reg(16,\n",
    "    [\n",
    "        BF(\"gna\", 6, 1),\n",
    "        BF(\"reset\", 7, 7)\n",
    "    ],\n",
    "    flags = Reg.VOLATILE | Reg.WRITEONLY\n",
    ")\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3773d975-98df-42ac-acc3-04c14d428ede",
   "metadata": {},
   "source": [
    "## Register decoder table generator\n",
    "\n",
    "The dictionary below defines an address mapping to registers, containing specific bit fields:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "57c264ce-2d97-4ef2-9bb2-acf1ba51c887",
   "metadata": {},
   "outputs": [],
   "source": [
    "regdesc = {\n",
    "    0x01: ['stat', reg01],\n",
    "    0x02: ['ctrl', reg02],\n",
    "    0x04: ['TXD',  Reg(16, [ BF(\"DATA\", 15, 0)], flags = Reg.WRITEONLY | Reg.VOLATILE) ],\n",
    "    0x05: ['RXD',  Reg(16, [ BF(\"DATA\", 15, 0)], flags = Reg.READONLY | Reg.VOLATILE)]\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "30c30a25-cf97-48fd-bdbc-0e9e6698bac9",
   "metadata": {},
   "source": [
    "To turn this into a register decoder circuit, we create a factory function, returning a `worker` process:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "14dbdec4-d4ed-4794-84ff-2927d65fa580",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.kernel import sensitivity\n",
    "from myirl.kernel.sig import ConstSig\n",
    "from myirl import simulation as sim\n",
    "\n",
    "\n",
    "def gen_regdec(regmap, port, clk, reset, wr, addr, idata, odata, REPORT_ILLEGAL_ACCESS = False):\n",
    "    \n",
    "    @sensitivity.process(clk, EDGE=clk.POS, RESET=reset)\n",
    "    def worker(logic):\n",
    "        \"\"\"Creates a case/when flow the procedural way\"\"\"\n",
    "        cw, cr = [ logic.Case(addr) for _ in range(2) ]\n",
    "        N = addr.size()\n",
    "                \n",
    "        _reset = []\n",
    "        for k, rdesc in regmap.items():\n",
    "            name, rd = rdesc[0], rdesc[1]\n",
    "            if rd.has_select(Reg.READONLY):\n",
    "                maybe_write_sel = port[name].select.sel_w.set(True)\n",
    "            else:\n",
    "                maybe_write_sel = None\n",
    "            if rd.has_select(Reg.WRITEONLY):\n",
    "                maybe_read_sel = port[name].select.sel_r.set(True)\n",
    "            else:\n",
    "                maybe_read_sel = None\n",
    "                                \n",
    "            reg = port[name]    \n",
    "            _reset += [ reg.select_reset(), ]\n",
    "            s = ConstSig(k, N)\n",
    "            if not rd.flags & Reg.READONLY:\n",
    "                cw = cw.When(s)(reg.set(idata), maybe_write_sel)\n",
    "            if not rd.flags & Reg.WRITEONLY:\n",
    "                cr = cr.When(s)(reg.assign(odata), maybe_read_sel)\n",
    "                \n",
    "        if REPORT_ILLEGAL_ACCESS:\n",
    "            cw = cw.Other(sim.raise_(ValueError(\"Illegal WRITE address\")))\n",
    "            cr = cr.Other(sim.raise_(ValueError(\"Illegal READ address\")))\n",
    "        else:\n",
    "            cw = cw.Other(None)\n",
    "            cr = cr.Other(None)\n",
    "\n",
    "        \n",
    "        _if = logic.If(wr == True).Then(cw).Else(cr)\n",
    " \n",
    "        logic += _reset\n",
    "        logic += [_if ]\n",
    "    return worker\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b7cba99-f074-4d40-ab88-d62b071fe3fa",
   "metadata": {},
   "source": [
    "The register decoder for this specific memory mapped register has a dynamic `registerbank` dictionary passed to the interface, containing the register in/out wires. This variable argument construct is inferred to a HDL description."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d4e8bfc3-d7d3-4953-864f-6ae3570984f7",
   "metadata": {},
   "source": [
    "## Register map decoder\n",
    "\n",
    "The actual register map decoder consists of the code below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "952b1db6-32e9-4cb3-9943-17ea968e48ad",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.emulation.myhdl import *\n",
    "from myirl.library.portion import *\n",
    "\n",
    "Bool = SigType(bool)\n",
    "Addr = SigType(intbv, 12)\n",
    "Data = SigType(intbv, 16)\n",
    "\n",
    "@block\n",
    "def mmr_decode(\n",
    "    clk : ClkSignal,\n",
    "    reset : ResetSignal,\n",
    "    addr : Addr,\n",
    "    wr   : Bool,\n",
    "    data_in : Data,\n",
    "    data_out : Data.Output,\n",
    "    REGDESC,\n",
    "    **registerbank\n",
    "):\n",
    "    # We use a partially assigneable signal:\n",
    "    \n",
    "    idata = PASignal(intbv()[len(data_out):])\n",
    "    \n",
    "    # Then generate the decoder from the register map description passed:\n",
    "    wk = gen_regdec(REGDESC, registerbank, clk, reset, wr, addr, data_in, idata)\n",
    "\n",
    "    @always(clk.posedge)\n",
    "    def drive():\n",
    "        data_out.next = idata\n",
    "            \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cdfd09db-9bd0-4a97-964b-8d32632f624e",
   "metadata": {},
   "source": [
    "**Note**: This `mmr_decode` instance can be used only once. FIXME: Signature."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fc22604c-c692-4b3f-b71c-a7651088b8b2",
   "metadata": {},
   "source": [
    "## Test bench\n",
    "\n",
    "We define an interface generation function that creates a signal dictionary out of the register description:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "8c7936eb-4dcc-4260-a199-a7cf70ef995d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Interface generation:\n",
    "\n",
    "def gen_interface(rd):\n",
    "    d = {}\n",
    "    for k, rdesc in rd.items():\n",
    "        n, reg = rdesc[0], rdesc[1]\n",
    "        sig = RegisterSignal(n, reg)\n",
    "        sig.rename(n)\n",
    "        d[n] = sig\n",
    "          \n",
    "    return d"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df178bba-da7b-43fe-9120-03b330297fb7",
   "metadata": {},
   "source": [
    "Then we simulate a few bus cyces in the test bench:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "b3a00676-752b-41ff-a6ea-d4ceffdc8cb8",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "../../myirl/kernel/components.py:151: UserWarning: Base `dict` (Port 'regdesc') does not add to the interface.\n",
      "Local signal instances will be created. Use BulkSignal classes instead.\n",
      "  base.warnings.warn(\"\"\"Base `dict` (Port '%s') does not add to the interface.\n",
      "../../myirl/kernel/components.py:151: UserWarning: Base `dict` (Port 'REGDESC') does not add to the interface.\n",
      "Local signal instances will be created. Use BulkSignal classes instead.\n",
      "  base.warnings.warn(\"\"\"Base `dict` (Port '%s') does not add to the interface.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "VHDL target: REGISTERING `stat_read` <class '__main__.stat_read'>\n",
      "VHDL target: REGISTERING `stat_write` <class '__main__.stat_write'>\n",
      "VHDL target: REGISTERING `ctrl_read` <class '__main__.ctrl_read'>\n",
      "VHDL target: REGISTERING `ctrl_write` <class '__main__.ctrl_write'>\n",
      "VHDL target: REGISTERING `ctrl_sel` <class '__main__.ctrl_sel'>\n",
      "VHDL target: REGISTERING `TXD_read` <class '__main__.TXD_read'>\n",
      "VHDL target: REGISTERING `TXD_write` <class '__main__.TXD_write'>\n",
      "VHDL target: REGISTERING `TXD_sel` <class '__main__.TXD_sel'>\n",
      "VHDL target: REGISTERING `RXD_read` <class '__main__.RXD_read'>\n",
      "VHDL target: REGISTERING `RXD_write` <class '__main__.RXD_write'>\n",
      "VHDL target: REGISTERING `RXD_sel` <class '__main__.RXD_sel'>\n",
      "Creating process 'mmr_decode/drive' with sensitivity (clk'rising,)\n",
      "\u001b[32m Insert unit mmr_decode_s1_s1_s12_s1_s16_s16__dict \u001b[0m\n",
      "Creating process 'testbench/clkgen' with sensitivity (<myirl.kernel.sensitivity.DeltaT object at 0x7fa874ba0e20>,)\n",
      "Creating sequential 'testbench/stim' \n",
      "\u001b[32m Insert unit testbench__dict \u001b[0m\n",
      "DEBUG M {'ex': <stat_write.ex>, 'inv': <stat_write.inv>, 'mode': <stat_write.mode>} <class 'dict'>\n",
      "DEBUG PORT {'read': <ctrl_read>, 'write': <ctrl_write>, 'select': <ctrl_select>}\n",
      "DEBUG M {'gna': <ctrl_write.gna>, 'reset': <ctrl_write.reset>} <class 'dict'>\n",
      "DEBUG PORT {'read': <TXD_read>, 'write': <TXD_write>, 'select': <TXD_select>}\n",
      "DEBUG M {'DATA': <TXD_write.DATA>} <class 'dict'>\n",
      " Writing 'mmr_decode' to file /tmp/mmr_decode.vhdl \n",
      "Finished _elab in 0.0020 secs\n",
      " Writing 'testbench' to file /tmp/testbench.vhdl \n",
      "Finished _elab in 0.0615 secs\n",
      " Creating library file /tmp/module_defs.vhdl \n",
      "==== COSIM stdout ====\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "analyze ../../myirl/targets/../test/vhdl/txt_util.vhdl\n",
      "analyze ../../myirl/targets/libmyirl.vhdl\n",
      "analyze /tmp/module_defs.vhdl\n",
      "analyze /tmp/mmr_decode.vhdl\n",
      "analyze /tmp/testbench.vhdl\n",
      "elaborate testbench\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "/tmp/testbench.vhdl:102:9:@42ns:(assertion failure): Stop Simulation\n",
      "./testbench:error: assertion failed\n",
      "in process .testbench(myirl).stim\n",
      "./testbench:error: simulation failed\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def testbench(regdesc):\n",
    "    din, dout = [ Data() for _ in range(2) ]\n",
    "    a = Addr()\n",
    "    clk = ClkSignal(name = 'clk')\n",
    "    rst = ResetSignal(0, 1)\n",
    "    wr = Signal(bool())\n",
    "\n",
    "    \n",
    "    mon_inv = Signal(intbv()[6:])\n",
    "    mon_select = Signal(bool())\n",
    "\n",
    "    interface = gen_interface(regdesc)\n",
    "    \n",
    "    wires = [\n",
    "        mon_inv.wireup(interface['ctrl'].read.gna),\n",
    "        mon_select.wireup(interface['ctrl'].select.sel_w),\n",
    "    ]\n",
    "    \n",
    "    inst = mmr_decode(clk, rst, a, wr, din, dout, regdesc, **interface )\n",
    "    \n",
    "    @always(delay(2))\n",
    "    def clkgen():\n",
    "        clk.next = ~clk\n",
    "\n",
    "        \n",
    "    ctrl = interface['ctrl']\n",
    "    stat = interface['stat']\n",
    "    \n",
    "    @instance\n",
    "    def stim():\n",
    "        rst.next = True\n",
    "        wr.next = False\n",
    "        a.next = 0x001\n",
    "        yield clk.posedge\n",
    "\n",
    "        for i in range(2):\n",
    "            yield clk.posedge\n",
    "            \n",
    "        stat.read.ex.next = 0\n",
    "        stat.read.mode.next = 4\n",
    "        stat.read.im.next = 2\n",
    "\n",
    "        a.next = 0x001\n",
    "\n",
    "        rst.next = False\n",
    "\n",
    "        yield 3 * (clk.posedge, )\n",
    "\n",
    "        assert dout == 0x1004\n",
    "        \n",
    "        a.next = 0x002\n",
    "        din.next = 0xfa\n",
    "        wr.next = True\n",
    "        yield clk.posedge\n",
    "        wr.next = False\n",
    "        yield clk.posedge\n",
    "\n",
    "        assert ctrl.select.sel_w == True\n",
    "        assert ctrl.write.gna == 0x3d\n",
    "        yield clk.posedge\n",
    "        assert ctrl.select.sel_w == False\n",
    "\n",
    "        yield 2 * (clk.posedge, )\n",
    "            \n",
    "        raise StopSimulation\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "def test():\n",
    "\n",
    "    tb = testbench(regdesc)\n",
    "    f = tb.elab(targets.VHDL, elab_all = True)\n",
    "    # Turn 'debug' on for simulation output\n",
    "    run_ghdl(f, tb, debug = True, vcdfile = 'testbench.vcd')\n",
    "test()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "0be20f2b-fc11-49ae-badc-bc763104ea71",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     1\t-- File generated from /usr/local/lib/python3.8/runpy.py\n",
      "     2\t-- (c) 2016-2021 section5.ch\n",
      "     3\t-- Modifications may be lost\n",
      "     4\t\n",
      "     5\tlibrary IEEE;\n",
      "     6\tuse IEEE.std_logic_1164.all;\n",
      "     7\tuse IEEE.numeric_std.all;\n",
      "     8\t\n",
      "     9\tlibrary work;\n",
      "    10\t\n",
      "    11\tuse work.module_defs.all;\n",
      "    12\tuse work.txt_util.all;\n",
      "    13\tuse work.myirl_conversion.all;\n",
      "    14\t\n",
      "    15\tentity mmr_decode is\n",
      "    16\t    port (\n",
      "    17\t        clk : in std_ulogic;\n",
      "    18\t        reset : in std_ulogic;\n",
      "    19\t        addr : in unsigned(11 downto 0);\n",
      "    20\t        wr : in std_ulogic;\n",
      "    21\t        data_in : in unsigned(15 downto 0);\n",
      "    22\t        data_out : out unsigned(15 downto 0);\n",
      "    23\t        stat_read : in t_stat_read;\n",
      "    24\t        stat_write : out t_stat_write;\n",
      "    25\t        ctrl_read : in t_ctrl_read;\n",
      "    26\t        ctrl_write : out t_ctrl_write;\n",
      "    27\t        ctrl_select : out t_ctrl_sel;\n",
      "    28\t        TXD_read : in t_TXD_read;\n",
      "    29\t        TXD_write : out t_TXD_write;\n",
      "    30\t        TXD_select : out t_TXD_sel;\n",
      "    31\t        RXD_read : in t_RXD_read;\n",
      "    32\t        RXD_write : out t_RXD_write;\n",
      "    33\t        RXD_select : out t_RXD_sel\n",
      "    34\t    );\n",
      "    35\tend entity mmr_decode;\n",
      "    36\t\n",
      "    37\tarchitecture MyIRL of mmr_decode is\n",
      "    38\t    -- Local type declarations\n",
      "    39\t    -- Signal declarations\n",
      "    40\t    signal idata : unsigned(15 downto 0);\n",
      "    41\tbegin\n",
      "    42\t    \n",
      "    43\tworker:\n",
      "    44\t    process(clk, reset)\n",
      "    45\t    begin\n",
      "    46\t        if rising_edge(clk) then\n",
      "    47\t            if reset = '1' then\n",
      "    48\t                ctrl_select.sel_w <= '0';\n",
      "    49\t                TXD_select.sel_w <= '0';\n",
      "    50\t                RXD_select.sel_r <= '0';\n",
      "    51\t                idata <= x\"0000\";\n",
      "    52\t                TXD_write.DATA <= x\"0000\";\n",
      "    53\t                ctrl_write.gna <= \"000000\";\n",
      "    54\t                ctrl_write.reset <= '0';\n",
      "    55\t                stat_write.ex <= \"00\";\n",
      "    56\t                stat_write.inv <= '0';\n",
      "    57\t                stat_write.mode <= \"00000\";\n",
      "    58\t            else\n",
      "    59\t                ctrl_select.sel_w <= '0';\n",
      "    60\t                TXD_select.sel_w <= '0';\n",
      "    61\t                RXD_select.sel_r <= '0';\n",
      "    62\t                if (wr = '1') then\n",
      "    63\t                    case addr is\n",
      "    64\t                    when x\"001\" =>\n",
      "    65\t                        stat_write.ex <= data_in(8-1 downto 6);\n",
      "    66\t                        stat_write.inv <= data_in(4);\n",
      "    67\t                        stat_write.mode <= data_in(15-1 downto 10);\n",
      "    68\t                    when x\"002\" =>\n",
      "    69\t                        ctrl_write.gna <= data_in(7-1 downto 1);\n",
      "    70\t                        ctrl_write.reset <= data_in(7);\n",
      "    71\t                        ctrl_select.sel_w <= '1';\n",
      "    72\t                    when x\"004\" =>\n",
      "    73\t                        TXD_write.DATA <= data_in(16-1 downto 0);\n",
      "    74\t                        TXD_select.sel_w <= '1';\n",
      "    75\t                    when others =>\n",
      "    76\t                    end case;\n",
      "    77\t                else\n",
      "    78\t                    case addr is\n",
      "    79\t                    when x\"001\" =>\n",
      "    80\t                        idata(3 downto 1) <= stat_read.im;\n",
      "    81\t                        idata(7 downto 6) <= stat_read.ex;\n",
      "    82\t                        idata(14 downto 10) <= stat_read.mode;\n",
      "    83\t                    when x\"005\" =>\n",
      "    84\t                        idata(15 downto 0) <= RXD_read.DATA;\n",
      "    85\t                        RXD_select.sel_r <= '1';\n",
      "    86\t                    when others =>\n",
      "    87\t                    end case;\n",
      "    88\t                end if;\n",
      "    89\t            end if;\n",
      "    90\t        end if;\n",
      "    91\t    end process;\n",
      "    92\t    \n",
      "    93\tdrive:\n",
      "    94\t    process(clk)\n",
      "    95\t    begin\n",
      "    96\t        if rising_edge(clk) then\n",
      "    97\t            data_out <= idata;\n",
      "    98\t        end if;\n",
      "    99\t    end process;\n",
      "   100\tend architecture MyIRL;\n",
      "   101\t\n"
     ]
    }
   ],
   "source": [
    "! cat -n {mmr_decode.ctx.path_prefix}mmr_decode.vhdl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "05a66665-e410-491a-9d62-4c187b91b81f",
   "metadata": {},
   "outputs": [],
   "source": [
    "#! cat {mmr_decode.ctx.path_prefix}testbench.vhdl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "059cfb4a-d7a1-4b23-be01-ca25983771ec",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from /usr/local/lib/python3.8/runpy.py\n",
      "-- (c) 2016-2021 section5.ch\n",
      "-- Modifications may be lost\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "\n",
      "library work;\n",
      "\n",
      "use work.txt_util.all;\n",
      "use work.myirl_conversion.all;\n",
      "\n",
      "package module_defs is\n",
      "    type t_stat_read is record\n",
      "        im : unsigned(2 downto 0);\n",
      "        ex : unsigned(1 downto 0);\n",
      "        mode : unsigned(4 downto 0);\n",
      "    end record;\n",
      "\n",
      "    type t_stat_write is record\n",
      "        ex : unsigned(1 downto 0);\n",
      "        inv : std_ulogic;\n",
      "        mode : unsigned(4 downto 0);\n",
      "    end record;\n",
      "\n",
      "    type t_ctrl_read is record\n",
      "        gna : unsigned(5 downto 0);\n",
      "        reset : std_ulogic;\n",
      "    end record;\n",
      "\n",
      "    type t_ctrl_write is record\n",
      "        gna : unsigned(5 downto 0);\n",
      "        reset : std_ulogic;\n",
      "    end record;\n",
      "\n",
      "    type t_ctrl_sel is record\n",
      "        sel_w : std_ulogic;\n",
      "    end record;\n",
      "\n",
      "    type t_TXD_read is record\n",
      "        DATA : unsigned(15 downto 0);\n",
      "    end record;\n",
      "\n",
      "    type t_TXD_write is record\n",
      "        DATA : unsigned(15 downto 0);\n",
      "    end record;\n",
      "\n",
      "    type t_TXD_sel is record\n",
      "        sel_w : std_ulogic;\n",
      "    end record;\n",
      "\n",
      "    type t_RXD_read is record\n",
      "        DATA : unsigned(15 downto 0);\n",
      "    end record;\n",
      "\n",
      "    type t_RXD_write is record\n",
      "        DATA : unsigned(15 downto 0);\n",
      "    end record;\n",
      "\n",
      "    type t_RXD_sel is record\n",
      "        sel_r : std_ulogic;\n",
      "    end record;\n",
      "\n",
      "end package module_defs;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! cat {mmr_decode.ctx.path_prefix}module_defs.vhdl"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "95688510-f54f-4f93-aab7-141ffa28d7df",
   "metadata": {},
   "source": [
    "## Waveform display"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "cef473a2-447d-4986-9437-957779db8937",
   "metadata": {},
   "outputs": [],
   "source": [
    "import wavedraw\n",
    "import nbwavedrom"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "7bffa6d8-2750-4e1d-822f-ad6f4d0f57b3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"testbench.dout[15:0]\", \"wave\": \"u..=.....=...........\", \"data\": \"00 1004 \"}, {\"name\": \"testbench.clk\", \"wave\": \"010101010101010101010\", \"data\": \"010101010101010101010\"}, {\"name\": \"testbench.rst\", \"wave\": \"1....0...............\", \"data\": \"10\"}, {\"name\": \"testbench.a[11:0]\", \"wave\": \"=..........=.........\", \"data\": \"01 02 \"}, {\"name\": \"testbench.wr\", \"wave\": \"0..........1.0.......\", \"data\": \"010\"}, {\"name\": \"testbench.din[15:0]\", \"wave\": \"u..........=.........\", \"data\": \"fa \"}, {\"name\": \"testbench.mon_inv[5:0]\", \"wave\": \"u....................\"}, {\"name\": \"testbench.mon_select\", \"wave\": \"u0...........1.0.....\", \"data\": \"010\"}, {\"name\": \"testbench.inst_mmr_decode_0.clk\", \"wave\": \"010101010101010101010\", \"data\": \"010101010101010101010\"}, {\"name\": \"testbench.inst_mmr_decode_0.reset\", \"wave\": \"1....0...............\", \"data\": \"10\"}, {\"name\": \"testbench.inst_mmr_decode_0.addr[11:0]\", \"wave\": \"=..........=.........\", \"data\": \"01 02 \"}, {\"name\": \"testbench.inst_mmr_decode_0.wr\", \"wave\": \"0..........1.0.......\", \"data\": \"010\"}, {\"name\": \"testbench.inst_mmr_decode_0.data_in[15:0]\", \"wave\": \"u..........=.........\", \"data\": \"fa \"}, {\"name\": \"testbench.inst_mmr_decode_0.data_out[15:0]\", \"wave\": \"u..=.....=...........\", \"data\": \"00 1004 \"}, {\"name\": \"testbench.inst_mmr_decode_0.idata[15:0]\", \"wave\": \"u=.....=.............\", \"data\": \"00 1004 \"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "new Promise(function(resolve, reject) {\n",
       "\tvar script = document.createElement(\"script\");\n",
       "\tscript.onload = resolve;\n",
       "\tscript.onerror = reject;\n",
       "\tscript.src = \"https://wavedrom.com/wavedrom.min.js\";\n",
       "\tdocument.head.appendChild(script);\n",
       "}).then(() => {\n",
       "new Promise(function(resolve, reject) {\n",
       "\tvar script = document.createElement(\"script\");\n",
       "\tscript.onload = resolve;\n",
       "\tscript.onerror = reject;\n",
       "\tscript.src = \"https://wavedrom.com/skins/narrow.js\";\n",
       "\tdocument.head.appendChild(script);\n",
       "}).then(() => {\n",
       "WaveDrom.ProcessAll();\n",
       "});\n",
       "});"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "TB = \"testbench\"\n",
    "\n",
    "waveform = wavedraw.vcd2wave(TB+ \".vcd\", TB + '.clk', None)\n",
    "    \n",
    "nbwavedrom.draw(waveform)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e06c7353-f312-4206-bca4-3fcd070b7234",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
