Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 17:48:31 2025
| Host         : Kashaan_PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a12t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              51 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              94 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Data_O[3]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[1]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[4]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[6]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[5]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[7]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[2]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Data_O[0]_i_1_n_0       |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Tx_Done_Tick_O3_out     |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Rx_Done_Tick_O1_out     |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Tx_O2_out               |                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                         |                          |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | tx_buffer[7]_i_1_n_0    |                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | Tx_Start_Tick_I_IBUF    | bit_timer_Tx[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | bit_cntr_Rx[31]_i_2_n_0 | bit_cntr_Rx[31]_i_1_n_0  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | bit_cntr_Tx[31]_i_2_n_0 | bit_cntr_Tx[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | p_0_in                  |                          |               11 |             32 |         2.91 |
+----------------+-------------------------+--------------------------+------------------+----------------+--------------+


