Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr 19 18:13:02 2017
| Host         : svr-acs-00.cl.cam.ac.uk running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file nn0_v1_0_control_sets_placed.rpt
| Design       : nn0_v1_0
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              81 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------+---------------------------------+------------------+----------------+
|       Clock Signal      |                  Enable Signal                 |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------+---------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/axi_arready_i_1_n_0      | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/axi_awready_i_1_n_0      | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/p_1_in[7]                | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/p_1_in[15]               | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/p_1_in[23]               | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/p_1_in[31]               | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                                | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                4 |              9 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/UIP/cnt_done[12]_i_1_n_0 | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                3 |             13 |
|  s00_axi_aclk_IBUF_BUFG | nn0_v1_0_S00_AXI_inst/slv_reg_rden             | nn0_v1_0_S00_AXI_inst/UIP/SR[0] |                5 |             32 |
+-------------------------+------------------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 8      |                     4 |
| 9      |                     1 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


