(declare-fun temp836_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp836_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp836_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp836_4 () (_ BitVec 64))
(declare-fun temp836_5 () (_ BitVec 64))
(declare-fun temp836_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp836_7 () (_ BitVec 64))
(declare-fun temp836_8 () (_ BitVec 64))
(declare-fun temp836_9 () (_ BitVec 64))
(declare-fun temp836_10 () (_ BitVec 64))
(declare-fun temp836_11 () (_ BitVec 64))
(declare-fun temp836_12 () (_ BitVec 64))
(declare-fun temp836_13 () (_ BitVec 64))
(declare-fun temp836_14 () (_ BitVec 64))
(declare-fun temp836_15 () (_ BitVec 64))
(declare-fun temp836_16 () (_ BitVec 64))
(declare-fun temp836_17 () (_ BitVec 64))
(declare-fun temp836_18 () (_ BitVec 64))
(declare-fun temp836_19 () (_ BitVec 64))
(declare-fun temp836_20 () (_ BitVec 64))
(declare-fun temp836_21 () (_ BitVec 64))
(declare-fun temp836_22 () (_ BitVec 64))
(declare-fun temp836_23 () (_ BitVec 64))
(declare-fun temp836_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp836_25 () (_ BitVec 64))
(declare-fun var5707197 () (_ BitVec 64))
(declare-fun var5707209 () (_ BitVec 64))
(assert (= temp836_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp836_1)))
(assert (= temp836_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp836_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp836_3 #xffffffffffffffff))
(assert (= var71509 temp836_3))
(assert (= temp836_4 #x0000000000000000))
(assert (= temp836_5 temp836_4))
(assert (= temp836_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_5)))
(assert (= temp836_7 #x0000000000000001))
(assert (= temp836_8 temp836_7))
(assert (= temp836_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_8)))
(assert (= temp836_10 #x0000000000000002))
(assert (= temp836_11 temp836_10))
(assert (= temp836_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_11)))
(assert (= temp836_13 #x0000000000000003))
(assert (= temp836_14 temp836_13))
(assert (= temp836_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_14)))
(assert (= temp836_16 #x0000000000000004))
(assert (= temp836_17 temp836_16))
(assert (= temp836_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_17)))
(assert (= temp836_19 #x0000000000000005))
(assert (= temp836_20 temp836_19))
(assert (= temp836_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_20)))
(assert (= temp836_22 #x0000000000000000))
(assert (= temp836_23
   (ite (bvslt var71509 temp836_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp836_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp836_23)))
(assert (= var75972 temp836_24))
(assert (bvslt (ite (bvslt var71509 temp836_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp836_25 #x0000000000000001))
(assert (= var5707197 temp836_25))
(assert (= var5707209 var5707197))
(model-add temp836_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp836_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp836_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp836_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp836_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp836_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp836_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp836_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp836_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp836_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp836_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp836_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp836_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp836_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp836_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp836_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp836_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp836_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp836_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp836_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp836_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp836_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp836_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp836_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp836_25 () (_ BitVec 64) #x0000000000000001)
(model-add var5707197 () (_ BitVec 64) #x0000000000000001)
(model-add var5707209 () (_ BitVec 64) #x0000000000000001)






