// Seed: 4003738610
module module_0;
  reg id_1;
  assign id_2 = 1'h0;
  id_3 :
  assert property (@(posedge -1'h0) 1)
  else id_1 <= id_2;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    input wire id_6,
    input tri1 id_7,
    output wire id_8,
    output tri1 id_9,
    output uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input wand id_13,
    input wor id_14,
    input tri1 id_15,
    input supply1 id_16,
    id_22,
    input supply0 id_17,
    input wire id_18,
    output tri1 id_19,
    output supply0 id_20
);
  tri0 id_23, id_24, id_25 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
