// Seed: 2953119487
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire _id_2;
  input wire id_1;
  logic id_5;
  ;
  wire id_6;
  logic [(  id_2  ) : -1] id_7 = 1'b0;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_7
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wor module_2 = -1;
endmodule
