Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy" --output-directory="C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system" --report-file="bsf:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\nios_system.bsf" --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system.qsys"
Progress: Loading verilog - Copy - Copy/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switches [altera_avalon_pio 14.0]
Progress: Parameterizing module switches
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding gpio_0_out [altera_avalon_pio 14.0]
Progress: Parameterizing module gpio_0_out
Progress: Adding gpio_0_in [altera_avalon_pio 14.0]
Progress: Parameterizing module gpio_0_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.gpio_0_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy" --output-directory="C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\synthesis" --file-set=QUARTUS_SYNTH --report-file="html:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\nios_system.html" --report-file="sopcinfo:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system.sopcinfo" --report-file="cmp:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\nios_system.cmp" --report-file="qip:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\synthesis\nios_system.qip" --report-file="svd:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\synthesis\nios_system.svd" --report-file="regmap:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\synthesis\nios_system.regmap" --report-file="xml:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\nios_system.xml" --report-file="debuginfo:C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system\synthesis\nios_system.debuginfo" --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:\Users\Andrique\Documents\EE 371\labs\lab371\lab4\verilog - Copy - Copy\nios_system.qsys" --language=VERILOG
Progress: Loading verilog - Copy - Copy/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switches [altera_avalon_pio 14.0]
Progress: Parameterizing module switches
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding gpio_0_out [altera_avalon_pio 14.0]
Progress: Parameterizing module gpio_0_out
Progress: Adding gpio_0_in [altera_avalon_pio 14.0]
Progress: Parameterizing module gpio_0_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.gpio_0_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0001_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0001_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.02.22 18:11:08 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.02.22 18:11:08 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.02.22 18:11:10 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.02.22 18:11:12 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.02.22 18:11:12 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.02.22 18:11:15 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0002_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0003_switches_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0003_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0004_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: gpio_0_out: Starting RTL generation for module 'nios_system_gpio_0_out'
Info: gpio_0_out:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_gpio_0_out --dir=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0005_gpio_0_out_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0005_gpio_0_out_gen//nios_system_gpio_0_out_component_configuration.pl  --do_build_sim=0  ]
Info: gpio_0_out: Done RTL generation for module 'nios_system_gpio_0_out'
Info: gpio_0_out: "nios_system" instantiated altera_avalon_pio "gpio_0_out"
Info: gpio_0_in: Starting RTL generation for module 'nios_system_gpio_0_in'
Info: gpio_0_in:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_gpio_0_in --dir=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0006_gpio_0_in_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Andrique/AppData/Local/Temp/alt7220_1493272509260934875.dir/0006_gpio_0_in_gen//nios_system_gpio_0_in_component_configuration.pl  --do_build_sim=0  ]
Info: gpio_0_in: Done RTL generation for module 'nios_system_gpio_0_in'
Info: gpio_0_in: "nios_system" instantiated altera_avalon_pio "gpio_0_in"
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/verilog - Copy - Copy/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/verilog - Copy - Copy/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/verilog - Copy - Copy/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_system: Done "nios_system" with 26 modules, 40 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
