{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589915333650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589915333658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 21:08:53 2020 " "Processing started: Tue May 19 21:08:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589915333658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915333658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEDTH -c MEDTH " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915333658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1589915334413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/procesador_t_h/procesador_medida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/procesador_t_h/procesador_medida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_medida-rtl " "Found design unit 1: procesador_medida-rtl" {  } { { "../hdl/procesador_t_h/procesador_medida.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/procesador_t_h/procesador_medida.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350257 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_medida " "Found entity 1: procesador_medida" {  } { { "../hdl/procesador_t_h/procesador_medida.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/procesador_t_h/procesador_medida.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/medth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/medth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEDTH-struct " "Found design unit 1: MEDTH-struct" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/MEDTH.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350339 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEDTH " "Found entity 1: MEDTH" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/MEDTH.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "../hdl/timer/timer.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/timer/timer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350385 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../hdl/timer/timer.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/timer/timer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350385 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/reloj/reloj.vhd " "Can't analyze file -- file ../hdl/reloj/reloj.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/reloj/ctrl_reloj.vhd " "Can't analyze file -- file ../hdl/reloj/ctrl_reloj.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350394 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/reloj/cnt_seg.vhd " "Can't analyze file -- file ../hdl/reloj/cnt_seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/reloj/cnt_reloj.vhd " "Can't analyze file -- file ../hdl/reloj/cnt_reloj.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/reloj/cnt_min.vhd " "Can't analyze file -- file ../hdl/reloj/cnt_min.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/reloj/cnt_horas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/reloj/cnt_horas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_horas-rtl " "Found design unit 1: cnt_horas-rtl" {  } { { "../hdl/reloj/cnt_horas.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/reloj/cnt_horas.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350427 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_horas " "Found entity 1: cnt_horas" {  } { { "../hdl/reloj/cnt_horas.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/reloj/cnt_horas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/pll/pll_100mhz_conarst.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/pll/pll_100mhz_conarst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_100mhz_conarst-sim " "Found design unit 1: pll_100mhz_conarst-sim" {  } { { "../hdl/pll/pll_100MHz_conarst.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/pll/pll_100MHz_conarst.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350446 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_100mhz_conarst-SYN " "Found design unit 2: pll_100mhz_conarst-SYN" {  } { { "../hdl/pll/pll_100MHz_conarst.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/pll/pll_100MHz_conarst.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350446 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_100MHz_conarst " "Found entity 1: pll_100MHz_conarst" {  } { { "../hdl/pll/pll_100MHz_conarst.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/pll/pll_100MHz_conarst.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350446 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/periferico_i2c/reg_out_SDA.vhd " "Can't analyze file -- file ../hdl/periferico_i2c/reg_out_SDA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/periferico_i2c/reg_in_SDA.vhd " "Can't analyze file -- file ../hdl/periferico_i2c/reg_in_SDA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350455 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/periferico_i2c/RAM_DP_256x8.vhd " "Can't analyze file -- file ../hdl/periferico_i2c/RAM_DP_256x8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350459 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/periferico_i2c/periferico_i2c.vhd " "Can't analyze file -- file ../hdl/periferico_i2c/periferico_i2c.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/periferico_i2c/interfaz_periferico.vhd " "Can't analyze file -- file ../hdl/periferico_i2c/interfaz_periferico.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350477 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/periferico_i2c/interfaz_i2c.vhd " "Can't analyze file -- file ../hdl/periferico_i2c/interfaz_i2c.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589915350483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/periferico_i2c/gen_scl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/periferico_i2c/gen_scl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_SCL-rtl " "Found design unit 1: gen_SCL-rtl" {  } { { "../hdl/periferico_i2c/gen_SCL.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/gen_SCL.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350525 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_SCL " "Found entity 1: gen_SCL" {  } { { "../hdl/periferico_i2c/gen_SCL.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/gen_SCL.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/periferico_i2c/filtro_sda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/periferico_i2c/filtro_sda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filtro_SDA-rtl " "Found design unit 1: filtro_SDA-rtl" {  } { { "../hdl/periferico_i2c/filtro_SDA.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/filtro_SDA.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350569 ""} { "Info" "ISGN_ENTITY_NAME" "1 filtro_SDA " "Found entity 1: filtro_SDA" {  } { { "../hdl/periferico_i2c/filtro_SDA.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/filtro_SDA.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/periferico_i2c/fifo_dp_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/periferico_i2c/fifo_dp_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_dp_256x8-SYN " "Found design unit 1: fifo_dp_256x8-SYN" {  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350587 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_dp_256x8 " "Found entity 1: FIFO_dp_256x8" {  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/periferico_i2c/fifo_256x8_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/periferico_i2c/fifo_256x8_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_256x8_dp-rtl " "Found design unit 1: fifo_256x8_dp-rtl" {  } { { "../hdl/periferico_i2c/fifo_256x8_dp.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/fifo_256x8_dp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350750 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_256x8_dp " "Found entity 1: fifo_256x8_dp" {  } { { "../hdl/periferico_i2c/fifo_256x8_dp.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/fifo_256x8_dp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/periferico_i2c/control_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/periferico_i2c/control_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_i2c-rtl " "Found design unit 1: ctrl_i2c-rtl" {  } { { "../hdl/periferico_i2c/control_i2c.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/control_i2c.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350786 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_i2c " "Found entity 1: ctrl_i2c" {  } { { "../hdl/periferico_i2c/control_i2c.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/periferico_i2c/control_i2c.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/displays/displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/displays/displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-rtl " "Found design unit 1: displays-rtl" {  } { { "../hdl/displays/displays.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/displays/displays.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350800 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "../hdl/displays/displays.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/displays/displays.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yop/documents/modelsim/medth/hdl/control_teclado/ctrl_tec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yop/documents/modelsim/medth/hdl/control_teclado/ctrl_tec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_tec-rtl " "Found design unit 1: ctrl_tec-rtl" {  } { { "../hdl/control_teclado/ctrl_tec.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/control_teclado/ctrl_tec.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350860 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_tec " "Found entity 1: ctrl_tec" {  } { { "../hdl/control_teclado/ctrl_tec.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/control_teclado/ctrl_tec.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589915350860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915350860 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "reloj work MEDTH.vhd(101) " "VHDL Use Clause error at MEDTH.vhd(101): design library \"work\" does not contain primary unit \"reloj\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/yop/Documents/ModelSim/MEDTH/hdl/MEDTH.vhd" 101 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1589915350931 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589915351187 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 19 21:09:11 2020 " "Processing ended: Tue May 19 21:09:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589915351187 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589915351187 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589915351187 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589915351187 ""}
