
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 352.938 ; gain = 79.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'interrupt_clk_convertor' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/interrupt_clk_convertor.v:26]
	Parameter period bound to: 50000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Debounce' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'Debounce' (2#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/Debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'interrupt_clk_convertor' (3#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/interrupt_clk_convertor.v:26]
INFO: [Synth 8-638] synthesizing module 'IFetch' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (4#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (5#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/Controller.v:24]
INFO: [Synth 8-256] done synthesizing module 'Controller' (6#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/Controller.v:24]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/ImmGen.v:25]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (7#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/ImmGen.v:25]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (8#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (10#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (11#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'LED' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/LED.v:23]
	Parameter period bound to: 50000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/LED.v:71]
INFO: [Synth 8-256] done synthesizing module 'LED' (12#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/LED.v:23]
INFO: [Synth 8-638] synthesizing module 'scan_seg' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/scan_seg.v:23]
	Parameter period bound to: 20000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/scan_seg.v:77]
INFO: [Synth 8-226] default block is never used [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/scan_seg.v:92]
INFO: [Synth 8-638] synthesizing module 'light_7seg' [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/light_7seg.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/light_7seg.v:28]
INFO: [Synth 8-256] done synthesizing module 'light_7seg' (13#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/light_7seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'scan_seg' (14#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/scan_seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 404.836 ; gain = 130.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 404.836 ; gain = 130.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp3/RAM_in_context.xdc] for cell 'uMemIO/uram'
Finished Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp3/RAM_in_context.xdc] for cell 'uMemIO/uram'
Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp4/prgrom_in_context.xdc] for cell 'uIFetch/urom'
Finished Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp4/prgrom_in_context.xdc] for cell 'uIFetch/urom'
Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp5/cpuclk_in_context.xdc] for cell 'ucpuclk'
Finished Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp5/cpuclk_in_context.xdc] for cell 'ucpuclk'
Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/constrs_1/new/Cpu.xdc]
Finished Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/constrs_1/new/Cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/constrs_1/new/Cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 749.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 749.188 ; gain = 475.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 749.188 ; gain = 475.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp5/cpuclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/.Xil/Vivado-18324-DB3F/dcp5/cpuclk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for uIFetch/urom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uMemIO/uram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ucpuclk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 749.188 ; gain = 475.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enter_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/IFetch.v:44]
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemorIORead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "MemorIOtoReg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemorIOWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "imm320" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Condition0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 749.188 ; gain = 475.293
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'useg/useg0' (light_7seg) to 'useg/useg1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 36    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_clk_convertor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
Module LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module scan_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enter_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.srcs/sources_1/new/IFetch.v:44]
INFO: [Synth 8-5546] ROM "uImmGen/imm320" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "uController/Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uController/Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uController/MemorIORead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "uController/MemorIOtoReg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uController/ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "uController/MemorIOWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "uController/ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "uController/RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 749.188 ; gain = 475.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ucpuclk/clk_out1' to pin 'ucpuclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ucpuclk/clk_out2' to pin 'ucpuclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 760.113 ; gain = 486.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:40 . Memory (MB): peak = 822.867 ; gain = 548.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:02:55 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:02:57 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:02:57 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    90|
|6     |LUT1   |    28|
|7     |LUT2   |   221|
|8     |LUT3   |   103|
|9     |LUT4   |    92|
|10    |LUT5   |   333|
|11    |LUT6   |  1092|
|12    |MUXF7  |   293|
|13    |MUXF8  |    64|
|14    |FDCE   |  1132|
|15    |FDPE   |    32|
|16    |IBUF   |    10|
|17    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------+------------------------+------+
|      |Instance   |Module                  |Cells |
+------+-----------+------------------------+------+
|1     |top        |                        |  3589|
|2     |  uDecoder |Decoder                 |  2163|
|3     |  uIFetch  |IFetch                  |  1070|
|4     |  uMemIO   |MemOrIO                 |    32|
|5     |  uclkconv |interrupt_clk_convertor |    96|
|6     |    udb    |Debounce                |     6|
|7     |  uled     |LED                     |    86|
|8     |  useg     |scan_seg                |    96|
+------+-----------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 835.258 ; gain = 561.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:43 . Memory (MB): peak = 835.258 ; gain = 217.012
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 835.258 ; gain = 561.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:03:03 . Memory (MB): peak = 835.258 ; gain = 572.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/dengkaixuan/vivado_project/CO_Project_2/CO_Project_2.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 835.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 16:05:58 2024...
