(pcb /home/ddo/EasyInjection/PCB/EasyInjection.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~58~ubuntu16.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  118618 -56642  179832 -56642  179832 -93726  118745 -93726
            118618 -93726  118618 -56642  118618 -56642)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 1000)
      (clearance 900.1)
      (clearance 900.1 (type default_smd))
      (clearance 225 (type smd_smd))
    )
  )
  (placement
    (component "Connectors_Molex:Molex_MiniFit-JR-5569-10A1_2x05x4.20mm_Angled"
      (place J1 157734 -86106 front 180 (PN Conn_02x05_Top_Bottom))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 176022 -79121 front 180 (PN 1k))
      (place R2 160020 -74549 front 0 (PN 1k))
      (place R3 175895 -82296 front 270 (PN 100k))
      (place R4 163449 -69088 front 90 (PN 100k))
      (place R5 138430 -74549 front 180 (PN 1k))
      (place R6 122555 -79121 front 0 (PN 1k))
      (place R7 135001 -69088 front 90 (PN 100k))
      (place R8 122682 -82296 front 270 (PN 100k))
    )
    (component "VND5N07:VND5N07_TO-252-(DPAK)"
      (place S1 170434 -61468 back 90 (PN VND5N07))
      (place S2 156464 -61468 back 90 (PN VND5N07))
      (place S3 141986 -61468 back 90 (PN VND5N07))
      (place S4 128016 -61468 back 90 (PN VND5N07))
    )
  )
  (library
    (image "Connectors_Molex:Molex_MiniFit-JR-5569-10A1_2x05x4.20mm_Angled"
      (outline (path signal 120  8400 14050  -2850 14050))
      (outline (path signal 120  -2850 14050  -2850 7450))
      (outline (path signal 120  -2850 7450  -7850 7450))
      (outline (path signal 120  -7850 7450  -7850 950))
      (outline (path signal 120  -7850 950  -2000 950))
      (outline (path signal 120  8400 14050  19650 14050))
      (outline (path signal 120  19650 14050  19650 7450))
      (outline (path signal 120  19650 7450  24650 7450))
      (outline (path signal 120  24650 7450  24650 950))
      (outline (path signal 120  24650 950  18800 950))
      (outline (path signal 100  8400 13900  -2700 13900))
      (outline (path signal 100  -2700 13900  -2700 7300))
      (outline (path signal 100  -2700 7300  -7700 7300))
      (outline (path signal 100  -7700 7300  -7700 1100))
      (outline (path signal 100  -7700 1100  8400 1100))
      (outline (path signal 100  8400 13900  19500 13900))
      (outline (path signal 100  19500 13900  19500 7300))
      (outline (path signal 100  19500 7300  24500 7300))
      (outline (path signal 100  24500 7300  24500 1100))
      (outline (path signal 100  24500 1100  8400 1100))
      (outline (path signal 50  -8190 14390  -8190 -7500))
      (outline (path signal 50  -8190 -7500  25000 -7500))
      (outline (path signal 50  25000 -7500  25000 14390))
      (outline (path signal 50  25000 14390  -8190 14390))
      (outline (path signal 120  -300 -1800  -300 -3700))
      (outline (path signal 120  300 -1800  300 -3700))
      (outline (path signal 120  3900 -1800  3900 -3700))
      (outline (path signal 120  4500 -1800  4500 -3700))
      (outline (path signal 120  8100 -1800  8100 -3700))
      (outline (path signal 120  8700 -1800  8700 -3700))
      (outline (path signal 120  12300 -1800  12300 -3700))
      (outline (path signal 120  12900 -1800  12900 -3700))
      (outline (path signal 120  16500 -1800  16500 -3700))
      (outline (path signal 120  17100 -1800  17100 -3700))
      (outline (path signal 120  1800 1000  2400 1000))
      (outline (path signal 120  6000 1000  6600 1000))
      (outline (path signal 120  10200 1000  10800 1000))
      (outline (path signal 120  14400 1000  15000 1000))
      (outline (path signal 120  -2000 0  -2600 -300))
      (outline (path signal 120  -2600 -300  -2600 300))
      (outline (path signal 120  -2600 300  -2000 0))
      (outline (path signal 100  -2000 0  -2600 -300))
      (outline (path signal 100  -2600 -300  -2600 300))
      (outline (path signal 100  -2600 300  -2000 0))
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
      (pin Round[A]Pad_3000_um 2 4200 0)
      (pin Round[A]Pad_3000_um 3 8400 0)
      (pin Round[A]Pad_3000_um 4 12600 0)
      (pin Round[A]Pad_3000_um 5 16800 0)
      (pin Round[A]Pad_3000_um 6 0 -5500)
      (pin Round[A]Pad_3000_um 7 4200 -5500)
      (pin Round[A]Pad_3000_um 8 8400 -5500)
      (pin Round[A]Pad_3000_um 9 12600 -5500)
      (pin Round[A]Pad_3000_um 10 16800 -5500)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1950 860  1950 -860))
      (outline (path signal 120  1950 -860  5670 -860))
      (outline (path signal 120  5670 -860  5670 860))
      (outline (path signal 120  5670 860  1950 860))
      (outline (path signal 120  880 0  1950 0))
      (outline (path signal 120  6740 0  5670 0))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  8600 -1150))
      (outline (path signal 50  8600 -1150  8600 1150))
      (outline (path signal 50  8600 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image "VND5N07:VND5N07_TO-252-(DPAK)"
      (outline (path signal 254  0 3250  6200 3250))
      (outline (path signal 254  6200 3250  6200 -3250))
      (outline (path signal 254  6200 -3250  0 -3250))
      (outline (path signal 254  0 -3250  0 3250))
      (outline (path signal 254  6200 3250  6200 -3250))
      (pin Rect[T]Pad_1600x3000_um (rotate 90) 1 8650 -2300)
      (pin Rect[T]Pad_1600x3000_um (rotate 90) 3 8650 2300)
      (pin Rect[T]Pad_6700x6700_um (rotate 90) 2 2000 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack Rect[T]Pad_6700x6700_um
      (shape (rect F.Cu -3350 -3350 3350 3350))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x3000_um
      (shape (rect F.Cu -800 -1500 800 1500))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net CTRL_1
      (pins J1-2 R1-2)
    )
    (net CTRL_2
      (pins J1-1 R2-2)
    )
    (net CTRL_3
      (pins J1-5 R5-2)
    )
    (net CTRL_4
      (pins J1-4 R6-2)
    )
    (net GNDPWR
      (pins J1-3 J1-8 R3-2 R4-2 R7-2 R8-2 S1-3 S2-3 S3-3 S4-3)
    )
    (net OUT_1
      (pins J1-6 S1-2)
    )
    (net OUT_2
      (pins J1-7 S2-2)
    )
    (net OUT_3
      (pins J1-9 S3-2)
    )
    (net OUT_4
      (pins J1-10 S4-2)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 R3-1 S1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 R4-1 S2-1)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 R7-1 S3-1)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 R8-1 S4-1)
    )
    (class kicad_default "" CTRL_1 CTRL_2 CTRL_3 CTRL_4 GNDPWR "Net-(R1-Pad1)"
      "Net-(R2-Pad1)" "Net-(R5-Pad1)" "Net-(R6-Pad1)" OUT_1 OUT_2 OUT_3 OUT_4
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 1000)
        (clearance 900.1)
      )
    )
  )
  (wiring
  )
)
