###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       222300   # Number of WRITE/WRITEP commands
num_reads_done                 =      1590935   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1282307   # Number of read row buffer hits
num_read_cmds                  =      1590927   # Number of READ/READP commands
num_writes_done                =       222335   # Number of read requests issued
num_write_row_hits             =       156329   # Number of write row buffer hits
num_act_cmds                   =       378121   # Number of ACT commands
num_pre_cmds                   =       378091   # Number of PRE commands
num_ondemand_pres              =       352647   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9578091   # Cyles of rank active rank.0
rank_active_cycles.1           =      9378214   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       421909   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       621786   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1719529   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36688   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10568   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8590   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6259   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5595   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2789   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1907   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1564   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1147   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18680   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =           87   # Write cmd latency (cycles)
write_latency[40-59]           =          102   # Write cmd latency (cycles)
write_latency[60-79]           =          171   # Write cmd latency (cycles)
write_latency[80-99]           =          282   # Write cmd latency (cycles)
write_latency[100-119]         =          421   # Write cmd latency (cycles)
write_latency[120-139]         =          553   # Write cmd latency (cycles)
write_latency[140-159]         =          719   # Write cmd latency (cycles)
write_latency[160-179]         =          938   # Write cmd latency (cycles)
write_latency[180-199]         =         1217   # Write cmd latency (cycles)
write_latency[200-]            =       217792   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       328202   # Read request latency (cycles)
read_latency[40-59]            =       139591   # Read request latency (cycles)
read_latency[60-79]            =       132353   # Read request latency (cycles)
read_latency[80-99]            =        87979   # Read request latency (cycles)
read_latency[100-119]          =        73402   # Read request latency (cycles)
read_latency[120-139]          =        64833   # Read request latency (cycles)
read_latency[140-159]          =        53851   # Read request latency (cycles)
read_latency[160-179]          =        47696   # Read request latency (cycles)
read_latency[180-199]          =        42289   # Read request latency (cycles)
read_latency[200-]             =       620728   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.10972e+09   # Write energy
read_energy                    =  6.41462e+09   # Read energy
act_energy                     =  1.03454e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.02516e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.98457e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97673e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85201e+09   # Active standby energy rank.1
average_read_latency           =      282.372   # Average read request latency (cycles)
average_interarrival           =      5.51472   # Average request interarrival latency (cycles)
total_energy                   =  2.15932e+10   # Total energy (pJ)
average_power                  =      2159.32   # Average power (mW)
average_bandwidth              =      15.4732   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       212830   # Number of WRITE/WRITEP commands
num_reads_done                 =      1598666   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1249144   # Number of read row buffer hits
num_read_cmds                  =      1598658   # Number of READ/READP commands
num_writes_done                =       212860   # Number of read requests issued
num_write_row_hits             =       150258   # Number of write row buffer hits
num_act_cmds                   =       415513   # Number of ACT commands
num_pre_cmds                   =       415492   # Number of PRE commands
num_ondemand_pres              =       390816   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9501953   # Cyles of rank active rank.0
rank_active_cycles.1           =      9464546   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       498047   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       535454   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1716161   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        38009   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10802   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8798   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6329   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5553   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2741   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1938   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1482   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1172   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18541   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =           61   # Write cmd latency (cycles)
write_latency[40-59]           =           98   # Write cmd latency (cycles)
write_latency[60-79]           =          140   # Write cmd latency (cycles)
write_latency[80-99]           =          250   # Write cmd latency (cycles)
write_latency[100-119]         =          399   # Write cmd latency (cycles)
write_latency[120-139]         =          594   # Write cmd latency (cycles)
write_latency[140-159]         =          842   # Write cmd latency (cycles)
write_latency[160-179]         =         1009   # Write cmd latency (cycles)
write_latency[180-199]         =         1312   # Write cmd latency (cycles)
write_latency[200-]            =       208109   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       325467   # Read request latency (cycles)
read_latency[40-59]            =       140323   # Read request latency (cycles)
read_latency[60-79]            =       146054   # Read request latency (cycles)
read_latency[80-99]            =        94110   # Read request latency (cycles)
read_latency[100-119]          =        78635   # Read request latency (cycles)
read_latency[120-139]          =        68659   # Read request latency (cycles)
read_latency[140-159]          =        56657   # Read request latency (cycles)
read_latency[160-179]          =        48567   # Read request latency (cycles)
read_latency[180-199]          =        42443   # Read request latency (cycles)
read_latency[200-]             =       597743   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06245e+09   # Write energy
read_energy                    =  6.44579e+09   # Read energy
act_energy                     =  1.13684e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.39063e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.57018e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92922e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90588e+09   # Active standby energy rank.1
average_read_latency           =      277.312   # Average read request latency (cycles)
average_interarrival           =      5.52017   # Average request interarrival latency (cycles)
total_energy                   =  2.16809e+10   # Total energy (pJ)
average_power                  =      2168.09   # Average power (mW)
average_bandwidth              =      15.4584   # Average bandwidth
