- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.398 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.402 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.406 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:10:3: Cannot find file containing module: 'half_adder'
   10 |   half_adder ha1_0 (A[0], B[0], stage1_sum[0], carry1);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:10:3: This may be because there's no search path specified with -I<dir>.
   10 |   half_adder ha1_0 (A[0], B[0], stage1_sum[0], carry1);
      |   ^~~~~~~~~~
        ... Looked in:
             half_adder
             half_adder.v
             half_adder.sv
             obj_dir/half_adder
             obj_dir/half_adder.v
             obj_dir/half_adder.sv
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:11:3: Cannot find file containing module: 'half_adder'
   11 |   half_adder ha1_1 (A[1], B[1], stage1_sum[1], carry2);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:12:3: Cannot find file containing module: 'half_adder'
   12 |   half_adder ha1_2 (A[2], B[2], stage1_sum[2], carry3);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:15:3: Cannot find file containing module: 'full_adder'
   15 |   full_adder fa2_0 (stage1_sum[0], C[0], carry1, stage2_sum[0], carry1);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:16:3: Cannot find file containing module: 'full_adder'
   16 |   full_adder fa2_1 (stage1_sum[1], C[1], carry2, stage2_sum[1], carry2);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:17:3: Cannot find file containing module: 'full_adder'
   17 |   full_adder fa2_2 (stage1_sum[2], C[2], carry3, stage2_sum[2], carry3);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:20:3: Cannot find file containing module: 'full_adder'
   20 |   full_adder fa3_0 (stage2_sum[0], D[0], carry1, stage3_sum[0], carry1);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:21:3: Cannot find file containing module: 'full_adder'
   21 |   full_adder fa3_1 (stage2_sum[1], D[1], carry2, stage3_sum[1], carry2);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:22:3: Cannot find file containing module: 'full_adder'
   22 |   full_adder fa3_2 (stage2_sum[2], D[2], carry3, stage3_sum[2], carry3);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:25:3: Cannot find file containing module: 'full_adder'
   25 |   full_adder fa4_0 (stage3_sum[0], E[0], carry1, out[0], carry1);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:26:3: Cannot find file containing module: 'full_adder'
   26 |   full_adder fa4_1 (stage3_sum[1], E[1], carry2, out[1], carry2);
      |   ^~~~~~~~~~
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_gemma2_9b/binary_adder_tree.v:27:3: Cannot find file containing module: 'full_adder'
   27 |   full_adder fa4_2 (stage3_sum[2], E[2], carry3, out[2], carry3);
      |   ^~~~~~~~~~
%Error: Exiting due to 13 error(s)

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.398 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/binary_adder_tree.v:9:8: syntax error, unexpected always
    9 | assign always @(posedge clk)
      |        ^~~~~~
%Error: Exiting due to 1 error(s)

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_llama3_8b/binary_adder_tree.v:10:14: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's1'
                                                                                                                     : ... note: In instance 'binary_adder_tree'
   10 |             {s1} = A + B;
      |              ^~
                    ... For error description see https://verilator.org/warn/PROCASSWIRE?v=5.025
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_llama3_8b/binary_adder_tree.v:11:14: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's2'
                                                                                                                     : ... note: In instance 'binary_adder_tree'
   11 |             {s2} = s1 + C;
      |              ^~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_llama3_8b/binary_adder_tree.v:12:14: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's3'
                                                                                                                     : ... note: In instance 'binary_adder_tree'
   12 |             {s3} = s2 + D;
      |              ^~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_llama3_8b/binary_adder_tree.v:13:14: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'out'
                                                                                                                     : ... note: In instance 'binary_adder_tree'
   13 |             {out} = s3 + E;
      |              ^~~
%Error: Exiting due to 4 error(s)
        ... See the manual at https://verilator.org/verilator_doc.html for more assistance.

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.011 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.418 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.402 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:10:26: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'A' generates 16 bits.
                                                                                                                          : ... note: In instance 'binary_adder_tree'
   10 |             {s1, s2} = A + B;
      |                          ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.025
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:10:26: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'B' generates 16 bits.
                                                                                                                          : ... note: In instance 'binary_adder_tree'
   10 |             {s1, s2} = A + B;
      |                          ^
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:15:27: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 's1' generates 16 bits.
                                                                                                                          : ... note: In instance 'binary_adder_tree'
   15 |             {s3, s4} = s1 + C;
      |                           ^
%Warning-WIDTHEXPAND: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:15:27: Operator ADD expects 32 bits on the RHS, but RHS's VARREF 'C' generates 16 bits.
                                                                                                                          : ... note: In instance 'binary_adder_tree'
   15 |             {s3, s4} = s1 + C;
      |                           ^
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:10:14: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's1'
                                                                                                                        : ... note: In instance 'binary_adder_tree'
   10 |             {s1, s2} = A + B;
      |              ^~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:10:18: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's2'
                                                                                                                        : ... note: In instance 'binary_adder_tree'
   10 |             {s1, s2} = A + B;
      |                  ^~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:15:14: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's3'
                                                                                                                        : ... note: In instance 'binary_adder_tree'
   15 |             {s3, s4} = s1 + C;
      |              ^~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:15:18: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 's4'
                                                                                                                        : ... note: In instance 'binary_adder_tree'
   15 |             {s3, s4} = s1 + C;
      |                  ^~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:20:13: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'out'
                                                                                                                        : ... note: In instance 'binary_adder_tree'
   20 |             out = s3 + D;
      |             ^~~
%Error-PROCASSWIRE: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_float16_llama3_8b/binary_adder_tree.v:25:13: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'out'
                                                                                                                        : ... note: In instance 'binary_adder_tree'
   25 |             out = out + E;
      |             ^~~
%Error: Exiting due to 6 error(s), 4 warning(s)

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.395 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.406 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.398 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.013 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.007 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.418 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

- V e r i l a t i o n   R e p o r t: Verilator 5.025 devel rev v5.024-47-gce5cad17a
- Verilator: Built from 0.012 MB sources in 2 modules, into 0.010 MB in 4 C++ files needing 0.000 MB
- Verilator: Walltime 0.004 s (elab=0.000, cvt=0.001, bld=0.000); cpu 0.000 s on 1 threads; alloced 1.402 MB
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").

