// Seed: 1491323655
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
  wire id_7;
  wire id_8;
endmodule
module module_1;
  supply0 id_1 = 1'b0, id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
endmodule
module module_2;
  wire id_1;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_8, id_9 = id_8;
  module_2 modCall_1 ();
  initial id_6 = id_4;
  id_10(
      id_6
  );
  wor id_11 = (1);
endmodule
