vendor_name = ModelSim
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_To_1.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mult.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/adder.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/VHDL_twobit_Binary_Comparator.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/VHDL_Binary_Comparator.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.bsf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_div.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_pst_ftg.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altsyncram_4op.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_div_out.hex
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_2ds.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_0ds.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_9ds.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_7ds.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_add_sub.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_45k.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altbarrel_shift_oif.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altbarrel_shift_ulh.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_eca.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_e1c.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_3ca.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_rc9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_oc9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_or9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_rr9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_3ra.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_egc.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_15c.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_70b.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_kv9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_fv9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_cv9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_7ha.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_kg9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_fg9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altpriority_encoder_cg9.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_7mm.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_hvl.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_6lm.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/add_sub_lmm.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altfp_mult.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_mult_slq.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/mult_smt.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/altfp_add_sub_2nj.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_0j4.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_rk4.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_cm4.tdf
source_file = 1, C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/db/lpm_constant_1v4.tdf
design_name = Memristor_Model
instance = comp, \G[31]~output , G[31]~output, Memristor_Model, 1
instance = comp, \G[30]~output , G[30]~output, Memristor_Model, 1
instance = comp, \G[29]~output , G[29]~output, Memristor_Model, 1
instance = comp, \G[28]~output , G[28]~output, Memristor_Model, 1
instance = comp, \G[27]~output , G[27]~output, Memristor_Model, 1
instance = comp, \G[26]~output , G[26]~output, Memristor_Model, 1
instance = comp, \G[25]~output , G[25]~output, Memristor_Model, 1
instance = comp, \G[24]~output , G[24]~output, Memristor_Model, 1
instance = comp, \G[23]~output , G[23]~output, Memristor_Model, 1
instance = comp, \G[22]~output , G[22]~output, Memristor_Model, 1
instance = comp, \G[21]~output , G[21]~output, Memristor_Model, 1
instance = comp, \G[20]~output , G[20]~output, Memristor_Model, 1
instance = comp, \G[19]~output , G[19]~output, Memristor_Model, 1
instance = comp, \G[18]~output , G[18]~output, Memristor_Model, 1
instance = comp, \G[17]~output , G[17]~output, Memristor_Model, 1
instance = comp, \G[16]~output , G[16]~output, Memristor_Model, 1
instance = comp, \G[15]~output , G[15]~output, Memristor_Model, 1
instance = comp, \G[14]~output , G[14]~output, Memristor_Model, 1
instance = comp, \G[13]~output , G[13]~output, Memristor_Model, 1
instance = comp, \G[12]~output , G[12]~output, Memristor_Model, 1
instance = comp, \G[11]~output , G[11]~output, Memristor_Model, 1
instance = comp, \G[10]~output , G[10]~output, Memristor_Model, 1
instance = comp, \G[9]~output , G[9]~output, Memristor_Model, 1
instance = comp, \G[8]~output , G[8]~output, Memristor_Model, 1
instance = comp, \G[7]~output , G[7]~output, Memristor_Model, 1
instance = comp, \G[6]~output , G[6]~output, Memristor_Model, 1
instance = comp, \G[5]~output , G[5]~output, Memristor_Model, 1
instance = comp, \G[4]~output , G[4]~output, Memristor_Model, 1
instance = comp, \G[3]~output , G[3]~output, Memristor_Model, 1
instance = comp, \G[2]~output , G[2]~output, Memristor_Model, 1
instance = comp, \G[1]~output , G[1]~output, Memristor_Model, 1
instance = comp, \G[0]~output , G[0]~output, Memristor_Model, 1
instance = comp, \clock~input , clock~input, Memristor_Model, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, Memristor_Model, 1
instance = comp, \inst19|registers~100 , inst19|registers~100, Memristor_Model, 1
instance = comp, \Valid_Vbe[0]~input , Valid_Vbe[0]~input, Memristor_Model, 1
instance = comp, \Valid_Vte[1]~input , Valid_Vte[1]~input, Memristor_Model, 1
instance = comp, \Valid_Vbe[1]~input , Valid_Vbe[1]~input, Memristor_Model, 1
instance = comp, \Valid_Vte[0]~input , Valid_Vte[0]~input, Memristor_Model, 1
instance = comp, \inst19|output~0 , inst19|output~0, Memristor_Model, 1
instance = comp, \Rinit[31]~input , Rinit[31]~input, Memristor_Model, 1
instance = comp, \reset~input , reset~input, Memristor_Model, 1
instance = comp, \inst19|output~1 , inst19|output~1, Memristor_Model, 1
instance = comp, \inst19|output~2 , inst19|output~2, Memristor_Model, 1
instance = comp, \inst19|output[31]~feeder , inst19|output[31]~feeder, Memristor_Model, 1
instance = comp, \inst19|output[31] , inst19|output[31], Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_0 , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_0, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_1~feeder , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_1~feeder, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_1 , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_1, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_2~feeder , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_2~feeder, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_2 , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_2, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_3~feeder , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_3~feeder, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_3 , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_3, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_4~feeder , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_4~feeder, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_4 , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_4, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_5~feeder , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_5~feeder, Memristor_Model, 1
instance = comp, \inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_5 , inst23|auto_generated|altfp_div_pst1|sign_pipe_dffe_5, Memristor_Model, 1
instance = comp, \Vte[31]~input , Vte[31]~input, Memristor_Model, 1
instance = comp, \Vte[30]~input , Vte[30]~input, Memristor_Model, 1
instance = comp, \Vte[29]~input , Vte[29]~input, Memristor_Model, 1
instance = comp, \Vte[28]~input , Vte[28]~input, Memristor_Model, 1
instance = comp, \Vte[27]~input , Vte[27]~input, Memristor_Model, 1
instance = comp, \Vte[26]~input , Vte[26]~input, Memristor_Model, 1
instance = comp, \Vte[25]~input , Vte[25]~input, Memristor_Model, 1
instance = comp, \Vte[24]~input , Vte[24]~input, Memristor_Model, 1
instance = comp, \Vte[23]~input , Vte[23]~input, Memristor_Model, 1
instance = comp, \Vte[22]~input , Vte[22]~input, Memristor_Model, 1
instance = comp, \Vte[21]~input , Vte[21]~input, Memristor_Model, 1
instance = comp, \Vte[20]~input , Vte[20]~input, Memristor_Model, 1
instance = comp, \Vte[19]~input , Vte[19]~input, Memristor_Model, 1
instance = comp, \Vte[18]~input , Vte[18]~input, Memristor_Model, 1
instance = comp, \Vte[17]~input , Vte[17]~input, Memristor_Model, 1
instance = comp, \Vte[16]~input , Vte[16]~input, Memristor_Model, 1
instance = comp, \Vte[15]~input , Vte[15]~input, Memristor_Model, 1
instance = comp, \Vte[14]~input , Vte[14]~input, Memristor_Model, 1
instance = comp, \Vte[13]~input , Vte[13]~input, Memristor_Model, 1
instance = comp, \Vte[12]~input , Vte[12]~input, Memristor_Model, 1
instance = comp, \Vte[11]~input , Vte[11]~input, Memristor_Model, 1
instance = comp, \Vte[10]~input , Vte[10]~input, Memristor_Model, 1
instance = comp, \Vte[9]~input , Vte[9]~input, Memristor_Model, 1
instance = comp, \Vte[8]~input , Vte[8]~input, Memristor_Model, 1
instance = comp, \Vte[7]~input , Vte[7]~input, Memristor_Model, 1
instance = comp, \Vte[6]~input , Vte[6]~input, Memristor_Model, 1
instance = comp, \Vte[5]~input , Vte[5]~input, Memristor_Model, 1
instance = comp, \Vte[4]~input , Vte[4]~input, Memristor_Model, 1
instance = comp, \Vte[3]~input , Vte[3]~input, Memristor_Model, 1
instance = comp, \Vte[2]~input , Vte[2]~input, Memristor_Model, 1
instance = comp, \Vte[1]~input , Vte[1]~input, Memristor_Model, 1
instance = comp, \Vte[0]~input , Vte[0]~input, Memristor_Model, 1
instance = comp, \Vbe[31]~input , Vbe[31]~input, Memristor_Model, 1
instance = comp, \Vbe[30]~input , Vbe[30]~input, Memristor_Model, 1
instance = comp, \Vbe[29]~input , Vbe[29]~input, Memristor_Model, 1
instance = comp, \Vbe[28]~input , Vbe[28]~input, Memristor_Model, 1
instance = comp, \Vbe[27]~input , Vbe[27]~input, Memristor_Model, 1
instance = comp, \Vbe[26]~input , Vbe[26]~input, Memristor_Model, 1
instance = comp, \Vbe[25]~input , Vbe[25]~input, Memristor_Model, 1
instance = comp, \Vbe[24]~input , Vbe[24]~input, Memristor_Model, 1
instance = comp, \Vbe[23]~input , Vbe[23]~input, Memristor_Model, 1
instance = comp, \Vbe[22]~input , Vbe[22]~input, Memristor_Model, 1
instance = comp, \Vbe[21]~input , Vbe[21]~input, Memristor_Model, 1
instance = comp, \Vbe[20]~input , Vbe[20]~input, Memristor_Model, 1
instance = comp, \Vbe[19]~input , Vbe[19]~input, Memristor_Model, 1
instance = comp, \Vbe[18]~input , Vbe[18]~input, Memristor_Model, 1
instance = comp, \Vbe[17]~input , Vbe[17]~input, Memristor_Model, 1
instance = comp, \Vbe[16]~input , Vbe[16]~input, Memristor_Model, 1
instance = comp, \Vbe[15]~input , Vbe[15]~input, Memristor_Model, 1
instance = comp, \Vbe[14]~input , Vbe[14]~input, Memristor_Model, 1
instance = comp, \Vbe[13]~input , Vbe[13]~input, Memristor_Model, 1
instance = comp, \Vbe[12]~input , Vbe[12]~input, Memristor_Model, 1
instance = comp, \Vbe[11]~input , Vbe[11]~input, Memristor_Model, 1
instance = comp, \Vbe[10]~input , Vbe[10]~input, Memristor_Model, 1
instance = comp, \Vbe[9]~input , Vbe[9]~input, Memristor_Model, 1
instance = comp, \Vbe[8]~input , Vbe[8]~input, Memristor_Model, 1
instance = comp, \Vbe[7]~input , Vbe[7]~input, Memristor_Model, 1
instance = comp, \Vbe[6]~input , Vbe[6]~input, Memristor_Model, 1
instance = comp, \Vbe[5]~input , Vbe[5]~input, Memristor_Model, 1
instance = comp, \Vbe[4]~input , Vbe[4]~input, Memristor_Model, 1
instance = comp, \Vbe[3]~input , Vbe[3]~input, Memristor_Model, 1
instance = comp, \Vbe[2]~input , Vbe[2]~input, Memristor_Model, 1
instance = comp, \Vbe[1]~input , Vbe[1]~input, Memristor_Model, 1
instance = comp, \Vbe[0]~input , Vbe[0]~input, Memristor_Model, 1
instance = comp, \Rinit[0]~input , Rinit[0]~input, Memristor_Model, 1
instance = comp, \Rinit[1]~input , Rinit[1]~input, Memristor_Model, 1
instance = comp, \Rinit[2]~input , Rinit[2]~input, Memristor_Model, 1
instance = comp, \Rinit[3]~input , Rinit[3]~input, Memristor_Model, 1
instance = comp, \Rinit[4]~input , Rinit[4]~input, Memristor_Model, 1
instance = comp, \Rinit[5]~input , Rinit[5]~input, Memristor_Model, 1
instance = comp, \Rinit[6]~input , Rinit[6]~input, Memristor_Model, 1
instance = comp, \Rinit[7]~input , Rinit[7]~input, Memristor_Model, 1
instance = comp, \Rinit[8]~input , Rinit[8]~input, Memristor_Model, 1
instance = comp, \Rinit[9]~input , Rinit[9]~input, Memristor_Model, 1
instance = comp, \Rinit[10]~input , Rinit[10]~input, Memristor_Model, 1
instance = comp, \Rinit[11]~input , Rinit[11]~input, Memristor_Model, 1
instance = comp, \Rinit[12]~input , Rinit[12]~input, Memristor_Model, 1
instance = comp, \Rinit[13]~input , Rinit[13]~input, Memristor_Model, 1
instance = comp, \Rinit[14]~input , Rinit[14]~input, Memristor_Model, 1
instance = comp, \Rinit[15]~input , Rinit[15]~input, Memristor_Model, 1
instance = comp, \Rinit[16]~input , Rinit[16]~input, Memristor_Model, 1
instance = comp, \Rinit[17]~input , Rinit[17]~input, Memristor_Model, 1
instance = comp, \Rinit[18]~input , Rinit[18]~input, Memristor_Model, 1
instance = comp, \Rinit[19]~input , Rinit[19]~input, Memristor_Model, 1
instance = comp, \Rinit[20]~input , Rinit[20]~input, Memristor_Model, 1
instance = comp, \Rinit[21]~input , Rinit[21]~input, Memristor_Model, 1
instance = comp, \Rinit[22]~input , Rinit[22]~input, Memristor_Model, 1
instance = comp, \Rinit[23]~input , Rinit[23]~input, Memristor_Model, 1
instance = comp, \Rinit[24]~input , Rinit[24]~input, Memristor_Model, 1
instance = comp, \Rinit[25]~input , Rinit[25]~input, Memristor_Model, 1
instance = comp, \Rinit[26]~input , Rinit[26]~input, Memristor_Model, 1
instance = comp, \Rinit[27]~input , Rinit[27]~input, Memristor_Model, 1
instance = comp, \Rinit[28]~input , Rinit[28]~input, Memristor_Model, 1
instance = comp, \Rinit[29]~input , Rinit[29]~input, Memristor_Model, 1
instance = comp, \Rinit[30]~input , Rinit[30]~input, Memristor_Model, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
