Protel Design System Design Rule Check
PCB File : D:\FGIT\Quadcopter\Hardware\Quadcopter\quahardware.PcbDoc
Date     : 2019/1/17
Time     : 3:35:45

Processing Rule : Clearance Constraint (Gap=0.147mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Via (85.852mm,76.2mm) from Top Layer to Bottom Layer And Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer Location : [X = 85.852mm][Y = 76.2mm]
   Violation between Short-Circuit Constraint: Between Via (85.852mm,75.057mm) from Top Layer to Bottom Layer And Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer Location : [X = 85.852mm][Y = 75.057mm]
   Violation between Short-Circuit Constraint: Between Via (85.852mm,77.343mm) from Top Layer to Bottom Layer And Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer Location : [X = 85.852mm][Y = 77.343mm]
   Violation between Short-Circuit Constraint: Between Via (87.249mm,76.2mm) from Top Layer to Bottom Layer And Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer Location : [X = 87.249mm][Y = 76.2mm]
   Violation between Short-Circuit Constraint: Between Via (87.249mm,77.343mm) from Top Layer to Bottom Layer And Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer Location : [X = 87.249mm][Y = 77.343mm]
   Violation between Short-Circuit Constraint: Between Via (87.249mm,75.057mm) from Top Layer to Bottom Layer And Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer Location : [X = 87.249mm][Y = 75.057mm]
Rule Violations :6

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=2.54mm) (Preferred=1.016mm) (InNet('3.3V'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad P0-1(76.962mm,95.631mm) on Multi-Layer Actual Hole Size = 2.7mm
   Violation between Hole Size Constraint: (2.7mm > 2.54mm) Pad P0-2(71.962mm,95.631mm) on Multi-Layer Actual Hole Size = 2.7mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-5(89.087mm,74.385mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-6(89.087mm,75.655mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-7(89.087mm,76.925mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-8(89.087mm,78.195mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-4(83.887mm,74.385mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-3(83.887mm,75.655mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-2(83.887mm,76.925mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MP1584EN-0(86.487mm,76.29mm) on Top Layer And Pad MP1584EN-1(83.887mm,78.195mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (77.597mm,92.456mm) from Top Layer to Bottom Layer And Via (77.597mm,93.472mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (58.166mm,90.551mm) from Top Layer to Bottom Layer And Via (58.166mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (57.15mm,89.535mm) from Top Layer to Bottom Layer And Via (58.166mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (57.15mm,90.551mm) from Top Layer to Bottom Layer And Via (58.166mm,90.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (56.134mm,89.535mm) from Top Layer to Bottom Layer And Via (57.15mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (57.15mm,90.551mm) from Top Layer to Bottom Layer And Via (57.15mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (56.134mm,90.551mm) from Top Layer to Bottom Layer And Via (56.134mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (55.118mm,89.535mm) from Top Layer to Bottom Layer And Via (56.134mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (54.102mm,89.535mm) from Top Layer to Bottom Layer And Via (55.118mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (55.118mm,90.551mm) from Top Layer to Bottom Layer And Via (55.118mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (54.102mm,90.551mm) from Top Layer to Bottom Layer And Via (54.102mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (53.086mm,89.535mm) from Top Layer to Bottom Layer And Via (54.102mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (53.086mm,90.551mm) from Top Layer to Bottom Layer And Via (53.086mm,89.535mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (56.134mm,90.551mm) from Top Layer to Bottom Layer And Via (57.15mm,90.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (55.118mm,90.551mm) from Top Layer to Bottom Layer And Via (56.134mm,90.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (54.102mm,90.551mm) from Top Layer to Bottom Layer And Via (55.118mm,90.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (53.086mm,90.551mm) from Top Layer to Bottom Layer And Via (54.102mm,90.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
Rule Violations :25

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Arc (49.443mm,55.165mm) on Top Overlay And Pad fatmouse-1(50.257mm,55.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (83.587mm,78.99mm) on Top Overlay And Pad MP1584EN-1(83.887mm,78.195mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (78.232mm,75.565mm)(78.359mm,75.565mm) on Top Overlay And Pad C16-1(77.343mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (76.429mm,74.651mm)(76.429mm,76.479mm) on Top Overlay And Pad C16-1(77.343mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (76.429mm,74.651mm)(77.876mm,74.651mm) on Top Overlay And Pad C16-1(77.343mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (76.429mm,76.479mm)(77.876mm,76.479mm) on Top Overlay And Pad C16-1(77.343mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (78.613mm,75.565mm)(78.74mm,75.565mm) on Top Overlay And Pad C16-2(79.629mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (80.543mm,74.651mm)(80.543mm,76.479mm) on Top Overlay And Pad C16-2(79.629mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (79.096mm,74.651mm)(80.543mm,74.651mm) on Top Overlay And Pad C16-2(79.629mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (79.096mm,76.479mm)(80.543mm,76.479mm) on Top Overlay And Pad C16-2(79.629mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (76.018mm,74.485mm)(76.018mm,76.645mm) on Top Overlay And Pad R12-2(75.168mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.318mm,74.485mm)(76.018mm,74.485mm) on Top Overlay And Pad R12-2(75.168mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.318mm,76.645mm)(76.018mm,76.645mm) on Top Overlay And Pad R12-2(75.168mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (72.318mm,74.485mm)(72.318mm,76.645mm) on Top Overlay And Pad R12-1(73.168mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.318mm,74.485mm)(76.018mm,74.485mm) on Top Overlay And Pad R12-1(73.168mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.318mm,76.645mm)(76.018mm,76.645mm) on Top Overlay And Pad R12-1(73.168mm,75.565mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (65.786mm,81.788mm)(65.786mm,82.804mm) on Top Overlay And Pad L1-2(65.786mm,84.074mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (62.738mm,84.074mm)(64.516mm,84.074mm) on Top Overlay And Pad L1-2(65.786mm,84.074mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (67.056mm,84.074mm)(68.834mm,84.074mm) on Top Overlay And Pad L1-2(65.786mm,84.074mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (65.786mm,77.724mm)(65.786mm,78.74mm) on Top Overlay And Pad L1-1(65.786mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (62.738mm,76.454mm)(64.516mm,76.454mm) on Top Overlay And Pad L1-1(65.786mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Track (67.056mm,76.454mm)(68.834mm,76.454mm) on Top Overlay And Pad L1-1(65.786mm,76.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (72.111mm,49.886mm)(72.111mm,51.714mm) on Top Overlay And Pad C18-1(73.025mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (73.914mm,50.8mm)(74.041mm,50.8mm) on Top Overlay And Pad C18-1(73.025mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (72.111mm,49.886mm)(73.558mm,49.886mm) on Top Overlay And Pad C18-1(73.025mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (72.111mm,51.714mm)(73.558mm,51.714mm) on Top Overlay And Pad C18-1(73.025mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (74.295mm,50.8mm)(74.422mm,50.8mm) on Top Overlay And Pad C18-2(75.311mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (76.225mm,49.886mm)(76.225mm,51.714mm) on Top Overlay And Pad C18-2(75.311mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (74.778mm,49.886mm)(76.225mm,49.886mm) on Top Overlay And Pad C18-2(75.311mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (74.778mm,51.714mm)(76.225mm,51.714mm) on Top Overlay And Pad C18-2(75.311mm,50.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.207mm,40.068mm)(73.207mm,42.228mm) on Top Overlay And Pad R3-2(74.057mm,41.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (73.207mm,40.068mm)(76.907mm,40.068mm) on Top Overlay And Pad R3-2(74.057mm,41.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (73.207mm,42.228mm)(76.907mm,42.228mm) on Top Overlay And Pad R3-2(74.057mm,41.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (76.907mm,40.068mm)(76.907mm,42.228mm) on Top Overlay And Pad R3-1(76.057mm,41.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (73.207mm,40.068mm)(76.907mm,40.068mm) on Top Overlay And Pad R3-1(76.057mm,41.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (73.207mm,42.228mm)(76.907mm,42.228mm) on Top Overlay And Pad R3-1(76.057mm,41.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.149mm,91.343mm)(58.849mm,91.343mm) on Top Overlay And Pad 5V-3.3V-4(55.499mm,92.993mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.149mm,88.743mm)(58.849mm,88.743mm) on Top Overlay And Pad 5V-3.3V-3(57.799mm,87.093mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.149mm,88.743mm)(58.849mm,88.743mm) on Top Overlay And Pad 5V-3.3V-2(55.499mm,87.093mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.149mm,88.743mm)(58.849mm,88.743mm) on Top Overlay And Pad 5V-3.3V-1(53.199mm,87.093mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-1(50.257mm,55.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-2(50.61mm,54.705mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-3(50.964mm,54.352mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-4(51.317mm,53.998mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-5(51.671mm,53.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-6(52.024mm,53.291mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-7(52.378mm,52.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-8(52.732mm,52.584mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-9(53.085mm,52.23mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-10(53.439mm,51.877mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-11(53.792mm,51.523mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-12(54.146mm,51.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-13(54.499mm,50.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-14(54.853mm,50.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-15(55.206mm,50.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-16(55.56mm,49.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-17(55.913mm,49.402mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-18(56.267mm,49.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-19(56.621mm,48.695mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-20(56.974mm,48.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-21(57.328mm,47.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-22(57.681mm,47.634mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-23(58.035mm,47.281mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-24(58.388mm,46.927mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,46.97mm) on Top Overlay And Pad fatmouse-25(58.742mm,46.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-26(61.146mm,46.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-27(61.5mm,46.927mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-28(61.853mm,47.281mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-29(62.207mm,47.634mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-30(62.56mm,47.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-31(62.914mm,48.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-32(63.267mm,48.695mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-33(63.621mm,49.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-34(63.975mm,49.402mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-35(64.328mm,49.756mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-36(64.682mm,50.109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-37(65.035mm,50.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-38(65.389mm,50.816mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-39(65.742mm,51.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-40(66.096mm,51.523mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-41(66.449mm,51.877mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-42(66.803mm,52.23mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-43(67.156mm,52.584mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-44(67.51mm,52.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-45(67.864mm,53.291mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-46(68.217mm,53.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-47(68.571mm,53.998mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-48(68.924mm,54.352mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-49(69.278mm,54.705mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,46.97mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-50(69.631mm,55.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-51(69.631mm,57.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-52(69.278mm,57.817mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-53(68.924mm,58.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-54(68.571mm,58.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-55(68.217mm,58.877mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-56(67.864mm,59.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-57(67.51mm,59.584mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-58(67.156mm,59.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-59(66.803mm,60.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-60(66.449mm,60.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-61(66.096mm,60.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-62(65.742mm,61.352mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-63(65.389mm,61.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-64(65.035mm,62.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-65(64.682mm,62.413mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-66(64.328mm,62.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-67(63.975mm,63.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-68(63.621mm,63.473mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-69(63.267mm,63.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-70(62.914mm,64.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-71(62.56mm,64.534mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-72(62.207mm,64.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-73(61.853mm,65.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-74(61.5mm,65.595mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (59.944mm,65.552mm)(69.235mm,56.261mm) on Top Overlay And Pad fatmouse-75(61.146mm,65.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-76(58.742mm,65.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-77(58.388mm,65.595mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-78(58.035mm,65.241mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-79(57.681mm,64.888mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-80(57.328mm,64.534mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-81(56.974mm,64.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-82(56.621mm,63.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-83(56.267mm,63.473mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-84(55.913mm,63.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-85(55.56mm,62.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-86(55.206mm,62.413mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-87(54.853mm,62.059mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-88(54.499mm,61.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-89(54.146mm,61.352mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-90(53.792mm,60.999mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-91(53.439mm,60.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-92(53.085mm,60.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-93(52.732mm,59.938mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-94(52.378mm,59.584mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-95(52.024mm,59.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-96(51.671mm,58.877mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-97(51.317mm,58.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-98(50.964mm,58.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-99(50.61mm,57.817mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (50.653mm,56.261mm)(59.944mm,65.552mm) on Top Overlay And Pad fatmouse-100(50.257mm,57.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (87.474mm,51.371mm)(87.474mm,53.531mm) on Top Overlay And Pad LED0-2(88.324mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,51.371mm)(91.274mm,51.371mm) on Top Overlay And Pad LED0-2(88.324mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,53.531mm)(91.274mm,53.531mm) on Top Overlay And Pad LED0-2(88.324mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (91.274mm,51.371mm)(91.274mm,53.531mm) on Top Overlay And Pad LED0-1(90.424mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,51.371mm)(91.274mm,51.371mm) on Top Overlay And Pad LED0-1(90.424mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,53.531mm)(91.274mm,53.531mm) on Top Overlay And Pad LED0-1(90.424mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (87.474mm,57.298mm)(87.474mm,59.458mm) on Top Overlay And Pad LED2-2(88.324mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,57.298mm)(91.274mm,57.298mm) on Top Overlay And Pad LED2-2(88.324mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,59.458mm)(91.274mm,59.458mm) on Top Overlay And Pad LED2-2(88.324mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (91.274mm,57.298mm)(91.274mm,59.458mm) on Top Overlay And Pad LED2-1(90.424mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,57.298mm)(91.274mm,57.298mm) on Top Overlay And Pad LED2-1(90.424mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,59.458mm)(91.274mm,59.458mm) on Top Overlay And Pad LED2-1(90.424mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (87.474mm,54.334mm)(87.474mm,56.494mm) on Top Overlay And Pad LED1-2(88.324mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,54.334mm)(91.274mm,54.334mm) on Top Overlay And Pad LED1-2(88.324mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,56.494mm)(91.274mm,56.494mm) on Top Overlay And Pad LED1-2(88.324mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (91.274mm,54.334mm)(91.274mm,56.494mm) on Top Overlay And Pad LED1-1(90.424mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,54.334mm)(91.274mm,54.334mm) on Top Overlay And Pad LED1-1(90.424mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,56.494mm)(91.274mm,56.494mm) on Top Overlay And Pad LED1-1(90.424mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (87.474mm,60.261mm)(87.474mm,62.421mm) on Top Overlay And Pad LED3-2(88.324mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,60.261mm)(91.274mm,60.261mm) on Top Overlay And Pad LED3-2(88.324mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,62.421mm)(91.274mm,62.421mm) on Top Overlay And Pad LED3-2(88.324mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (91.274mm,60.261mm)(91.274mm,62.421mm) on Top Overlay And Pad LED3-1(90.424mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,60.261mm)(91.274mm,60.261mm) on Top Overlay And Pad LED3-1(90.424mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (87.074mm,62.421mm)(91.274mm,62.421mm) on Top Overlay And Pad LED3-1(90.424mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (95.941mm,53.531mm)(95.941mm,51.371mm) on Top Overlay And Pad R5-2(95.091mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,51.371mm)(95.941mm,51.371mm) on Top Overlay And Pad R5-2(95.091mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,53.531mm)(95.941mm,53.531mm) on Top Overlay And Pad R5-2(95.091mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (92.241mm,51.371mm)(92.241mm,53.531mm) on Top Overlay And Pad R5-1(93.091mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,51.371mm)(95.941mm,51.371mm) on Top Overlay And Pad R5-1(93.091mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,53.531mm)(95.941mm,53.531mm) on Top Overlay And Pad R5-1(93.091mm,52.451mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (95.941mm,54.334mm)(95.941mm,56.494mm) on Top Overlay And Pad R6-2(95.091mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,54.334mm)(95.941mm,54.334mm) on Top Overlay And Pad R6-2(95.091mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,56.494mm)(95.941mm,56.494mm) on Top Overlay And Pad R6-2(95.091mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (92.241mm,54.334mm)(92.241mm,56.494mm) on Top Overlay And Pad R6-1(93.091mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,54.334mm)(95.941mm,54.334mm) on Top Overlay And Pad R6-1(93.091mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,56.494mm)(95.941mm,56.494mm) on Top Overlay And Pad R6-1(93.091mm,55.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (95.941mm,57.298mm)(95.941mm,59.458mm) on Top Overlay And Pad R7-2(95.091mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,57.298mm)(95.941mm,57.298mm) on Top Overlay And Pad R7-2(95.091mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,59.458mm)(95.941mm,59.458mm) on Top Overlay And Pad R7-2(95.091mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (92.241mm,59.458mm)(92.241mm,57.298mm) on Top Overlay And Pad R7-1(93.091mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,57.298mm)(95.941mm,57.298mm) on Top Overlay And Pad R7-1(93.091mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,59.458mm)(95.941mm,59.458mm) on Top Overlay And Pad R7-1(93.091mm,58.378mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (95.941mm,62.421mm)(95.941mm,60.261mm) on Top Overlay And Pad R8-2(95.091mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,60.261mm)(95.941mm,60.261mm) on Top Overlay And Pad R8-2(95.091mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,62.421mm)(95.941mm,62.421mm) on Top Overlay And Pad R8-2(95.091mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (92.241mm,60.261mm)(92.241mm,62.421mm) on Top Overlay And Pad R8-1(93.091mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,60.261mm)(95.941mm,60.261mm) on Top Overlay And Pad R8-1(93.091mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (92.241mm,62.421mm)(95.941mm,62.421mm) on Top Overlay And Pad R8-1(93.091mm,61.341mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (82.867mm,87.508mm)(82.867mm,91.708mm) on Top Overlay And Pad Power-2(83.947mm,90.458mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (85.027mm,87.508mm)(85.027mm,91.708mm) on Top Overlay And Pad Power-2(83.947mm,90.458mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (82.867mm,91.308mm)(85.027mm,91.308mm) on Top Overlay And Pad Power-2(83.947mm,90.458mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (82.867mm,87.508mm)(82.867mm,91.708mm) on Top Overlay And Pad Power-1(83.947mm,88.358mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (85.027mm,87.508mm)(85.027mm,91.708mm) on Top Overlay And Pad Power-1(83.947mm,88.358mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (82.867mm,87.508mm)(85.027mm,87.508mm) on Top Overlay And Pad Power-1(83.947mm,88.358mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (81.026mm,89.127mm)(81.026mm,89.254mm) on Top Overlay And Pad C8-1(81.026mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (80.112mm,87.324mm)(80.112mm,88.771mm) on Top Overlay And Pad C8-1(81.026mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (81.94mm,87.324mm)(81.94mm,88.771mm) on Top Overlay And Pad C8-1(81.026mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (80.112mm,87.324mm)(81.94mm,87.324mm) on Top Overlay And Pad C8-1(81.026mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (81.026mm,89.508mm)(81.026mm,89.635mm) on Top Overlay And Pad C8-2(81.026mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (80.112mm,89.991mm)(80.112mm,91.438mm) on Top Overlay And Pad C8-2(81.026mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (81.94mm,89.991mm)(81.94mm,91.438mm) on Top Overlay And Pad C8-2(81.026mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (80.112mm,91.438mm)(81.94mm,91.438mm) on Top Overlay And Pad C8-2(81.026mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (86.868mm,81.28mm)(86.995mm,81.28mm) on Top Overlay And Pad C6-1(87.884mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (88.798mm,80.366mm)(88.798mm,82.194mm) on Top Overlay And Pad C6-1(87.884mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (87.351mm,80.366mm)(88.798mm,80.366mm) on Top Overlay And Pad C6-1(87.884mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (87.351mm,82.194mm)(88.798mm,82.194mm) on Top Overlay And Pad C6-1(87.884mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (86.487mm,81.28mm)(86.614mm,81.28mm) on Top Overlay And Pad C6-2(85.598mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (84.684mm,80.366mm)(84.684mm,82.194mm) on Top Overlay And Pad C6-2(85.598mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (84.684mm,80.366mm)(86.131mm,80.366mm) on Top Overlay And Pad C6-2(85.598mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (84.684mm,82.194mm)(86.131mm,82.194mm) on Top Overlay And Pad C6-2(85.598mm,81.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (76.644mm,87.713mm)(76.644mm,91.413mm) on Top Overlay And Pad R4-2(77.724mm,90.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (78.804mm,87.713mm)(78.804mm,91.413mm) on Top Overlay And Pad R4-2(77.724mm,90.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (76.644mm,91.413mm)(78.804mm,91.413mm) on Top Overlay And Pad R4-2(77.724mm,90.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (76.644mm,87.713mm)(76.644mm,91.413mm) on Top Overlay And Pad R4-1(77.724mm,88.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (78.804mm,87.713mm)(78.804mm,91.413mm) on Top Overlay And Pad R4-1(77.724mm,88.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (76.644mm,87.713mm)(78.804mm,87.713mm) on Top Overlay And Pad R4-1(77.724mm,88.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (93.663mm,73.842mm)(93.663mm,77.542mm) on Top Overlay And Pad R11-2(92.583mm,76.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (91.503mm,77.542mm)(93.663mm,77.542mm) on Top Overlay And Pad R11-2(92.583mm,76.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (91.503mm,73.842mm)(91.503mm,77.542mm) on Top Overlay And Pad R11-2(92.583mm,76.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (93.663mm,73.842mm)(93.663mm,77.542mm) on Top Overlay And Pad R11-1(92.583mm,74.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (91.503mm,73.842mm)(93.663mm,73.842mm) on Top Overlay And Pad R11-1(92.583mm,74.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (91.503mm,73.842mm)(91.503mm,77.542mm) on Top Overlay And Pad R11-1(92.583mm,74.692mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (76.002mm,71.437mm)(76.002mm,73.597mm) on Top Overlay And Pad R9-2(75.152mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.302mm,71.437mm)(76.002mm,71.437mm) on Top Overlay And Pad R9-2(75.152mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.302mm,73.597mm)(76.002mm,73.597mm) on Top Overlay And Pad R9-2(75.152mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (72.302mm,71.437mm)(72.302mm,73.597mm) on Top Overlay And Pad R9-1(73.152mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.302mm,71.437mm)(76.002mm,71.437mm) on Top Overlay And Pad R9-1(73.152mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (72.302mm,73.597mm)(76.002mm,73.597mm) on Top Overlay And Pad R9-1(73.152mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (80.463mm,71.437mm)(80.463mm,73.597mm) on Top Overlay And Pad R10-2(79.613mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (76.763mm,71.437mm)(80.463mm,71.437mm) on Top Overlay And Pad R10-2(79.613mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (76.763mm,73.597mm)(80.463mm,73.597mm) on Top Overlay And Pad R10-2(79.613mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (76.763mm,71.437mm)(76.763mm,73.597mm) on Top Overlay And Pad R10-1(77.613mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (76.763mm,71.437mm)(80.463mm,71.437mm) on Top Overlay And Pad R10-1(77.613mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (76.763mm,73.597mm)(80.463mm,73.597mm) on Top Overlay And Pad R10-1(77.613mm,72.517mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (63.754mm,70.866mm)(63.881mm,70.866mm) on Top Overlay And Pad C17-1(64.77mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.684mm,69.952mm)(65.684mm,71.78mm) on Top Overlay And Pad C17-1(64.77mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (64.237mm,69.952mm)(65.684mm,69.952mm) on Top Overlay And Pad C17-1(64.77mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (64.237mm,71.78mm)(65.684mm,71.78mm) on Top Overlay And Pad C17-1(64.77mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (63.373mm,70.866mm)(63.5mm,70.866mm) on Top Overlay And Pad C17-2(62.484mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (61.57mm,69.952mm)(61.57mm,71.78mm) on Top Overlay And Pad C17-2(62.484mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (61.57mm,69.952mm)(63.017mm,69.952mm) on Top Overlay And Pad C17-2(62.484mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (61.57mm,71.78mm)(63.017mm,71.78mm) on Top Overlay And Pad C17-2(62.484mm,70.866mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.636mm,81.02mm)(70.986mm,81.02mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.636mm,81.82mm)(70.986mm,81.82mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.636mm,81.62mm)(70.986mm,81.62mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.636mm,81.42mm)(70.986mm,81.42mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,81.02mm)(73.636mm,81.02mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,81.82mm)(73.636mm,81.82mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,81.62mm)(73.636mm,81.62mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,81.42mm)(73.636mm,81.42mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.986mm,81.02mm)(70.986mm,81.82mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.636mm,81.22mm)(70.986mm,81.22mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,81.02mm)(73.286mm,81.82mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,81.22mm)(73.636mm,81.22mm) on Top Overlay And Pad D1-2(72.136mm,81.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.636mm,86.62mm)(70.986mm,86.62mm) on Top Overlay And Pad D1-1(72.136mm,85.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (73.286mm,86.62mm)(73.636mm,86.62mm) on Top Overlay And Pad D1-1(72.136mm,85.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (43.815mm,89.508mm)(43.815mm,89.635mm) on Top Overlay And Pad C13-1(43.815mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (42.901mm,89.991mm)(42.901mm,91.438mm) on Top Overlay And Pad C13-1(43.815mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (42.901mm,91.438mm)(44.729mm,91.438mm) on Top Overlay And Pad C13-1(43.815mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (44.729mm,89.991mm)(44.729mm,91.438mm) on Top Overlay And Pad C13-1(43.815mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (43.815mm,89.127mm)(43.815mm,89.254mm) on Top Overlay And Pad C13-2(43.815mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (42.901mm,87.324mm)(42.901mm,88.771mm) on Top Overlay And Pad C13-2(43.815mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (44.729mm,87.324mm)(44.729mm,88.771mm) on Top Overlay And Pad C13-2(43.815mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (42.901mm,87.324mm)(44.729mm,87.324mm) on Top Overlay And Pad C13-2(43.815mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.355mm,89.508mm)(46.355mm,89.635mm) on Top Overlay And Pad C12-1(46.355mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.441mm,89.991mm)(45.441mm,91.438mm) on Top Overlay And Pad C12-1(46.355mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (47.269mm,89.991mm)(47.269mm,91.438mm) on Top Overlay And Pad C12-1(46.355mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.441mm,91.438mm)(47.269mm,91.438mm) on Top Overlay And Pad C12-1(46.355mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.355mm,89.127mm)(46.355mm,89.254mm) on Top Overlay And Pad C12-2(46.355mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.441mm,87.324mm)(45.441mm,88.771mm) on Top Overlay And Pad C12-2(46.355mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (47.269mm,87.324mm)(47.269mm,88.771mm) on Top Overlay And Pad C12-2(46.355mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.441mm,87.324mm)(47.269mm,87.324mm) on Top Overlay And Pad C12-2(46.355mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (47.879mm,86.36mm)(48.209mm,86.03mm) on Top Overlay And Pad C10-1(48.895mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (49.581mm,86.03mm)(49.911mm,86.36mm) on Top Overlay And Pad C10-1(48.895mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (47.879mm,86.36mm)(47.879mm,88.011mm) on Top Overlay And Pad C10-1(48.895mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (49.911mm,86.36mm)(49.911mm,88.011mm) on Top Overlay And Pad C10-1(48.895mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (47.879mm,89.662mm)(47.879mm,91.44mm) on Top Overlay And Pad C10-2(48.895mm,90.473mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (49.911mm,89.662mm)(49.911mm,91.44mm) on Top Overlay And Pad C10-2(48.895mm,90.473mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (62.535mm,86.03mm)(62.865mm,86.36mm) on Top Overlay And Pad C9-1(61.849mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (60.833mm,86.36mm)(60.833mm,88.011mm) on Top Overlay And Pad C9-1(61.849mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (62.865mm,86.36mm)(62.865mm,88.011mm) on Top Overlay And Pad C9-1(61.849mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Track (60.833mm,86.36mm)(61.163mm,86.03mm) on Top Overlay And Pad C9-1(61.849mm,87.073mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (60.833mm,89.662mm)(60.833mm,91.44mm) on Top Overlay And Pad C9-2(61.849mm,90.473mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (62.865mm,89.662mm)(62.865mm,91.44mm) on Top Overlay And Pad C9-2(61.849mm,90.473mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (64.262mm,89.508mm)(64.262mm,89.635mm) on Top Overlay And Pad C11-1(64.262mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (63.348mm,89.991mm)(63.348mm,91.438mm) on Top Overlay And Pad C11-1(64.262mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.176mm,89.991mm)(65.176mm,91.438mm) on Top Overlay And Pad C11-1(64.262mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (63.348mm,91.438mm)(65.176mm,91.438mm) on Top Overlay And Pad C11-1(64.262mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (64.262mm,89.127mm)(64.262mm,89.254mm) on Top Overlay And Pad C11-2(64.262mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (63.348mm,87.324mm)(63.348mm,88.771mm) on Top Overlay And Pad C11-2(64.262mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.176mm,87.324mm)(65.176mm,88.771mm) on Top Overlay And Pad C11-2(64.262mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (63.348mm,87.324mm)(65.176mm,87.324mm) on Top Overlay And Pad C11-2(64.262mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (53.853mm,77.152mm)(53.853mm,79.312mm) on Top Overlay And Pad 5V-2(54.703mm,78.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (53.453mm,79.312mm)(57.653mm,79.312mm) on Top Overlay And Pad 5V-2(54.703mm,78.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (53.453mm,77.152mm)(57.653mm,77.152mm) on Top Overlay And Pad 5V-2(54.703mm,78.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (57.653mm,77.152mm)(57.653mm,79.312mm) on Top Overlay And Pad 5V-1(56.803mm,78.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (53.453mm,79.312mm)(57.653mm,79.312mm) on Top Overlay And Pad 5V-1(56.803mm,78.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (53.453mm,77.152mm)(57.653mm,77.152mm) on Top Overlay And Pad 5V-1(56.803mm,78.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (66.675mm,89.127mm)(66.675mm,89.254mm) on Top Overlay And Pad C15-1(66.675mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.761mm,87.324mm)(65.761mm,88.771mm) on Top Overlay And Pad C15-1(66.675mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (67.589mm,87.324mm)(67.589mm,88.771mm) on Top Overlay And Pad C15-1(66.675mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.761mm,87.324mm)(67.589mm,87.324mm) on Top Overlay And Pad C15-1(66.675mm,88.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (66.675mm,89.508mm)(66.675mm,89.635mm) on Top Overlay And Pad C15-2(66.675mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.761mm,89.991mm)(65.761mm,91.438mm) on Top Overlay And Pad C15-2(66.675mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (67.589mm,89.991mm)(67.589mm,91.438mm) on Top Overlay And Pad C15-2(66.675mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (65.761mm,91.438mm)(67.589mm,91.438mm) on Top Overlay And Pad C15-2(66.675mm,90.524mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (33.909mm,55.118mm)(34.036mm,55.118mm) on Top Overlay And Pad C3-1(33.02mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (32.106mm,54.204mm)(32.106mm,56.032mm) on Top Overlay And Pad C3-1(33.02mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (32.106mm,54.204mm)(33.553mm,54.204mm) on Top Overlay And Pad C3-1(33.02mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (32.106mm,56.032mm)(33.553mm,56.032mm) on Top Overlay And Pad C3-1(33.02mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (34.29mm,55.118mm)(34.417mm,55.118mm) on Top Overlay And Pad C3-2(35.306mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (34.773mm,54.204mm)(36.22mm,54.204mm) on Top Overlay And Pad C3-2(35.306mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (34.773mm,56.032mm)(36.22mm,56.032mm) on Top Overlay And Pad C3-2(35.306mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (36.22mm,54.204mm)(36.22mm,56.032mm) on Top Overlay And Pad C3-2(35.306mm,55.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (33.909mm,57.785mm)(34.036mm,57.785mm) on Top Overlay And Pad C1-1(33.02mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (32.106mm,56.871mm)(32.106mm,58.699mm) on Top Overlay And Pad C1-1(33.02mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (32.106mm,58.699mm)(33.553mm,58.699mm) on Top Overlay And Pad C1-1(33.02mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (32.106mm,56.871mm)(33.553mm,56.871mm) on Top Overlay And Pad C1-1(33.02mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (34.29mm,57.785mm)(34.417mm,57.785mm) on Top Overlay And Pad C1-2(35.306mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (34.773mm,58.699mm)(36.22mm,58.699mm) on Top Overlay And Pad C1-2(35.306mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (34.773mm,56.871mm)(36.22mm,56.871mm) on Top Overlay And Pad C1-2(35.306mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (36.22mm,56.871mm)(36.22mm,58.699mm) on Top Overlay And Pad C1-2(35.306mm,57.785mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.243mm,84.709mm)(39.37mm,84.709mm) on Top Overlay And Pad C2-1(40.259mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (41.173mm,83.795mm)(41.173mm,85.623mm) on Top Overlay And Pad C2-1(40.259mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,83.795mm)(41.173mm,83.795mm) on Top Overlay And Pad C2-1(40.259mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,85.623mm)(41.173mm,85.623mm) on Top Overlay And Pad C2-1(40.259mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (38.862mm,84.709mm)(38.989mm,84.709mm) on Top Overlay And Pad C2-2(37.973mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,83.795mm)(37.059mm,85.623mm) on Top Overlay And Pad C2-2(37.973mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,83.795mm)(38.506mm,83.795mm) on Top Overlay And Pad C2-2(37.973mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,85.623mm)(38.506mm,85.623mm) on Top Overlay And Pad C2-2(37.973mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.243mm,82.296mm)(39.37mm,82.296mm) on Top Overlay And Pad C4-1(40.259mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (41.173mm,81.382mm)(41.173mm,83.21mm) on Top Overlay And Pad C4-1(40.259mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,81.382mm)(41.173mm,81.382mm) on Top Overlay And Pad C4-1(40.259mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,83.21mm)(41.173mm,83.21mm) on Top Overlay And Pad C4-1(40.259mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (38.862mm,82.296mm)(38.989mm,82.296mm) on Top Overlay And Pad C4-2(37.973mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,81.382mm)(37.059mm,83.21mm) on Top Overlay And Pad C4-2(37.973mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,81.382mm)(38.506mm,81.382mm) on Top Overlay And Pad C4-2(37.973mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,83.21mm)(38.506mm,83.21mm) on Top Overlay And Pad C4-2(37.973mm,82.296mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.243mm,79.629mm)(39.37mm,79.629mm) on Top Overlay And Pad C5-1(40.259mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (41.173mm,78.715mm)(41.173mm,80.543mm) on Top Overlay And Pad C5-1(40.259mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,78.715mm)(41.173mm,78.715mm) on Top Overlay And Pad C5-1(40.259mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,80.543mm)(41.173mm,80.543mm) on Top Overlay And Pad C5-1(40.259mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (38.862mm,79.629mm)(38.989mm,79.629mm) on Top Overlay And Pad C5-2(37.973mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,78.715mm)(37.059mm,80.543mm) on Top Overlay And Pad C5-2(37.973mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,78.715mm)(38.506mm,78.715mm) on Top Overlay And Pad C5-2(37.973mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,80.543mm)(38.506mm,80.543mm) on Top Overlay And Pad C5-2(37.973mm,79.629mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.243mm,77.089mm)(39.37mm,77.089mm) on Top Overlay And Pad C7-1(40.259mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (41.173mm,76.175mm)(41.173mm,78.003mm) on Top Overlay And Pad C7-1(40.259mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,76.175mm)(41.173mm,76.175mm) on Top Overlay And Pad C7-1(40.259mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (39.726mm,78.003mm)(41.173mm,78.003mm) on Top Overlay And Pad C7-1(40.259mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (38.862mm,77.089mm)(38.989mm,77.089mm) on Top Overlay And Pad C7-2(37.973mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,76.175mm)(37.059mm,78.003mm) on Top Overlay And Pad C7-2(37.973mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,76.175mm)(38.506mm,76.175mm) on Top Overlay And Pad C7-2(37.973mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (37.059mm,78.003mm)(38.506mm,78.003mm) on Top Overlay And Pad C7-2(37.973mm,77.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (44.069mm,44.64mm)(44.069mm,46.8mm) on Top Overlay And Pad R1-2(44.919mm,45.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (44.069mm,46.8mm)(47.769mm,46.8mm) on Top Overlay And Pad R1-2(44.919mm,45.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (44.069mm,44.64mm)(47.769mm,44.64mm) on Top Overlay And Pad R1-2(44.919mm,45.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (47.769mm,44.64mm)(47.769mm,46.8mm) on Top Overlay And Pad R1-1(46.919mm,45.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (44.069mm,46.8mm)(47.769mm,46.8mm) on Top Overlay And Pad R1-1(46.919mm,45.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (44.069mm,44.64mm)(47.769mm,44.64mm) on Top Overlay And Pad R1-1(46.919mm,45.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.847mm,42.926mm)(45.974mm,42.926mm) on Top Overlay And Pad C14-1(44.958mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (44.044mm,42.012mm)(44.044mm,43.84mm) on Top Overlay And Pad C14-1(44.958mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (44.044mm,42.012mm)(45.491mm,42.012mm) on Top Overlay And Pad C14-1(44.958mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (44.044mm,43.84mm)(45.491mm,43.84mm) on Top Overlay And Pad C14-1(44.958mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.228mm,42.926mm)(46.355mm,42.926mm) on Top Overlay And Pad C14-2(47.244mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (48.158mm,42.012mm)(48.158mm,43.84mm) on Top Overlay And Pad C14-2(47.244mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.711mm,42.012mm)(48.158mm,42.012mm) on Top Overlay And Pad C14-2(47.244mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.711mm,43.84mm)(48.158mm,43.84mm) on Top Overlay And Pad C14-2(47.244mm,42.926mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.822mm,53.315mm)(45.822mm,54.762mm) on Top Overlay And Pad C19-1(46.736mm,54.229mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (47.65mm,53.315mm)(47.65mm,54.762mm) on Top Overlay And Pad C19-1(46.736mm,54.229mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.822mm,53.315mm)(47.65mm,53.315mm) on Top Overlay And Pad C19-1(46.736mm,54.229mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.736mm,55.118mm)(46.736mm,55.245mm) on Top Overlay And Pad C19-1(46.736mm,54.229mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.822mm,55.982mm)(45.822mm,57.429mm) on Top Overlay And Pad C19-2(46.736mm,56.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (47.65mm,55.982mm)(47.65mm,57.429mm) on Top Overlay And Pad C19-2(46.736mm,56.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (46.736mm,55.499mm)(46.736mm,55.626mm) on Top Overlay And Pad C19-2(46.736mm,56.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (45.822mm,57.429mm)(47.65mm,57.429mm) on Top Overlay And Pad C19-2(46.736mm,56.515mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (37.012mm,65.976mm)(40.712mm,65.976mm) on Top Overlay And Pad R2-2(39.862mm,67.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (37.012mm,68.136mm)(40.712mm,68.136mm) on Top Overlay And Pad R2-2(39.862mm,67.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (40.712mm,65.976mm)(40.712mm,68.136mm) on Top Overlay And Pad R2-2(39.862mm,67.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (37.012mm,65.976mm)(37.012mm,68.136mm) on Top Overlay And Pad R2-1(37.862mm,67.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (37.012mm,65.976mm)(40.712mm,65.976mm) on Top Overlay And Pad R2-1(37.862mm,67.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Track (37.012mm,68.136mm)(40.712mm,68.136mm) on Top Overlay And Pad R2-1(37.862mm,67.056mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (53.188mm,34.646mm)(53.188mm,36.093mm) on Top Overlay And Pad C20-1(54.102mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (55.016mm,34.646mm)(55.016mm,36.093mm) on Top Overlay And Pad C20-1(54.102mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (54.102mm,36.449mm)(54.102mm,36.576mm) on Top Overlay And Pad C20-1(54.102mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (53.188mm,34.646mm)(55.016mm,34.646mm) on Top Overlay And Pad C20-1(54.102mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (54.102mm,36.83mm)(54.102mm,36.957mm) on Top Overlay And Pad C20-2(54.102mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (53.188mm,37.313mm)(53.188mm,38.76mm) on Top Overlay And Pad C20-2(54.102mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (55.016mm,37.313mm)(55.016mm,38.76mm) on Top Overlay And Pad C20-2(54.102mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (53.188mm,38.76mm)(55.016mm,38.76mm) on Top Overlay And Pad C20-2(54.102mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (56.236mm,34.646mm)(56.236mm,36.093mm) on Top Overlay And Pad C21-1(57.15mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (58.064mm,34.646mm)(58.064mm,36.093mm) on Top Overlay And Pad C21-1(57.15mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (57.15mm,36.449mm)(57.15mm,36.576mm) on Top Overlay And Pad C21-1(57.15mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (56.236mm,34.646mm)(58.064mm,34.646mm) on Top Overlay And Pad C21-1(57.15mm,35.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (57.15mm,36.83mm)(57.15mm,36.957mm) on Top Overlay And Pad C21-2(57.15mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (56.236mm,37.313mm)(56.236mm,38.76mm) on Top Overlay And Pad C21-2(57.15mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (58.064mm,37.313mm)(58.064mm,38.76mm) on Top Overlay And Pad C21-2(57.15mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Track (56.236mm,38.76mm)(58.064mm,38.76mm) on Top Overlay And Pad C21-2(57.15mm,37.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (99.822mm,66.421mm)(99.822mm,76.581mm) on Top Overlay And Pad BLUE-1(101.092mm,67.691mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (102.362mm,66.421mm)(102.362mm,76.581mm) on Top Overlay And Pad BLUE-1(101.092mm,67.691mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (99.822mm,66.421mm)(99.822mm,76.581mm) on Top Overlay And Pad BLUE-2(101.092mm,70.231mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (102.362mm,66.421mm)(102.362mm,76.581mm) on Top Overlay And Pad BLUE-2(101.092mm,70.231mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (99.822mm,68.961mm)(102.362mm,68.961mm) on Top Overlay And Pad BLUE-2(101.092mm,70.231mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (99.822mm,66.421mm)(99.822mm,76.581mm) on Top Overlay And Pad BLUE-3(101.092mm,72.771mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (102.362mm,66.421mm)(102.362mm,76.581mm) on Top Overlay And Pad BLUE-3(101.092mm,72.771mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (99.822mm,66.421mm)(99.822mm,76.581mm) on Top Overlay And Pad BLUE-4(101.092mm,75.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (102.362mm,66.421mm)(102.362mm,76.581mm) on Top Overlay And Pad BLUE-4(101.092mm,75.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (99.822mm,76.581mm)(102.362mm,76.581mm) on Top Overlay And Pad BLUE-4(101.092mm,75.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,67.564mm)(89.916mm,67.564mm) on Top Overlay And Pad SWD-1(81.026mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,70.104mm)(89.916mm,70.104mm) on Top Overlay And Pad SWD-1(81.026mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (82.296mm,67.564mm)(82.296mm,70.104mm) on Top Overlay And Pad SWD-2(83.566mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,67.564mm)(89.916mm,67.564mm) on Top Overlay And Pad SWD-2(83.566mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,70.104mm)(89.916mm,70.104mm) on Top Overlay And Pad SWD-2(83.566mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,67.564mm)(89.916mm,67.564mm) on Top Overlay And Pad SWD-3(86.106mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,70.104mm)(89.916mm,70.104mm) on Top Overlay And Pad SWD-3(86.106mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (89.916mm,67.564mm)(89.916mm,70.104mm) on Top Overlay And Pad SWD-4(88.646mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,67.564mm)(89.916mm,67.564mm) on Top Overlay And Pad SWD-4(88.646mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (79.756mm,70.104mm)(89.916mm,70.104mm) on Top Overlay And Pad SWD-4(88.646mm,68.834mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
Rule Violations :418

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R12" (76.2mm,78.105mm) on Top Overlay And Track (72.318mm,76.645mm)(76.018mm,76.645mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R12" (76.2mm,78.105mm) on Top Overlay And Track (76.018mm,74.485mm)(76.018mm,76.645mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "GND" (29.972mm,50.292mm) on Top Overlay And Track (29.591mm,41.91mm)(29.591mm,54.61mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "7" (68.326mm,30.861mm) on Top Overlay And Track (68.58mm,26.543mm)(68.58mm,31.623mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "8" (68.326mm,28.321mm) on Top Overlay And Track (68.58mm,26.543mm)(68.58mm,31.623mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "C8" (80.518mm,86.868mm) on Top Overlay And Track (80.112mm,87.324mm)(81.94mm,87.324mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "R9" (70.231mm,72.009mm) on Top Overlay And Track (72.302mm,71.437mm)(72.302mm,73.597mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R10" (80.899mm,72.009mm) on Top Overlay And Track (80.463mm,71.437mm)(80.463mm,73.597mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "+" (50.165mm,86.233mm) on Top Overlay And Track (49.911mm,86.36mm)(49.911mm,88.011mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "+" (59.309mm,87.503mm) on Top Overlay And Track (60.833mm,86.36mm)(60.833mm,88.011mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "C20" (53.594mm,34.193mm) on Top Overlay And Track (53.188mm,34.646mm)(55.016mm,34.646mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "C21" (56.642mm,34.193mm) on Top Overlay And Track (56.236mm,34.646mm)(58.064mm,34.646mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 463
Time Elapsed        : 00:00:03