// Seed: 350373037
module module_0 #(
    parameter id_12 = 32'd23
) (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5,
    input wor id_6,
    input wand id_7,
    output supply0 id_8
);
  logic [7:0] id_10;
  assign id_10[""==-1] = 1;
  logic [-1 'b0 : -1 'd0] id_11;
  logic _id_12;
  assign id_11[id_12] = id_10;
  wire id_13;
  always @(posedge id_1) $clog2(22);
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output tri0 id_2,
    output tri id_3,
    output wand id_4,
    output wor id_5,
    output supply0 id_6
);
  logic [1  &  -1 : 1] id_8;
  ;
  uwire id_9 = -1 - 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_5,
      id_3,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
