# basic_dds

Work in progress : basic Direct digital synthesis module in Verilog

The idea is to send this module to TinyTapeout..
