# FPGA Wordle Game# FPGA Wordle Game



A hardware implementation of the popular Wordle word-guessing game using dual Spartan-6 FPGA boards with VGA display output and PS/2 keyboard input.à¹‚à¸›à¸£à¹€à¸ˆà¸à¸•à¹Œà¹€à¸à¸¡ Wordle à¸šà¸™ FPGA 2 à¸šà¸­à¸£à¹Œà¸” à¹ƒà¸Šà¹‰ VHDL à¹à¸¥à¸° Xilinx ISE



## ğŸ¯ Project Overview## à¸ªà¸–à¸²à¸›à¸±à¸•à¸¢à¸à¸£à¸£à¸¡



This project implements a fully functional Wordle game on FPGA hardware, featuring:### FPGA Board #1: Game Logic

- **Dual-FPGA architecture**: Separate boards for game logic and display/input- à¸•à¸£à¸§à¸ˆà¸ªà¸­à¸šà¸„à¸³à¸—à¸²à¸¢ (Word Comparator)

- **VGA output**: 640Ã—480 @ 60Hz with 3-bit RGB color (8 colors)- à¹€à¸à¹‡à¸šà¸„à¸³à¸•à¸­à¸š (Word ROM)

- **PS/2 keyboard input**: Type guesses using a standard keyboard- à¸ˆà¸±à¸”à¸à¸²à¸£à¸ªà¸–à¸²à¸™à¸°à¹€à¸à¸¡ (FSM)

- **Serial communication**: Game state transferred between FPGAs at 115200 baud- Serial Communication Transmitter

- **On-board word database**: 40 five-letter words stored in ROM

**à¹„à¸Ÿà¸¥à¹Œà¸«à¸¥à¸±à¸:**

## ğŸ› ï¸ Hardware Requirements- `fpga1_logic/fpga1_top_serial.vhd` - Top-level entity

- `fpga1_logic/word_comparator_20mhz.vhd` - à¹€à¸›à¸£à¸µà¸¢à¸šà¹€à¸—à¸µà¸¢à¸šà¸„à¸³

### Required Components- `fpga1_logic/word_rom_20mhz.vhd` - à¹€à¸à¹‡à¸šà¸„à¸³à¸•à¸­à¸š 16 à¸„à¸³

- **2Ã— Surveyor SV6 boards** (Spartan-6 XC6SLX9 FPGA)- `fpga1_logic/fpga1_constraints_final.ucf` - Pin constraints

- **VGA monitor** (supports 640Ã—480 @ 60Hz)

- **PS/2 keyboard**### FPGA Board #2: Display & Input

- **VGA cable** (connected to FPGA2)- VGA Display (3-bit RGB, 8 à¸ªà¸µ)

- **PS/2 cable or adapter** (connected to FPGA2)- PS/2 Keyboard Input

- **Serial cable** (connects FPGA1 â†” FPGA2)- Display Renderer

- **USB cables** for programming both FPGAs- Serial Communication Receiver



### Board Specifications**à¹„à¸Ÿà¸¥à¹Œà¸«à¸¥à¸±à¸:**

- **FPGA**: Spartan-6 XC6SLX9-2TQG144- `fpga2_vga/fpga2_top_3bit_rgb_Version2.vhd` - Top-level entity

- **Clock**: 20 MHz on-board oscillator- `fpga2_vga/display_renderer_3bit_rgb_Version2.vhd` - à¹à¸ªà¸”à¸‡à¸œà¸¥à¸•à¸²à¸£à¸²à¸‡

- **I/O**: Standard 2.54mm headers- `fpga2_vga/vga_controller_20mhz.vhd` - VGA timing

- **Programming**: USB JTAG interface- `fpga2_vga/ps2_keyboard_20mhz.vhd` - Keyboard input

- `fpga2_vga/char_rom.vhd` - Character ROM

## ğŸ—ï¸ System Architecture- `fpga2_vga/fpga2_constraints_3bit_rgb_Version2.ucf` - Pin constraints



```### Serial Communication

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”- **FPGA2 â†’ FPGA1**: à¸ªà¹ˆà¸‡à¸„à¸³à¸—à¸²à¸¢ (40 bits = 5 letters)

â”‚                     FPGA WORDLE SYSTEM                  â”‚- **FPGA1 â†’ FPGA2**: à¸ªà¹ˆà¸‡à¸œà¸¥à¸¥à¸±à¸à¸˜à¹Œ (15 bits = 5Ã—3 bits à¸ªà¸µ)

â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

**à¹„à¸Ÿà¸¥à¹Œà¸—à¸µà¹ˆà¹ƒà¸Šà¹‰à¸£à¹ˆà¸§à¸¡à¸à¸±à¸™:**

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         Serial          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”- `serial_receiver.vhd` - à¸£à¸±à¸šà¸‚à¹‰à¸­à¸¡à¸¹à¸¥ serial

    â”‚     FPGA 1       â”‚â—„â”€â”€â”€â”€â”€â”€115200 baudâ”€â”€â”€â”€â”€â”€â–ºâ”‚     FPGA 2       â”‚- `serial_transmitter.vhd` - à¸ªà¹ˆà¸‡à¸‚à¹‰à¸­à¸¡à¸¹à¸¥ serial

    â”‚   Game Logic     â”‚                         â”‚  Display/Input   â”‚- `serial_communication_tb.vhd` - Testbench

    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

            â”‚                                              â”‚## à¸ªà¸µ (3-bit RGB)

            â”‚                                              â”œâ”€â–º VGA Monitor- ğŸŸ© **à¹€à¸‚à¸µà¸¢à¸§ (010)**: à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡à¹à¸¥à¸°à¸•à¸³à¹à¸«à¸™à¹ˆà¸‡à¸–à¸¹à¸

            â”‚                                              â”‚   (640Ã—480@60Hz)- ğŸŸ¨ **à¹€à¸«à¸¥à¸·à¸­à¸‡ (110)**: à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡à¹à¸•à¹ˆà¸•à¸³à¹à¸«à¸™à¹ˆà¸‡à¸œà¸´à¸”

            â”œâ”€â–º Word ROM (40 words)                       â”‚- ğŸŸ£ **à¸¡à¹ˆà¸§à¸‡ (101)**: à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£à¹„à¸¡à¹ˆà¸¡à¸µà¹ƒà¸™à¸„à¸³à¸•à¸­à¸š (à¹à¸—à¸™à¸ªà¸µà¹€à¸—à¸²)

            â”œâ”€â–º Word Comparator                           â””â”€â–º PS/2 Keyboard- âšª **à¸‚à¸²à¸§ (111)**: à¸‚à¸­à¸šà¹à¸¥à¸°à¸•à¸±à¸§à¸­à¸±à¸à¸©à¸£

            â””â”€â–º Serial Transmitter                             (A-Z input)- âš« **à¸”à¸³ (000)**: à¸à¸·à¹‰à¸™à¸«à¸¥à¸±à¸‡



Clock: 20 MHz (input) â†’ DCM â†’ 50 MHz â†’ 25 MHz (VGA pixel clock)## Clock

```- à¸—à¸±à¹‰à¸‡ 2 FPGA à¹ƒà¸Šà¹‰ Clock 20 MHz

- Serial Clock: 2.5 MHz (à¸ªà¸³à¸«à¸£à¸±à¸šà¸à¸²à¸£à¸ªà¸·à¹ˆà¸­à¸ªà¸²à¸£)

### FPGA 1: Game Logic Board- VGA Pixel Clock: 10 MHz (divider à¸ˆà¸²à¸ 20 MHz)

- **Purpose**: Manages game state and word checking

- **Components**:## à¸à¸²à¸£à¹ƒà¸Šà¹‰à¸‡à¸²à¸™

  - `word_rom_20mhz.vhd`: 40-word database1. à¹€à¸›à¸´à¸”à¹‚à¸›à¸£à¹€à¸ˆà¸à¸•à¹Œà¸”à¹‰à¸§à¸¢ Xilinx ISE

  - `word_comparator_20mhz.vhd`: Checks guesses and assigns colors2. Synthesize à¹à¸•à¹ˆà¸¥à¸° FPGA à¹à¸¢à¸à¸à¸±à¸™

  - `serial_transmitter.vhd`: Sends results to FPGA23. Program à¸¥à¸‡ FPGA board

- **Top-level**: `fpga1_top_serial.vhd`4. à¹€à¸Šà¸·à¹ˆà¸­à¸¡à¸•à¹ˆà¸­à¸ªà¸²à¸¢ serial à¸£à¸°à¸«à¸§à¹ˆà¸²à¸‡ 2 à¸šà¸­à¸£à¹Œà¸”

- **Constraints**: `fpga1_constraints_final.ucf`5. à¹€à¸¥à¹ˆà¸™à¹€à¸à¸¡ Wordle!



### FPGA 2: Display/Input Board## à¸à¸²à¸£à¸à¸±à¸’à¸™à¸²

- **Purpose**: Handles VGA output and keyboard input- **à¸ à¸²à¸©à¸²**: VHDL

- **Components**:- **à¹€à¸„à¸£à¸·à¹ˆà¸­à¸‡à¸¡à¸·à¸­**: Xilinx ISE

  - `clock_generator.vhd`: DCM-based 25 MHz pixel clock generator- **FPGA**: Spartan-3E à¸«à¸£à¸·à¸­ Spartan-6

  - `vga_controller_20mhz.vhd`: VGA timing (H-sync, V-sync)

  - `display_renderer_3bit_rgb_Version2.vhd`: Renders 6Ã—5 game grid## License

  - `char_rom.vhd`: 8Ã—8 pixel font for A-Z charactersMIT License

  - `ps2_keyboard_20mhz.vhd`: Keyboard input handler
  - `serial_receiver.vhd`: Receives game state from FPGA1
- **Top-level**: `fpga2_top_3bit_rgb_Version2.vhd`
- **Constraints**: `fpga2_constraints_3bit_rgb_Version2.ucf`
- **Standalone test**: `fpga2_standalone_working.vhd` (VGA + keyboard only)

## ğŸ“ Project Structure

```
wordle/
â”œâ”€â”€ README.md                          # This file
â”œâ”€â”€ ARCHITECTURE.md                    # Detailed system architecture
â”œâ”€â”€ DEVELOPMENT_NOTES.md               # Development history and troubleshooting
â”œâ”€â”€ .github/
â”‚   â””â”€â”€ copilot-instructions.md        # AI assistant guidelines
â”œâ”€â”€ .gitignore                         # Xilinx ISE build artifacts
â”‚
â”œâ”€â”€ fpga1_logic/                       # FPGA 1: Game Logic
â”‚   â”œâ”€â”€ fpga1_top_serial.vhd          # Top-level entity
â”‚   â”œâ”€â”€ fpga1_constraints_final.ucf   # Pin assignments
â”‚   â”œâ”€â”€ word_rom_20mhz.vhd            # 40-word database
â”‚   â””â”€â”€ word_comparator_20mhz.vhd     # Word checking logic
â”‚
â”œâ”€â”€ fpga2_vga/                         # FPGA 2: Display/Input
â”‚   â”œâ”€â”€ fpga2_top_3bit_rgb_Version2.vhd           # Top-level entity (full system)
â”‚   â”œâ”€â”€ fpga2_constraints_3bit_rgb_Version2.ucf   # Pin assignments
â”‚   â”œâ”€â”€ fpga2_standalone_working.vhd   # Standalone test (no serial)
â”‚   â”œâ”€â”€ fpga2_standalone_working.ucf   # Standalone constraints
â”‚   â”œâ”€â”€ clock_generator.vhd            # DCM: 20MHz â†’ 25MHz
â”‚   â”œâ”€â”€ vga_controller_20mhz.vhd       # VGA timing generator
â”‚   â”œâ”€â”€ display_renderer_3bit_rgb_Version2.vhd  # Game grid renderer
â”‚   â”œâ”€â”€ char_rom.vhd                   # Character font ROM
â”‚   â”œâ”€â”€ ps2_keyboard_20mhz.vhd         # Keyboard input
â”‚   â””â”€â”€ archive/                       # Old test files (not used)
â”‚       â”œâ”€â”€ vga_test_*.vhd
â”‚       â””â”€â”€ fpga2_standalone_test.vhd
â”‚
â”œâ”€â”€ serial_communication_tb.vhd        # Serial communication testbench
â”œâ”€â”€ serial_receiver.vhd                # Serial RX (shared)
â””â”€â”€ serial_transmitter.vhd             # Serial TX (shared)
```

## ğŸš€ Quick Start Guide

### 1. Setup Development Environment
- Install **Xilinx ISE 14.7** (Windows/Linux)
- Install **iMPACT** programmer for USB JTAG
- Clone this repository:
  ```bash
  git clone https://github.com/tachhh/fpga-wordle.git
  cd fpga-wordle
  ```

### 2. Build FPGA1 (Game Logic)
1. Open Xilinx ISE
2. Create new project: `fpga1_logic/fpga1_wordle`
3. Add files:
   - `fpga1_top_serial.vhd`
   - `word_rom_20mhz.vhd`
   - `word_comparator_20mhz.vhd`
   - `serial_transmitter.vhd`
   - `fpga1_constraints_final.ucf`
4. Set top-level entity: `fpga1_top_serial`
5. Synthesize â†’ Implement â†’ Generate bitstream
6. Flash to FPGA1 board via iMPACT

### 3. Build FPGA2 (Display/Input)
1. Open Xilinx ISE
2. Create new project: `fpga2_vga/fpga2_vga`
3. Add files:
   - `fpga2_top_3bit_rgb_Version2.vhd`
   - `clock_generator.vhd`
   - `vga_controller_20mhz.vhd`
   - `display_renderer_3bit_rgb_Version2.vhd`
   - `char_rom.vhd`
   - `ps2_keyboard_20mhz.vhd`
   - `serial_receiver.vhd`
   - `fpga2_constraints_3bit_rgb_Version2.ucf`
4. Set top-level entity: `fpga2_top_3bit_rgb_Version2`
5. Synthesize â†’ Implement â†’ Generate bitstream
6. Flash to FPGA2 board via iMPACT

### 4. Hardware Connections
1. Connect VGA cable: FPGA2 K4 connector â†’ VGA monitor
2. Connect PS/2 keyboard: FPGA2 K2 connector â†’ PS/2 keyboard
3. Connect serial cable: FPGA1 TX pin â†’ FPGA2 RX pin (with ground)
4. Power on both boards
5. Turn on VGA monitor

### 5. Play Wordle!
- **Type letters A-Z** on keyboard (uppercase only)
- **Backspace**: Delete last letter
- **Enter**: Submit 5-letter guess
- **Colors**:
  - ğŸŸ© **Green**: Correct letter, correct position
  - ğŸŸ¨ **Yellow**: Correct letter, wrong position
  - ğŸŸª **Magenta**: Letter not in word (using magenta instead of gray for 3-bit RGB)
- **Win**: Guess the word in 6 tries or less!

## ğŸ§ª Testing

### Standalone FPGA2 Test (No FPGA1 Required)
Test VGA display and keyboard without connecting FPGA1:

1. Build `fpga2_standalone_working.vhd` instead of `fpga2_top_3bit_rgb_Version2.vhd`
2. Use `fpga2_standalone_working.ucf` constraints
3. Flash to FPGA2
4. Should see 6Ã—5 grid on VGA monitor
5. Type letters to fill grid
6. Press Enter to see test color pattern (green-yellow-magenta-yellow-green)

### Debug Indicators
- **LED L0** (FPGA2): DCM locked indicator (should be ON)
- If LED is OFF: Clock generation failed, check oscillator

## ğŸ¨ VGA Display Details

### Resolution & Timing
- **Resolution**: 640Ã—480 pixels @ 60Hz
- **Pixel clock**: 25 MHz (generated from 20 MHz via DCM)
- **Sync polarity**: Negative (active LOW)
- **H-Sync**: 800 total cycles (640 visible, 96 sync pulse)
- **V-Sync**: 525 total lines (480 visible, 2 sync pulse)

### Color Encoding (3-bit RGB)
| Color   | RGB | Hex | Usage                    |
|---------|-----|-----|--------------------------|
| Black   | 000 | 0   | Background               |
| Red     | 100 | 4   | (unused)                 |
| Green   | 010 | 2   | Correct position         |
| Yellow  | 110 | 6   | Wrong position           |
| Blue    | 001 | 1   | (unused)                 |
| Magenta | 101 | 5   | Not in word (gray)       |
| Cyan    | 011 | 3   | (unused)                 |
| White   | 111 | 7   | Text/borders             |

### Game Grid Layout
- **Grid size**: 6 rows Ã— 5 columns
- **Cell size**: 60Ã—60 pixels (with 2px border)
- **Character size**: 40Ã—40 pixels (8Ã—8 font scaled 5Ã—)
- **Total grid area**: 300Ã—360 pixels
- **Position**: Centered on screen

## ğŸ“ Pin Assignments

### FPGA1 Pins (Game Logic)
| Signal | Pin | Description           |
|--------|-----|-----------------------|
| clk    | P54 | 20 MHz clock input    |
| rst    | P60 | Reset button          |
| rx     | P50 | Serial receive (from FPGA2) |
| tx     | P51 | Serial transmit (to FPGA2)  |

### FPGA2 Pins (Display/Input)
| Signal    | Pin  | Description                |
|-----------|------|----------------------------|
| clk       | P54  | 20 MHz clock input         |
| rst       | P60  | Reset button               |
| vga_hsync | P126 | VGA horizontal sync (K4)   |
| vga_vsync | P131 | VGA vertical sync (K4)     |
| vga_r     | P133 | VGA red output (K4)        |
| vga_g     | P137 | VGA green output (K4)      |
| vga_b     | P139 | VGA blue output (K4)       |
| ps2_clk   | P43  | PS/2 keyboard clock (K2)   |
| ps2_data  | P44  | PS/2 keyboard data (K2)    |
| rx        | P50  | Serial receive (from FPGA1)|
| tx        | P51  | Serial transmit (to FPGA1) |
| led_locked| P82  | DCM lock LED (L0)          |

## ğŸ”§ Troubleshooting

### VGA Display Issues
- **No display**: Check DCM lock LED (L0). Should be ON.
- **Flickering**: Ensure 20 MHz oscillator is stable
- **Wrong colors**: Verify 3-bit RGB pin connections (P133/P137/P139)
- **Timing issues**: Confirm pixel clock is exactly 25 MHz

### Keyboard Issues
- **No response**: Check PS/2 cable connection (clock + data pins)
- **Wrong characters**: Only uppercase A-Z supported
- **Stuck keys**: Power cycle keyboard

### Serial Communication Issues
- **No color feedback**: Check serial connection (TX1â†’RX2, GND common)
- **Corrupt data**: Verify baud rate is 115200 on both FPGAs
- **Timeout**: Check FPGA1 is running and transmitting

### Compilation Errors
- **DCM_SP not found**: Ensure Spartan-6 device selected in project
- **Port mismatch**: Check entity declarations match component instantiations
- **Timing not met**: Reduce clock constraints or optimize logic

## ğŸ“š Additional Resources

- **ARCHITECTURE.md**: Detailed technical documentation
- **DEVELOPMENT_NOTES.md**: Development history, known issues, solutions
- **.github/copilot-instructions.md**: Guidelines for AI assistants
- **Serial testbench**: `serial_communication_tb.vhd` (simulation only)

## ğŸ¤ Contributing

This is a personal project, but suggestions and improvements are welcome!

## ğŸ“„ License

Educational project - free to use and modify.

## ğŸ‘¨â€ğŸ’» Author

Developed for FPGA digital design course using Surveyor SV6 boards.

---

**Status**: âœ… VGA display working | â³ Keyboard integration pending | â³ Full dual-FPGA system pending

**Last Updated**: November 2025
