----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.1
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2013 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from fp_asinpi_double_s5
-- VHDL created on Thu Apr 18 10:19:14 2013


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity fp_asinpi_double_s5 is
    port (
        a : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        q : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of fp_asinpi_double_s5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstBiasM2_uid6_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal ooPi_uid9_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid22_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal biasMwShift_uid50_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal shiftBias_uid52_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal cst01pWShift_uid54_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (27 downto 0);
    signal z2_uid93_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (1 downto 0);
    signal piO2_uid101_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (56 downto 0);
    signal fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(1 downto 0);
    signal xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(11 downto 0);
    signal expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(11 downto 0);
    signal expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_o : std_logic_vector (11 downto 0);
    signal expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal biasInc_uid169_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (12 downto 0);
    signal expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(14 downto 0);
    signal expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(14 downto 0);
    signal expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_o : std_logic_vector (14 downto 0);
    signal expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (13 downto 0);
    signal roundBitDetectionConstant_uid186_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
    signal signR_uid196_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal signR_uid196_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (7 downto 0);
    signal leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (15 downto 0);
    signal leftShiftStage0Idx3Pad24_uid236_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (23 downto 0);
    signal leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage1Idx3Pad6_uid247_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (5 downto 0);
    signal rndBit_uid293_arcsinXO2XPolyEval_q : std_logic_vector (1 downto 0);
    signal rndBit_uid299_arcsinXO2XPolyEval_q : std_logic_vector (2 downto 0);
    signal zs_uid304_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal zs_uid311_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal maxCountVal_uid354_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (6 downto 0);
    signal vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(9 downto 0);
    signal vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(9 downto 0);
    signal vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (9 downto 0);
    signal vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_cin : std_logic_vector (0 downto 0);
    signal vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c : std_logic_vector (0 downto 0);
    signal expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(1 downto 0);
    signal negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i : std_logic_vector(0 downto 0);
    signal negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0Idx3Pad48_uid421_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (47 downto 0);
    signal rightShiftStage1Idx3Pad12_uid432_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal rightShiftStage2Idx3Pad3_uid443_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
    signal topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector (26 downto 0);
    signal sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (26 downto 0);
    signal sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1 : std_logic_vector (53 downto 0);
    signal sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_pr : UNSIGNED (53 downto 0);
    signal sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (53 downto 0);
    signal prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_a : std_logic_vector (17 downto 0);
    signal prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_s1 : std_logic_vector (35 downto 0);
    signal prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_pr : SIGNED (36 downto 0);
    signal prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_a : std_logic_vector (25 downto 0);
    signal prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a : std_logic_vector (33 downto 0);
    signal prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_s1 : std_logic_vector (69 downto 0);
    signal prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_pr : SIGNED (70 downto 0);
    signal prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_q : std_logic_vector (69 downto 0);
    signal topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_q : std_logic_vector (53 downto 0);
    signal prodXY_uid598_pT1_uid464_arcsinXPolyEval_a : std_logic_vector (18 downto 0);
    signal prodXY_uid598_pT1_uid464_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal prodXY_uid598_pT1_uid464_arcsinXPolyEval_s1 : std_logic_vector (37 downto 0);
    signal prodXY_uid598_pT1_uid464_arcsinXPolyEval_pr : SIGNED (38 downto 0);
    signal prodXY_uid598_pT1_uid464_arcsinXPolyEval_q : std_logic_vector (37 downto 0);
    signal topProd_uid603_pT2_uid470_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid603_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid603_pT2_uid470_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid603_pT2_uid470_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid603_pT2_uid470_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid606_pT2_uid470_arcsinXPolyEval_a : std_logic_vector (1 downto 0);
    signal sm0_uid606_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (4 downto 0);
    signal sm0_uid606_pT2_uid470_arcsinXPolyEval_s1 : std_logic_vector (6 downto 0);
    signal sm0_uid606_pT2_uid470_arcsinXPolyEval_pr : UNSIGNED (6 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid606_pT2_uid470_arcsinXPolyEval_pr: signal is "logic";
    signal sm0_uid606_pT2_uid470_arcsinXPolyEval_q : std_logic_vector (6 downto 0);
    signal topProd_uid614_pT3_uid476_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid614_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid614_pT3_uid476_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid614_pT3_uid476_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid614_pT3_uid476_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid631_pT4_uid482_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid631_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid631_pT4_uid482_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid631_pT4_uid482_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid631_pT4_uid482_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal topProd_uid646_pT5_uid488_arcsinXPolyEval_a : std_logic_vector (26 downto 0);
    signal topProd_uid646_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal topProd_uid646_pT5_uid488_arcsinXPolyEval_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid646_pT5_uid488_arcsinXPolyEval_pr : SIGNED (54 downto 0);
    signal topProd_uid646_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal sm0_uid657_pT5_uid488_arcsinXPolyEval_a : std_logic_vector (3 downto 0);
    signal sm0_uid657_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (3 downto 0);
    signal sm0_uid657_pT5_uid488_arcsinXPolyEval_s1 : std_logic_vector (7 downto 0);
    signal sm0_uid657_pT5_uid488_arcsinXPolyEval_pr : UNSIGNED (7 downto 0);
    attribute multstyle of sm0_uid657_pT5_uid488_arcsinXPolyEval_pr: signal is "logic";
    signal sm0_uid657_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (7 downto 0);
    signal prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_a : std_logic_vector (16 downto 0);
    signal prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_s1 : std_logic_vector (33 downto 0);
    signal prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_pr : SIGNED (34 downto 0);
    signal prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a : std_logic_vector (23 downto 0);
    signal prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_s1 : std_logic_vector (49 downto 0);
    signal prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_pr : SIGNED (50 downto 0);
    signal prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_q : std_logic_vector (49 downto 0);
    signal prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_a : std_logic_vector (32 downto 0);
    signal prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_s1 : std_logic_vector (67 downto 0);
    signal prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_pr : SIGNED (68 downto 0);
    signal prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_q : std_logic_vector (67 downto 0);
    signal topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_a : std_logic_vector (26 downto 0);
    signal topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_pr : SIGNED (54 downto 0);
    signal topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_a : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_s1 : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_pr : UNSIGNED (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_q : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_q_i : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_q : std_logic_vector(134 downto 0);
    signal memoryC0_uid258_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid258_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid258_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid258_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid258_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid258_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid259_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid259_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid259_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid259_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid259_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid259_arcsinXO2XTabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid261_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid261_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid261_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid261_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid261_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid261_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid262_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid262_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (7 downto 0);
    signal memoryC1_uid262_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid262_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid262_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (7 downto 0);
    signal memoryC1_uid262_arcsinXO2XTabGen_lutmem_q : std_logic_vector (7 downto 0);
    signal memoryC2_uid264_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid264_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid264_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid264_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid264_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid264_arcsinXO2XTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid267_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid267_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (33 downto 0);
    signal memoryC3_uid267_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid267_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid267_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (33 downto 0);
    signal memoryC3_uid267_arcsinXO2XTabGen_lutmem_q : std_logic_vector (33 downto 0);
    signal memoryC4_uid269_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid269_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (25 downto 0);
    signal memoryC4_uid269_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid269_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid269_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (25 downto 0);
    signal memoryC4_uid269_arcsinXO2XTabGen_lutmem_q : std_logic_vector (25 downto 0);
    signal memoryC5_uid271_arcsinXO2XTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid271_arcsinXO2XTabGen_lutmem_ia : std_logic_vector (17 downto 0);
    signal memoryC5_uid271_arcsinXO2XTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid271_arcsinXO2XTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid271_arcsinXO2XTabGen_lutmem_iq : std_logic_vector (17 downto 0);
    signal memoryC5_uid271_arcsinXO2XTabGen_lutmem_q : std_logic_vector (17 downto 0);
    signal memoryC0_uid448_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid448_arcsinXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid448_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid448_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid448_arcsinXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid448_arcsinXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid449_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC0_uid449_arcsinXTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC0_uid449_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid449_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid449_arcsinXTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC0_uid449_arcsinXTabGen_lutmem_q : std_logic_vector (18 downto 0);
    signal memoryC1_uid451_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid451_arcsinXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid451_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid451_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid451_arcsinXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid451_arcsinXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid452_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC1_uid452_arcsinXTabGen_lutmem_ia : std_logic_vector (11 downto 0);
    signal memoryC1_uid452_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid452_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid452_arcsinXTabGen_lutmem_iq : std_logic_vector (11 downto 0);
    signal memoryC1_uid452_arcsinXTabGen_lutmem_q : std_logic_vector (11 downto 0);
    signal memoryC2_uid454_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid454_arcsinXTabGen_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid454_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid454_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid454_arcsinXTabGen_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid454_arcsinXTabGen_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC2_uid455_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC2_uid455_arcsinXTabGen_lutmem_ia : std_logic_vector (1 downto 0);
    signal memoryC2_uid455_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid455_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid455_arcsinXTabGen_lutmem_iq : std_logic_vector (1 downto 0);
    signal memoryC2_uid455_arcsinXTabGen_lutmem_q : std_logic_vector (1 downto 0);
    signal memoryC3_uid457_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC3_uid457_arcsinXTabGen_lutmem_ia : std_logic_vector (35 downto 0);
    signal memoryC3_uid457_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid457_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid457_arcsinXTabGen_lutmem_iq : std_logic_vector (35 downto 0);
    signal memoryC3_uid457_arcsinXTabGen_lutmem_q : std_logic_vector (35 downto 0);
    signal memoryC4_uid459_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC4_uid459_arcsinXTabGen_lutmem_ia : std_logic_vector (26 downto 0);
    signal memoryC4_uid459_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid459_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid459_arcsinXTabGen_lutmem_iq : std_logic_vector (26 downto 0);
    signal memoryC4_uid459_arcsinXTabGen_lutmem_q : std_logic_vector (26 downto 0);
    signal memoryC5_uid461_arcsinXTabGen_lutmem_reset0 : std_logic;
    signal memoryC5_uid461_arcsinXTabGen_lutmem_ia : std_logic_vector (18 downto 0);
    signal memoryC5_uid461_arcsinXTabGen_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid461_arcsinXTabGen_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid461_arcsinXTabGen_lutmem_iq : std_logic_vector (18 downto 0);
    signal memoryC5_uid461_arcsinXTabGen_lutmem_q : std_logic_vector (18 downto 0);
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a_type;
    attribute preserve : boolean;
    attribute preserve of multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a : signal is true;
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c : signal is true;
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p_type;
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w_type;
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x_type;
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y_type;
    type multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s : multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s_type;
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_w : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_x : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_y : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s : multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l_type;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p_type;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w_type;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x_type;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y_type;
    type multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s : multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s_type;
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_q : std_logic_vector (54 downto 0);
    signal memoryC0_uid553_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid553_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC0_uid553_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid553_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid553_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC0_uid553_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC0_uid554_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC0_uid554_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC0_uid554_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC0_uid554_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC0_uid554_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC0_uid554_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    signal memoryC1_uid556_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid556_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC1_uid556_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid556_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid556_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC1_uid556_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC1_uid557_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC1_uid557_sqrtTableGenerator_lutmem_ia : std_logic_vector (8 downto 0);
    signal memoryC1_uid557_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC1_uid557_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC1_uid557_sqrtTableGenerator_lutmem_iq : std_logic_vector (8 downto 0);
    signal memoryC1_uid557_sqrtTableGenerator_lutmem_q : std_logic_vector (8 downto 0);
    signal memoryC2_uid559_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC2_uid559_sqrtTableGenerator_lutmem_ia : std_logic_vector (39 downto 0);
    signal memoryC2_uid559_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC2_uid559_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC2_uid559_sqrtTableGenerator_lutmem_iq : std_logic_vector (39 downto 0);
    signal memoryC2_uid559_sqrtTableGenerator_lutmem_q : std_logic_vector (39 downto 0);
    signal memoryC3_uid561_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC3_uid561_sqrtTableGenerator_lutmem_ia : std_logic_vector (32 downto 0);
    signal memoryC3_uid561_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC3_uid561_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC3_uid561_sqrtTableGenerator_lutmem_iq : std_logic_vector (32 downto 0);
    signal memoryC3_uid561_sqrtTableGenerator_lutmem_q : std_logic_vector (32 downto 0);
    signal memoryC4_uid563_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC4_uid563_sqrtTableGenerator_lutmem_ia : std_logic_vector (23 downto 0);
    signal memoryC4_uid563_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC4_uid563_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC4_uid563_sqrtTableGenerator_lutmem_iq : std_logic_vector (23 downto 0);
    signal memoryC4_uid563_sqrtTableGenerator_lutmem_q : std_logic_vector (23 downto 0);
    signal memoryC5_uid565_sqrtTableGenerator_lutmem_reset0 : std_logic;
    signal memoryC5_uid565_sqrtTableGenerator_lutmem_ia : std_logic_vector (16 downto 0);
    signal memoryC5_uid565_sqrtTableGenerator_lutmem_aa : std_logic_vector (7 downto 0);
    signal memoryC5_uid565_sqrtTableGenerator_lutmem_ab : std_logic_vector (7 downto 0);
    signal memoryC5_uid565_sqrtTableGenerator_lutmem_iq : std_logic_vector (16 downto 0);
    signal memoryC5_uid565_sqrtTableGenerator_lutmem_q : std_logic_vector (16 downto 0);
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a : signal is true;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c : signal is true;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l_type;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p_type;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_w : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_w_type;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_x : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_x_type;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_y : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_y_type;
    type multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s : multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s_type;
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_q : std_logic_vector (36 downto 0);
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l_type;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p_type;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w_type;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x_type;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y_type;
    type multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s : multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s_type;
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a_type;
    attribute preserve of multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a : signal is true;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c_type is array(0 to 1) of SIGNED(26 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c_type;
    attribute preserve of multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c : signal is true;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l_type is array(0 to 1) of SIGNED(27 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l_type;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p_type is array(0 to 1) of SIGNED(54 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p_type;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w_type;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x_type;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y_type;
    type multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s_type is array(0 to 1) of SIGNED(55 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s : multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s_type;
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a_type;
    attribute preserve of multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a : signal is true;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c_type;
    attribute preserve of multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c : signal is true;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l_type;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p_type;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_w : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_w_type;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_x : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_x_type;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_y : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_y_type;
    type multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s : multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s_type;
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_q : std_logic_vector (36 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_a : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_pr : UNSIGNED (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_q : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_a : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_b : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_pr : SIGNED (54 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_a : std_logic_vector(84 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_b : std_logic_vector(84 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_o : std_logic_vector (84 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_q : std_logic_vector (83 downto 0);
    signal reg_exc_N_uid38_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_I_uid36_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q : std_logic_vector (0 downto 0);
    signal reg_leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (80 downto 0);
    signal reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_q : std_logic_vector (2 downto 0);
    signal reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid259_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_q : std_logic_vector (7 downto 0);
    signal reg_yT1_uid273_arcsinXO2XPolyEval_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_0_q : std_logic_vector (17 downto 0);
    signal reg_memoryC5_uid271_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_1_q : std_logic_vector (17 downto 0);
    signal reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_q : std_logic_vector (25 downto 0);
    signal reg_s1_uid275_uid278_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_1_q : std_logic_vector (27 downto 0);
    signal reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q : std_logic_vector (33 downto 0);
    signal reg_s2_uid281_uid284_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_to_os_uid266_arcsinXO2XTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0_q : std_logic_vector (49 downto 0);
    signal reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1_q : std_logic_vector (43 downto 0);
    signal reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1_q : std_logic_vector (51 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1_q : std_logic_vector (26 downto 0);
    signal reg_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (52 downto 0);
    signal reg_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_0_q : std_logic_vector (63 downto 0);
    signal reg_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (53 downto 0);
    signal reg_pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_0_q : std_logic_vector (79 downto 0);
    signal reg_y_uid59_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (31 downto 0);
    signal reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (15 downto 0);
    signal reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (78 downto 0);
    signal reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (78 downto 0);
    signal reg_vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_q : std_logic_vector (0 downto 0);
    signal reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (51 downto 0);
    signal reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_q : std_logic_vector (0 downto 0);
    signal reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid556_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid557_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_1_q : std_logic_vector (8 downto 0);
    signal reg_yT1_uid567_sqrtPolynomialEvaluator_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_0_q : std_logic_vector (16 downto 0);
    signal reg_memoryC5_uid565_sqrtTableGenerator_lutmem_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_1_q : std_logic_vector (16 downto 0);
    signal reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q : std_logic_vector (23 downto 0);
    signal reg_s1_uid569_uid572_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_1_q : std_logic_vector (25 downto 0);
    signal reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_q : std_logic_vector (32 downto 0);
    signal reg_s2_uid575_uid578_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_1_q : std_logic_vector (34 downto 0);
    signal reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0_q : std_logic_vector (39 downto 0);
    signal reg_xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0_q : std_logic_vector (50 downto 0);
    signal reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1_q : std_logic_vector (42 downto 0);
    signal reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_0_q : std_logic_vector (53 downto 0);
    signal reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid553_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid554_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_1_q : std_logic_vector (16 downto 0);
    signal reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0_q : std_logic_vector (56 downto 0);
    signal reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1_q : std_logic_vector (49 downto 0);
    signal reg_lowRangeB_uid593_sqrtPolynomialEvaluator_0_to_s5_uid593_uid596_sqrtPolynomialEvaluator_0_q : std_logic_vector (1 downto 0);
    signal reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (54 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (54 downto 0);
    signal reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC0_uid448_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC0_uid449_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_1_q : std_logic_vector (18 downto 0);
    signal reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC1_uid451_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC1_uid452_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_1_q : std_logic_vector (11 downto 0);
    signal reg_memoryC2_uid454_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_0_q : std_logic_vector (39 downto 0);
    signal reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_q : std_logic_vector (1 downto 0);
    signal reg_memoryC3_uid457_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid472_arcsinXPolyEval_1_q : std_logic_vector (35 downto 0);
    signal reg_yT1_uid463_arcsinXPolyEval_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_0_q : std_logic_vector (18 downto 0);
    signal reg_memoryC5_uid461_arcsinXTabGen_lutmem_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_1_q : std_logic_vector (18 downto 0);
    signal reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_q : std_logic_vector (7 downto 0);
    signal reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid604_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_0_q : std_logic_vector (1 downto 0);
    signal reg_sSM0W_uid605_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_1_q : std_logic_vector (4 downto 0);
    signal reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0_q : std_logic_vector (37 downto 0);
    signal reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1_q : std_logic_vector (30 downto 0);
    signal reg_xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_7_q : std_logic_vector (16 downto 0);
    signal reg_yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_1_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0_q : std_logic_vector (43 downto 0);
    signal reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1_q : std_logic_vector (37 downto 0);
    signal reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0_q : std_logic_vector (53 downto 0);
    signal reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1_q : std_logic_vector (44 downto 0);
    signal reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_7_q : std_logic_vector (25 downto 0);
    signal reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid655_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_0_q : std_logic_vector (3 downto 0);
    signal reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_q : std_logic_vector (3 downto 0);
    signal reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0_q : std_logic_vector (61 downto 0);
    signal reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1_q : std_logic_vector (55 downto 0);
    signal reg_fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_0_to_path3Diff_uid102_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (56 downto 0);
    signal reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (52 downto 0);
    signal reg_expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_0_q : std_logic_vector (63 downto 0);
    signal reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2_q : std_logic_vector (51 downto 0);
    signal reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_q : std_logic_vector (51 downto 0);
    signal reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5_q : std_logic_vector (51 downto 0);
    signal reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_q : std_logic_vector (10 downto 0);
    signal reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_q : std_logic_vector (10 downto 0);
    signal reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5_q : std_logic_vector (10 downto 0);
    signal reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (10 downto 0);
    signal reg_fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_0_to_fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (51 downto 0);
    signal reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (26 downto 0);
    signal reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2_q : std_logic_vector (52 downto 0);
    signal reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3_q : std_logic_vector (52 downto 0);
    signal reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3_q : std_logic_vector (0 downto 0);
    signal reg_stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_0_to_stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_0_q : std_logic_vector (50 downto 0);
    signal reg_lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (2 downto 0);
    signal reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (14 downto 0);
    signal reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_1_q : std_logic_vector (0 downto 0);
    signal reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q : std_logic_vector (0 downto 0);
    signal reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0_q : std_logic_vector (2 downto 0);
    signal reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_q : std_logic_vector (51 downto 0);
    signal reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q : std_logic_vector (10 downto 0);
    signal ld_xIn_a_to_fracX_uid16_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (63 downto 0);
    signal ld_expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q_to_exc_I_uid36_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q_to_exc_R_uid42_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q_to_exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expGT0_uid44_asinX_uid8_fpArcsinPiTest_c_to_inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (78 downto 0);
    signal ld_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b_to_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b_to_fpL_uid85_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b_to_oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (54 downto 0);
    signal ld_arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n_to_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid17_asinX_uid8_fpArcsinPiTest_b_to_signR_uid125_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b_to_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (10 downto 0);
    signal ld_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q_to_expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_2_q_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q_to_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_d_q : std_logic_vector (10 downto 0);
    signal ld_signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_to_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (0 downto 0);
    signal ld_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q_to_R_uid227_rAsinPi_uid13_fpArcsinPiTest_c_q : std_logic_vector (0 downto 0);
    signal ld_LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (78 downto 0);
    signal ld_LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (76 downto 0);
    signal ld_LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (74 downto 0);
    signal ld_reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_to_cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (14 downto 0);
    signal ld_l_uid80_asinX_uid8_fpArcsinPiTest_b_to_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q : std_logic_vector (78 downto 0);
    signal ld_vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_d_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q : std_logic_vector (6 downto 0);
    signal ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (0 downto 0);
    signal ld_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_d_q : std_logic_vector (10 downto 0);
    signal ld_RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (46 downto 0);
    signal ld_RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (42 downto 0);
    signal ld_RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (53 downto 0);
    signal ld_RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q : std_logic_vector (51 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_q : std_logic_vector (1 downto 0);
    signal ld_add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q_to_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a_q : std_logic_vector (26 downto 0);
    signal ld_xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_to_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (25 downto 0);
    signal ld_reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_a_q : std_logic_vector (22 downto 0);
    signal ld_yT4_uid481_arcsinXPolyEval_b_to_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_a_q : std_logic_vector (41 downto 0);
    signal ld_reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_1_q_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_b_q : std_logic_vector (26 downto 0);
    signal ld_yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b_to_spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_a_q : std_logic_vector (16 downto 0);
    signal ld_TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q_to_sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a_q : std_logic_vector (61 downto 0);
    signal ld_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_b_q : std_logic_vector (133 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid563_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid563_sqrtTableGenerator_lutmem_a_q : std_logic_vector (7 downto 0);
    signal ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_a_q : std_logic_vector (55 downto 0);
    signal ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_a_q : std_logic_vector (53 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_q : std_logic_vector (2 downto 0);
    signal ld_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_a_q : std_logic_vector (26 downto 0);
    signal ld_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_a_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_a_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_a_q : std_logic_vector (0 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_a_q : std_logic_vector (7 downto 0);
    signal ld_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b_to_reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_a_q : std_logic_vector (26 downto 0);
    signal ld_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_a_q : std_logic_vector (0 downto 0);
    signal ld_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_a_q : std_logic_vector (0 downto 0);
    signal ld_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b_to_reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_a_q : std_logic_vector (51 downto 0);
    signal ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_inputreg_q : std_logic_vector (78 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q : signal is true;
    signal ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_inputreg_q : std_logic_vector (54 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_reset0 : std_logic;
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_aa : std_logic_vector (6 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_ab : std_logic_vector (6 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_q : std_logic_vector(6 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i : unsigned(6 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_eq : std_logic;
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_wrreg_q : std_logic_vector (6 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_mem_top_q : std_logic_vector (7 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_inputreg_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_reset0 : std_logic;
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_ia : std_logic_vector (11 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_iq : std_logic_vector (11 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_q : std_logic_vector (11 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena_q : signal is true;
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_eq : std_logic;
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q : signal is true;
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0 : std_logic;
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q : signal is true;
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_reset0 : std_logic;
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_eq : std_logic;
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (45 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_inputreg_q : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (33 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_ia : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_iq : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_q : std_logic_vector (46 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_inputreg_q : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_ia : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_iq : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_q : std_logic_vector (19 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_inputreg_q : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (26 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_reset0 : std_logic;
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq : std_logic;
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_inputreg_q : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_ia : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_iq : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_q : std_logic_vector (18 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena_q : signal is true;
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_inputreg_q : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_ia : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_iq : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_q : std_logic_vector (23 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena_q : signal is true;
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_eq : std_logic;
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena_q : signal is true;
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 : std_logic;
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_q : std_logic_vector (44 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_reset0 : std_logic;
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena_q : signal is true;
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena_q : signal is true;
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_inputreg_q : std_logic_vector (32 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_ia : std_logic_vector (32 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_iq : std_logic_vector (32 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_q : std_logic_vector (32 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_inputreg_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_eq : std_logic;
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_ia : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_iq : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_q : std_logic_vector (7 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_inputreg_q : std_logic_vector (1 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_reset0 : std_logic;
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_ia : std_logic_vector (1 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_iq : std_logic_vector (1 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_q : std_logic_vector (1 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena_q : signal is true;
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_inputreg_q : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_ia : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_iq : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_q : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena_q : signal is true;
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_reset0 : std_logic;
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_eq : std_logic;
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q : std_logic_vector (5 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_reset0 : std_logic;
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena_q : signal is true;
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_reset0 : std_logic;
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q : signal is true;
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena_q : signal is true;
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena_q : signal is true;
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena_q : signal is true;
    signal pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (79 downto 0);
    signal excSelBits_uid120_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
    signal extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (0 downto 0);
    signal expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(17 downto 0);
    signal expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(17 downto 0);
    signal expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_o : std_logic_vector (17 downto 0);
    signal expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_cin : std_logic_vector (0 downto 0);
    signal expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_n : std_logic_vector (0 downto 0);
    signal expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(17 downto 0);
    signal expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(17 downto 0);
    signal expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_o : std_logic_vector (17 downto 0);
    signal expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_cin : std_logic_vector (0 downto 0);
    signal expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_n : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_q : std_logic_vector (23 downto 0);
    signal pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_q : std_logic_vector (26 downto 0);
    signal spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (26 downto 0);
    signal pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (25 downto 0);
    signal rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (26 downto 0);
    signal os_uid266_arcsinXO2XTabGen_q : std_logic_vector (40 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_q : std_logic_vector (134 downto 0);
    signal add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (53 downto 0);
    signal expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (64 downto 0);
    signal expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (64 downto 0);
    signal InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_a : std_logic_vector(56 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_b : std_logic_vector(56 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_o : std_logic_vector (56 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q : std_logic_vector (55 downto 0);
    signal oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal expX_uid15_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid15_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal singX_uid17_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (63 downto 0);
    signal singX_uid17_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expGT0_uid44_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(13 downto 0);
    signal expGT0_uid44_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(13 downto 0);
    signal expGT0_uid44_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (13 downto 0);
    signal expGT0_uid44_asinX_uid8_fpArcsinPiTest_cin : std_logic_vector (0 downto 0);
    signal expGT0_uid44_asinX_uid8_fpArcsinPiTest_c : std_logic_vector (0 downto 0);
    signal expEQ0_uid45_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expEQ0_uid45_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(13 downto 0);
    signal arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(13 downto 0);
    signal arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (13 downto 0);
    signal arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_cin : std_logic_vector (0 downto 0);
    signal arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n : std_logic_vector (0 downto 0);
    signal shiftValue_uid53_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(11 downto 0);
    signal shiftValue_uid53_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(11 downto 0);
    signal shiftValue_uid53_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (11 downto 0);
    signal shiftValue_uid53_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(64 downto 0);
    signal expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (64 downto 0);
    signal expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (64 downto 0);
    signal oMy_uid78_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(80 downto 0);
    signal oMy_uid78_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(80 downto 0);
    signal oMy_uid78_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (80 downto 0);
    signal oMy_uid78_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal path3Diff_uid102_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(57 downto 0);
    signal path3Diff_uid102_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(57 downto 0);
    signal path3Diff_uid102_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (57 downto 0);
    signal path3Diff_uid102_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (57 downto 0);
    signal fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal expRPath3_uid107_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal expRPath3_uid107_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal expRCalc_uid117_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal excRNaN_uid119_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid119_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid119_asinX_uid8_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(2 downto 0);
    signal roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_d : std_logic_vector(0 downto 0);
    signal excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_d : std_logic_vector(0 downto 0);
    signal excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(1 downto 0);
    signal fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal ts4_uid295_arcsinXO2XPolyEval_a : std_logic_vector(50 downto 0);
    signal ts4_uid295_arcsinXO2XPolyEval_b : std_logic_vector(50 downto 0);
    signal ts4_uid295_arcsinXO2XPolyEval_o : std_logic_vector (50 downto 0);
    signal ts4_uid295_arcsinXO2XPolyEval_q : std_logic_vector (50 downto 0);
    signal ts5_uid301_arcsinXO2XPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid301_arcsinXO2XPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid301_arcsinXO2XPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid301_arcsinXO2XPolyEval_q : std_logic_vector (62 downto 0);
    signal vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (6 downto 0);
    signal expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(11 downto 0);
    signal expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(11 downto 0);
    signal expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (11 downto 0);
    signal expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(11 downto 0);
    signal expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(11 downto 0);
    signal expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (11 downto 0);
    signal expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (10 downto 0);
    signal fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal ts2_uid473_arcsinXPolyEval_a : std_logic_vector(38 downto 0);
    signal ts2_uid473_arcsinXPolyEval_b : std_logic_vector(38 downto 0);
    signal ts2_uid473_arcsinXPolyEval_o : std_logic_vector (38 downto 0);
    signal ts2_uid473_arcsinXPolyEval_q : std_logic_vector (38 downto 0);
    signal ts3_uid479_arcsinXPolyEval_a : std_logic_vector(44 downto 0);
    signal ts3_uid479_arcsinXPolyEval_b : std_logic_vector(44 downto 0);
    signal ts3_uid479_arcsinXPolyEval_o : std_logic_vector (44 downto 0);
    signal ts3_uid479_arcsinXPolyEval_q : std_logic_vector (44 downto 0);
    signal ts4_uid485_arcsinXPolyEval_a : std_logic_vector(54 downto 0);
    signal ts4_uid485_arcsinXPolyEval_b : std_logic_vector(54 downto 0);
    signal ts4_uid485_arcsinXPolyEval_o : std_logic_vector (54 downto 0);
    signal ts4_uid485_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal ts5_uid491_arcsinXPolyEval_a : std_logic_vector(62 downto 0);
    signal ts5_uid491_arcsinXPolyEval_b : std_logic_vector(62 downto 0);
    signal ts5_uid491_arcsinXPolyEval_o : std_logic_vector (62 downto 0);
    signal ts5_uid491_arcsinXPolyEval_q : std_logic_vector (62 downto 0);
    signal ts4_uid589_sqrtPolynomialEvaluator_a : std_logic_vector(51 downto 0);
    signal ts4_uid589_sqrtPolynomialEvaluator_b : std_logic_vector(51 downto 0);
    signal ts4_uid589_sqrtPolynomialEvaluator_o : std_logic_vector (51 downto 0);
    signal ts4_uid589_sqrtPolynomialEvaluator_q : std_logic_vector (51 downto 0);
    signal sumAHighB_uid595_sqrtPolynomialEvaluator_a : std_logic_vector(57 downto 0);
    signal sumAHighB_uid595_sqrtPolynomialEvaluator_b : std_logic_vector(57 downto 0);
    signal sumAHighB_uid595_sqrtPolynomialEvaluator_o : std_logic_vector (57 downto 0);
    signal sumAHighB_uid595_sqrtPolynomialEvaluator_q : std_logic_vector (57 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_a : std_logic_vector(135 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_b : std_logic_vector(135 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_o : std_logic_vector (135 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_q : std_logic_vector (135 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal expL_uid82_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(11 downto 0);
    signal expL_uid82_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(11 downto 0);
    signal expL_uid82_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (11 downto 0);
    signal expL_uid82_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal fracOOPi_uid10_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal fracOOPi_uid10_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (55 downto 0);
    signal piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (66 downto 0);
    signal rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal cIncludingRoundingBit_uid472_arcsinXPolyEval_q : std_logic_vector (37 downto 0);
    signal cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
    signal rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal TtopProdConcSoftProd_uid506_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (107 downto 0);
    signal prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_b : std_logic_vector (18 downto 0);
    signal prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_in : std_logic_vector (53 downto 0);
    signal prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_in : std_logic_vector (69 downto 0);
    signal prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_b : std_logic_vector (34 downto 0);
    signal prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_in : std_logic_vector (37 downto 0);
    signal prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_b : std_logic_vector (19 downto 0);
    signal lowRangeA_uid607_pT2_uid470_arcsinXPolyEval_in : std_logic_vector (19 downto 0);
    signal lowRangeA_uid607_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (19 downto 0);
    signal highABits_uid608_pT2_uid470_arcsinXPolyEval_in : std_logic_vector (53 downto 0);
    signal highABits_uid608_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (33 downto 0);
    signal sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_a : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_b : std_logic_vector(35 downto 0);
    signal sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_o : std_logic_vector (35 downto 0);
    signal sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_q : std_logic_vector (34 downto 0);
    signal TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (61 downto 0);
    signal prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_in : std_logic_vector (49 downto 0);
    signal prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_in : std_logic_vector (67 downto 0);
    signal prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_b : std_logic_vector (33 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q : std_logic_vector (134 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (35 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (30 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (45 downto 0);
    signal lowRangeB_uid659_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (17 downto 0);
    signal lowRangeB_uid659_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (17 downto 0);
    signal highBBits_uid660_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (54 downto 0);
    signal highBBits_uid660_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (34 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_q_int : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_q : std_logic_vector (53 downto 0);
    signal leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal os_uid260_arcsinXO2XTabGen_q : std_logic_vector (58 downto 0);
    signal os_uid263_arcsinXO2XTabGen_q : std_logic_vector (47 downto 0);
    signal os_uid558_sqrtTableGenerator_q : std_logic_vector (48 downto 0);
    signal os_uid555_sqrtTableGenerator_q : std_logic_vector (56 downto 0);
    signal s5_uid593_uid596_sqrtPolynomialEvaluator_q : std_logic_vector (59 downto 0);
    signal rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal os_uid450_arcsinXTabGen_q : std_logic_vector (58 downto 0);
    signal os_uid453_arcsinXTabGen_q : std_logic_vector (51 downto 0);
    signal os_uid456_arcsinXTabGen_q : std_logic_vector (41 downto 0);
    signal stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (51 downto 0);
    signal fracX_uid16_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid16_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (70 downto 0);
    signal yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (46 downto 0);
    signal mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (46 downto 0);
    signal mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (45 downto 0);
    signal R_uid126_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
    signal R_uid227_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (44 downto 0);
    signal FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (44 downto 0);
    signal fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (3 downto 0);
    signal yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (26 downto 0);
    signal xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (41 downto 0);
    signal xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a : std_logic_vector(62 downto 0);
    signal sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_b : std_logic_vector(62 downto 0);
    signal sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_o : std_logic_vector (62 downto 0);
    signal sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (62 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q_int : std_logic_vector (82 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q : std_logic_vector (82 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q_int : std_logic_vector (107 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q : std_logic_vector (107 downto 0);
    signal expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_a : std_logic_vector(7 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_b : std_logic_vector(7 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_q : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid291_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT4_uid291_arcsinXO2XPolyEval_b : std_logic_vector (40 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_q : std_logic_vector(0 downto 0);
    signal yT2_uid469_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT2_uid469_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT3_uid475_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT3_uid475_arcsinXPolyEval_b : std_logic_vector (35 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid481_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT4_uid481_arcsinXPolyEval_b : std_logic_vector (41 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_a : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_b : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal yT4_uid585_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT4_uid585_sqrtPolynomialEvaluator_b : std_logic_vector (39 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_q : std_logic_vector(0 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_b : std_logic_vector (26 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_b : std_logic_vector (26 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (52 downto 0);
    signal fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal expRPath3_uid111_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (63 downto 0);
    signal expRPath3_uid111_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (4 downto 0);
    signal fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (4 downto 0);
    signal fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (52 downto 0);
    signal fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal expRPath2_uid77_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (63 downto 0);
    signal expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal l_uid80_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal l_uid80_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (78 downto 0);
    signal normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (56 downto 0);
    signal normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (55 downto 0);
    signal path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (1 downto 0);
    signal FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal s4_uid296_arcsinXO2XPolyEval_in : std_logic_vector (50 downto 0);
    signal s4_uid296_arcsinXO2XPolyEval_b : std_logic_vector (49 downto 0);
    signal s5_uid302_arcsinXO2XPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid302_arcsinXO2XPolyEval_b : std_logic_vector (61 downto 0);
    signal rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (62 downto 0);
    signal vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (62 downto 0);
    signal rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (70 downto 0);
    signal vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (70 downto 0);
    signal rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (74 downto 0);
    signal vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (74 downto 0);
    signal rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (77 downto 0);
    signal vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (77 downto 0);
    signal InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (11 downto 0);
    signal expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (11 downto 0);
    signal expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal s2_uid474_arcsinXPolyEval_in : std_logic_vector (38 downto 0);
    signal s2_uid474_arcsinXPolyEval_b : std_logic_vector (37 downto 0);
    signal s3_uid480_arcsinXPolyEval_in : std_logic_vector (44 downto 0);
    signal s3_uid480_arcsinXPolyEval_b : std_logic_vector (43 downto 0);
    signal s4_uid486_arcsinXPolyEval_in : std_logic_vector (54 downto 0);
    signal s4_uid486_arcsinXPolyEval_b : std_logic_vector (53 downto 0);
    signal s5_uid492_arcsinXPolyEval_in : std_logic_vector (62 downto 0);
    signal s5_uid492_arcsinXPolyEval_b : std_logic_vector (61 downto 0);
    signal s4_uid590_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal s4_uid590_sqrtPolynomialEvaluator_b : std_logic_vector (50 downto 0);
    signal normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (107 downto 0);
    signal normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (106 downto 0);
    signal fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (105 downto 0);
    signal fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal expLRange_uid84_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (10 downto 0);
    signal expLRange_uid84_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal fpOOPi_uid11_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (38 downto 0);
    signal X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (22 downto 0);
    signal X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (6 downto 0);
    signal lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (26 downto 0);
    signal lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (26 downto 0);
    signal highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (107 downto 0);
    signal highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (80 downto 0);
    signal lowRangeB_uid275_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid275_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid276_arcsinXO2XPolyEval_in : std_logic_vector (18 downto 0);
    signal highBBits_uid276_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal lowRangeB_uid281_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid281_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid282_arcsinXO2XPolyEval_in : std_logic_vector (28 downto 0);
    signal highBBits_uid282_arcsinXO2XPolyEval_b : std_logic_vector (27 downto 0);
    signal lowRangeB_uid287_arcsinXO2XPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid287_arcsinXO2XPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid288_arcsinXO2XPolyEval_in : std_logic_vector (34 downto 0);
    signal highBBits_uid288_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal lowRangeB_uid465_arcsinXPolyEval_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid465_arcsinXPolyEval_b : std_logic_vector (0 downto 0);
    signal highBBits_uid466_arcsinXPolyEval_in : std_logic_vector (19 downto 0);
    signal highBBits_uid466_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal add0_uid607_uid610_pT2_uid470_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal lowRangeB_uid569_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid569_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid570_sqrtPolynomialEvaluator_in : std_logic_vector (17 downto 0);
    signal highBBits_uid570_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal lowRangeB_uid575_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid575_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid576_sqrtPolynomialEvaluator_in : std_logic_vector (26 downto 0);
    signal highBBits_uid576_sqrtPolynomialEvaluator_b : std_logic_vector (25 downto 0);
    signal lowRangeB_uid581_sqrtPolynomialEvaluator_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid581_sqrtPolynomialEvaluator_b : std_logic_vector (0 downto 0);
    signal highBBits_uid582_sqrtPolynomialEvaluator_in : std_logic_vector (33 downto 0);
    signal highBBits_uid582_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_f : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_g : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_q : std_logic_vector(134 downto 0);
    signal lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (6 downto 0);
    signal lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (6 downto 0);
    signal highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (35 downto 0);
    signal highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (51 downto 0);
    signal highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid624_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid624_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (1 downto 0);
    signal highBBits_uid625_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (30 downto 0);
    signal highBBits_uid625_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (28 downto 0);
    signal lowRangeB_uid639_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (16 downto 0);
    signal lowRangeB_uid639_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (16 downto 0);
    signal highBBits_uid640_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal highBBits_uid640_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (28 downto 0);
    signal add0_uid659_uid662_pT5_uid488_arcsinXPolyEval_q : std_logic_vector (80 downto 0);
    signal lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (5 downto 0);
    signal lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (5 downto 0);
    signal highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (34 downto 0);
    signal highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (28 downto 0);
    signal LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (79 downto 0);
    signal LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (79 downto 0);
    signal cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_q : std_logic_vector (49 downto 0);
    signal cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_q : std_logic_vector (50 downto 0);
    signal fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (56 downto 0);
    signal fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (53 downto 0);
    signal RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal mAddr_uid97_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal mAddr_uid97_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (7 downto 0);
    signal cIncludingRoundingBit_uid490_arcsinXPolyEval_q : std_logic_vector (61 downto 0);
    signal cIncludingRoundingBit_uid484_arcsinXPolyEval_q : std_logic_vector (53 downto 0);
    signal cIncludingRoundingBit_uid478_arcsinXPolyEval_q : std_logic_vector (43 downto 0);
    signal stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(51 downto 0);
    signal stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal yT1_uid273_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT1_uid273_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal yT2_uid279_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT2_uid279_arcsinXO2XPolyEval_b : std_logic_vector (25 downto 0);
    signal yT3_uid285_arcsinXO2XPolyEval_in : std_logic_vector (46 downto 0);
    signal yT3_uid285_arcsinXO2XPolyEval_b : std_logic_vector (33 downto 0);
    signal xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (19 downto 0);
    signal xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (19 downto 0);
    signal yT1_uid463_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal yT1_uid463_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (18 downto 0);
    signal xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (18 downto 0);
    signal xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (45 downto 0);
    signal xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid656_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (18 downto 0);
    signal sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (3 downto 0);
    signal expX_uid128_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid128_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal signX_uid130_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (63 downto 0);
    signal signX_uid130_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (46 downto 0);
    signal vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (46 downto 0);
    signal yT1_uid567_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT1_uid567_sqrtPolynomialEvaluator_b : std_logic_vector (16 downto 0);
    signal yT2_uid573_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT2_uid573_sqrtPolynomialEvaluator_b : std_logic_vector (23 downto 0);
    signal yT3_uid579_sqrtPolynomialEvaluator_in : std_logic_vector (44 downto 0);
    signal yT3_uid579_sqrtPolynomialEvaluator_b : std_logic_vector (32 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_a : std_logic_vector(108 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_b : std_logic_vector(108 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_o : std_logic_vector (108 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_q : std_logic_vector (108 downto 0);
    signal xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (13 downto 0);
    signal SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (62 downto 0);
    signal SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal sSM0W_uid605_pT2_uid470_arcsinXPolyEval_in : std_logic_vector (26 downto 0);
    signal sSM0W_uid605_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (4 downto 0);
    signal xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (35 downto 0);
    signal xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (35 downto 0);
    signal xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid617_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (8 downto 0);
    signal xBottomBits_uid617_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (8 downto 0);
    signal xBottomBits_uid633_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (14 downto 0);
    signal xBottomBits_uid633_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (14 downto 0);
    signal xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (39 downto 0);
    signal xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (12 downto 0);
    signal xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (12 downto 0);
    signal leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (14 downto 0);
    signal vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (14 downto 0);
    signal signR_uid125_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal signR_uid125_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal signR_uid125_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (49 downto 0);
    signal yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (22 downto 0);
    signal yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (22 downto 0);
    signal fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (59 downto 0);
    signal fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (54 downto 0);
    signal cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid337_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal cStage_uid351_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (37 downto 0);
    signal yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid616_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (10 downto 0);
    signal yBottomBits_uid616_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (10 downto 0);
    signal yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (37 downto 0);
    signal yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (43 downto 0);
    signal yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (16 downto 0);
    signal yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (16 downto 0);
    signal yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (53 downto 0);
    signal yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (26 downto 0);
    signal yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid655_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (26 downto 0);
    signal sSM0H_uid655_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (3 downto 0);
    signal fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (59 downto 0);
    signal fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (56 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_in : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_b : std_logic_vector (26 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_in : std_logic_vector (53 downto 0);
    signal prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_b : std_logic_vector (26 downto 0);
    signal fpL_uid85_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (63 downto 0);
    signal expY_uid129_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (62 downto 0);
    signal expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal signY_uid131_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (63 downto 0);
    signal signY_uid131_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal rightShiftStage0Idx1_uid416_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage0Idx2_uid419_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal rightShiftStage0Idx3_uid422_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(81 downto 0);
    signal sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_o : std_logic_vector (81 downto 0);
    signal sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (81 downto 0);
    signal sumAHighB_uid277_arcsinXO2XPolyEval_a : std_logic_vector(26 downto 0);
    signal sumAHighB_uid277_arcsinXO2XPolyEval_b : std_logic_vector(26 downto 0);
    signal sumAHighB_uid277_arcsinXO2XPolyEval_o : std_logic_vector (26 downto 0);
    signal sumAHighB_uid277_arcsinXO2XPolyEval_q : std_logic_vector (26 downto 0);
    signal sumAHighB_uid283_arcsinXO2XPolyEval_a : std_logic_vector(34 downto 0);
    signal sumAHighB_uid283_arcsinXO2XPolyEval_b : std_logic_vector(34 downto 0);
    signal sumAHighB_uid283_arcsinXO2XPolyEval_o : std_logic_vector (34 downto 0);
    signal sumAHighB_uid283_arcsinXO2XPolyEval_q : std_logic_vector (34 downto 0);
    signal sumAHighB_uid289_arcsinXO2XPolyEval_a : std_logic_vector(41 downto 0);
    signal sumAHighB_uid289_arcsinXO2XPolyEval_b : std_logic_vector(41 downto 0);
    signal sumAHighB_uid289_arcsinXO2XPolyEval_o : std_logic_vector (41 downto 0);
    signal sumAHighB_uid289_arcsinXO2XPolyEval_q : std_logic_vector (41 downto 0);
    signal sumAHighB_uid467_arcsinXPolyEval_a : std_logic_vector(27 downto 0);
    signal sumAHighB_uid467_arcsinXPolyEval_b : std_logic_vector(27 downto 0);
    signal sumAHighB_uid467_arcsinXPolyEval_o : std_logic_vector (27 downto 0);
    signal sumAHighB_uid467_arcsinXPolyEval_q : std_logic_vector (27 downto 0);
    signal R_uid611_pT2_uid470_arcsinXPolyEval_in : std_logic_vector (53 downto 0);
    signal R_uid611_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (30 downto 0);
    signal sumAHighB_uid571_sqrtPolynomialEvaluator_a : std_logic_vector(24 downto 0);
    signal sumAHighB_uid571_sqrtPolynomialEvaluator_b : std_logic_vector(24 downto 0);
    signal sumAHighB_uid571_sqrtPolynomialEvaluator_o : std_logic_vector (24 downto 0);
    signal sumAHighB_uid571_sqrtPolynomialEvaluator_q : std_logic_vector (24 downto 0);
    signal sumAHighB_uid577_sqrtPolynomialEvaluator_a : std_logic_vector(33 downto 0);
    signal sumAHighB_uid577_sqrtPolynomialEvaluator_b : std_logic_vector(33 downto 0);
    signal sumAHighB_uid577_sqrtPolynomialEvaluator_o : std_logic_vector (33 downto 0);
    signal sumAHighB_uid577_sqrtPolynomialEvaluator_q : std_logic_vector (33 downto 0);
    signal sumAHighB_uid583_sqrtPolynomialEvaluator_a : std_logic_vector(40 downto 0);
    signal sumAHighB_uid583_sqrtPolynomialEvaluator_b : std_logic_vector(40 downto 0);
    signal sumAHighB_uid583_sqrtPolynomialEvaluator_o : std_logic_vector (40 downto 0);
    signal sumAHighB_uid583_sqrtPolynomialEvaluator_q : std_logic_vector (40 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_f : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_g : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_h : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_i : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_j : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_k : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_l : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_m : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_n : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_o : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_p : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_d : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_f : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_g : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_h : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_i : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_j : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_k : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_l : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_m : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_n : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_o : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_p : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_q : std_logic_vector(134 downto 0);
    signal sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_q : std_logic_vector (54 downto 0);
    signal R_uid663_pT5_uid488_arcsinXPolyEval_in : std_logic_vector (79 downto 0);
    signal R_uid663_pT5_uid488_arcsinXPolyEval_b : std_logic_vector (55 downto 0);
    signal sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (54 downto 0);
    signal leftShiftStage2Idx1_uid254_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal sticky_uid183_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal sticky_uid183_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid36_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid36_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid36_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal add_one_fracX_uid132_uid133_uid133_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_in : std_logic_vector (95 downto 0);
    signal prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_b : std_logic_vector (51 downto 0);
    signal pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal srVal_uid89_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(11 downto 0);
    signal srVal_uid89_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(11 downto 0);
    signal srVal_uid89_asinX_uid8_fpArcsinPiTest_o : std_logic_vector (11 downto 0);
    signal srVal_uid89_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (11 downto 0);
    signal pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_q : std_logic_vector (16 downto 0);
    signal pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_q : std_logic_vector (25 downto 0);
    signal pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (16 downto 0);
    signal InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(68 downto 0);
    signal expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_o : std_logic_vector (68 downto 0);
    signal expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (67 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_in : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_in : std_logic_vector (53 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_b : std_logic_vector (26 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_in : std_logic_vector (80 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_b : std_logic_vector (26 downto 0);
    signal vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (6 downto 0);
    signal InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal spad_yBottomBits_uid616_uid619_pT3_uid476_arcsinXPolyEval_q : std_logic_vector (11 downto 0);
    signal expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (62 downto 0);
    signal expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (63 downto 0);
    signal signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (52 downto 0);
    signal fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (54 downto 0);
    signal add0_uid507_uid510_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (108 downto 0);
    signal s1_uid275_uid278_arcsinXO2XPolyEval_q : std_logic_vector (27 downto 0);
    signal s2_uid281_uid284_arcsinXO2XPolyEval_q : std_logic_vector (35 downto 0);
    signal s3_uid287_uid290_arcsinXO2XPolyEval_q : std_logic_vector (42 downto 0);
    signal s1_uid465_uid468_arcsinXPolyEval_q : std_logic_vector (28 downto 0);
    signal s1_uid569_uid572_sqrtPolynomialEvaluator_q : std_logic_vector (25 downto 0);
    signal s2_uid575_uid578_sqrtPolynomialEvaluator_q : std_logic_vector (34 downto 0);
    signal s3_uid581_uid584_sqrtPolynomialEvaluator_q : std_logic_vector (41 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS_in : std_logic_vector (133 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS_b : std_logic_vector (133 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS_in : std_logic_vector (132 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS_b : std_logic_vector (132 downto 0);
    signal add0_uid533_uid536_pT4_uid292_arcsinXO2XPolyEval_q : std_logic_vector (61 downto 0);
    signal add0_uid548_uid551_pT5_uid298_arcsinXO2XPolyEval_q : std_logic_vector (77 downto 0);
    signal add0_uid624_uid627_pT3_uid476_arcsinXPolyEval_q : std_logic_vector (56 downto 0);
    signal add0_uid639_uid642_pT4_uid482_arcsinXPolyEval_q : std_logic_vector (71 downto 0);
    signal add0_uid685_uid688_pT4_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (60 downto 0);
    signal leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
    signal InvExc_I_uid40_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_I_uid40_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exc_N_uid38_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid38_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid38_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (72 downto 0);
    signal X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (72 downto 0);
    signal X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (64 downto 0);
    signal X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (64 downto 0);
    signal X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (56 downto 0);
    signal X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (56 downto 0);
    signal xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (52 downto 0);
    signal xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (26 downto 0);
    signal xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (25 downto 0);
    signal xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (25 downto 0);
    signal lowRangeB_uid593_sqrtPolynomialEvaluator_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid593_sqrtPolynomialEvaluator_b : std_logic_vector (1 downto 0);
    signal highBBits_uid594_sqrtPolynomialEvaluator_in : std_logic_vector (51 downto 0);
    signal highBBits_uid594_sqrtPolynomialEvaluator_b : std_logic_vector (49 downto 0);
    signal srValRange_uid92_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (5 downto 0);
    signal srValRange_uid92_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (5 downto 0);
    signal exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (52 downto 0);
    signal fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (67 downto 0);
    signal expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (14 downto 0);
    signal rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (76 downto 0);
    signal vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (76 downto 0);
    signal fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (77 downto 0);
    signal fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (51 downto 0);
    signal exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_q : std_logic_vector (17 downto 0);
    signal expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (0 downto 0);
    signal expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (6 downto 0);
    signal yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (25 downto 0);
    signal InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (46 downto 0);
    signal RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (54 downto 0);
    signal RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (42 downto 0);
    signal R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (107 downto 0);
    signal R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (105 downto 0);
    signal yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (15 downto 0);
    signal yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (15 downto 0);
    signal yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (42 downto 0);
    signal yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (17 downto 0);
    signal yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_in : std_logic_vector (28 downto 0);
    signal yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (26 downto 0);
    signal sSM0H_uid604_pT2_uid470_arcsinXPolyEval_in : std_logic_vector (1 downto 0);
    signal sSM0H_uid604_pT2_uid470_arcsinXPolyEval_b : std_logic_vector (1 downto 0);
    signal yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (14 downto 0);
    signal yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (14 downto 0);
    signal yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (41 downto 0);
    signal yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (17 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_BJ_q : std_logic_vector (134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_BJ_q : std_logic_vector (134 downto 0);
    signal R_uid537_pT4_uid292_arcsinXO2XPolyEval_in : std_logic_vector (60 downto 0);
    signal R_uid537_pT4_uid292_arcsinXO2XPolyEval_b : std_logic_vector (43 downto 0);
    signal R_uid552_pT5_uid298_arcsinXO2XPolyEval_in : std_logic_vector (76 downto 0);
    signal R_uid552_pT5_uid298_arcsinXO2XPolyEval_b : std_logic_vector (51 downto 0);
    signal R_uid628_pT3_uid476_arcsinXPolyEval_in : std_logic_vector (55 downto 0);
    signal R_uid628_pT3_uid476_arcsinXPolyEval_b : std_logic_vector (37 downto 0);
    signal R_uid643_pT4_uid482_arcsinXPolyEval_in : std_logic_vector (70 downto 0);
    signal R_uid643_pT4_uid482_arcsinXPolyEval_b : std_logic_vector (44 downto 0);
    signal R_uid689_pT4_uid586_sqrtPolynomialEvaluator_in : std_logic_vector (59 downto 0);
    signal R_uid689_pT4_uid586_sqrtPolynomialEvaluator_b : std_logic_vector (42 downto 0);
    signal arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (80 downto 0);
    signal arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal y_uid59_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (79 downto 0);
    signal y_uid59_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (78 downto 0);
    signal InvExc_N_uid39_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid39_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx1_uid232_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal leftShiftStage0Idx2_uid235_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal leftShiftStage0Idx3_uid238_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (1 downto 0);
    signal excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (10 downto 0);
    signal expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (10 downto 0);
    signal cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (78 downto 0);
    signal expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (7 downto 0);
    signal yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector (26 downto 0);
    signal exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (105 downto 0);
    signal normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (104 downto 0);
    signal fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (103 downto 0);
    signal fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (52 downto 0);
    signal stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (50 downto 0);
    signal stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (50 downto 0);
    signal Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_in : std_logic_vector (51 downto 0);
    signal Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal spad_yBottomBits_uid525_uid528_pT4_uid292_arcsinXO2XPolyEval_q : std_logic_vector (16 downto 0);
    signal spad_yBottomBits_uid677_uid680_pT4_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (15 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_q : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_q : std_logic_vector(134 downto 0);
    signal Y78_uid60_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal Y78_uid60_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (0 downto 0);
    signal yAddr_uid63_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal yAddr_uid63_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (7 downto 0);
    signal exc_R_uid42_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal exc_R_uid42_asinX_uid8_fpArcsinPiTest_b : std_logic_vector(0 downto 0);
    signal exc_R_uid42_asinX_uid8_fpArcsinPiTest_c : std_logic_vector(0 downto 0);
    signal exc_R_uid42_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (80 downto 0);
    signal pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_q : std_logic_vector (17 downto 0);
    signal pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_q : std_logic_vector (17 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_a : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_b : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_c : std_logic_vector(134 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_q : std_logic_vector(134 downto 0);
    signal path2_uid61_asinX_uid8_fpArcsinPiTest_a : std_logic_vector(0 downto 0);
    signal path2_uid61_asinX_uid8_fpArcsinPiTest_q : std_logic_vector(0 downto 0);
    signal LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (78 downto 0);
    signal LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (78 downto 0);
    signal LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (76 downto 0);
    signal LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (76 downto 0);
    signal LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in : std_logic_vector (74 downto 0);
    signal LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : std_logic_vector (74 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_in : std_logic_vector (133 downto 0);
    signal mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b : std_logic_vector (133 downto 0);
    signal pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q : std_logic_vector (2 downto 0);
begin


	--xIn(GPIN,3)@0

	--cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest(CONSTANT,18)
    cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q <= "0000000000000000000000000000000000000000000000000000";

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable(LOGICAL,2181)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_a <= en;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q <= not ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_a;

	--ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor(LOGICAL,2761)
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_b <= ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_q <= not (ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_a or ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_b);

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_mem_top(CONSTANT,2733)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_mem_top_q <= "0111111";

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp(LOGICAL,2734)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_a <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_mem_top_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q);
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_q <= "1" when ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_a = ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_b else "0";

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg(REG,2735)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena(REG,2762)
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_nor_q = "1") THEN
                ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd(LOGICAL,2763)
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_a <= ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_b <= en;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_q <= ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_a and ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_b;

	--ld_xIn_a_to_fracX_uid16_asinX_uid8_fpArcsinPiTest_a(DELAY,1048)@0
    ld_xIn_a_to_fracX_uid16_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => a, xout => ld_xIn_a_to_fracX_uid16_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fracX_uid16_asinX_uid8_fpArcsinPiTest(BITSELECT,15)@1
    fracX_uid16_asinX_uid8_fpArcsinPiTest_in <= ld_xIn_a_to_fracX_uid16_asinX_uid8_fpArcsinPiTest_a_q(51 downto 0);
    fracX_uid16_asinX_uid8_fpArcsinPiTest_b <= fracX_uid16_asinX_uid8_fpArcsinPiTest_in(51 downto 0);

	--fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest(LOGICAL,34)@1
    fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_a <= fracX_uid16_asinX_uid8_fpArcsinPiTest_b;
    fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_b <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
    fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_q <= "1" when fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_a = fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_b else "0";

	--InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest(LOGICAL,36)@1
    InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_a <= fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_q;
    InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_q <= not InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_a;

	--cstBias_uid22_asinX_uid8_fpArcsinPiTest(CONSTANT,21)
    cstBias_uid22_asinX_uid8_fpArcsinPiTest_q <= "01111111111";

	--expX_uid15_asinX_uid8_fpArcsinPiTest(BITSELECT,14)@0
    expX_uid15_asinX_uid8_fpArcsinPiTest_in <= a(62 downto 0);
    expX_uid15_asinX_uid8_fpArcsinPiTest_b <= expX_uid15_asinX_uid8_fpArcsinPiTest_in(62 downto 52);

	--expEQ0_uid45_asinX_uid8_fpArcsinPiTest(LOGICAL,44)@0
    expEQ0_uid45_asinX_uid8_fpArcsinPiTest_a <= expX_uid15_asinX_uid8_fpArcsinPiTest_b;
    expEQ0_uid45_asinX_uid8_fpArcsinPiTest_b <= cstBias_uid22_asinX_uid8_fpArcsinPiTest_q;
    expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q <= "1" when expEQ0_uid45_asinX_uid8_fpArcsinPiTest_a = expEQ0_uid45_asinX_uid8_fpArcsinPiTest_b else "0";

	--ld_expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q_to_exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a(DELAY,1066)@0
    ld_expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q_to_exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q, xout => ld_expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q_to_exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest(LOGICAL,46)@1
    exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a <= ld_expEQ0_uid45_asinX_uid8_fpArcsinPiTest_q_to_exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a_q;
    exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_b <= InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_q;
    exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_q <= exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_a and exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_b;

	--GND(CONSTANT,0)
    GND_q <= "0";

	--expGT0_uid44_asinX_uid8_fpArcsinPiTest(COMPARE,43)@0
    expGT0_uid44_asinX_uid8_fpArcsinPiTest_cin <= GND_q;
    expGT0_uid44_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid22_asinX_uid8_fpArcsinPiTest_q) & '0';
    expGT0_uid44_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("00" & expX_uid15_asinX_uid8_fpArcsinPiTest_b) & expGT0_uid44_asinX_uid8_fpArcsinPiTest_cin(0);
            expGT0_uid44_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expGT0_uid44_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(expGT0_uid44_asinX_uid8_fpArcsinPiTest_b));
    expGT0_uid44_asinX_uid8_fpArcsinPiTest_c(0) <= expGT0_uid44_asinX_uid8_fpArcsinPiTest_o(13);


	--ld_expGT0_uid44_asinX_uid8_fpArcsinPiTest_c_to_inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a(DELAY,1068)@0
    ld_expGT0_uid44_asinX_uid8_fpArcsinPiTest_c_to_inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expGT0_uid44_asinX_uid8_fpArcsinPiTest_c, xout => ld_expGT0_uid44_asinX_uid8_fpArcsinPiTest_c_to_inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest(LOGICAL,47)@1
    inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a <= ld_expGT0_uid44_asinX_uid8_fpArcsinPiTest_c_to_inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a_q;
    inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_b <= exp0FracNotZero_uid47_asinX_uid8_fpArcsinPiTest_q;
    inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_q <= inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_a or inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_b;

	--cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest(CONSTANT,17)
    cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q <= "11111111111";

	--expXIsMax_uid33_asinX_uid8_fpArcsinPiTest(LOGICAL,32)@0
    expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_a <= expX_uid15_asinX_uid8_fpArcsinPiTest_b;
    expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_b <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
    expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q <= "1" when expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_a = expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_b else "0";

	--ld_expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q_to_exc_I_uid36_asinX_uid8_fpArcsinPiTest_a(DELAY,1053)@0
    ld_expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q_to_exc_I_uid36_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q, xout => ld_expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q_to_exc_I_uid36_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exc_N_uid38_asinX_uid8_fpArcsinPiTest(LOGICAL,37)@1
    exc_N_uid38_asinX_uid8_fpArcsinPiTest_a <= ld_expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q_to_exc_I_uid36_asinX_uid8_fpArcsinPiTest_a_q;
    exc_N_uid38_asinX_uid8_fpArcsinPiTest_b <= InvFracXIsZero_uid37_asinX_uid8_fpArcsinPiTest_q;
    exc_N_uid38_asinX_uid8_fpArcsinPiTest_q <= exc_N_uid38_asinX_uid8_fpArcsinPiTest_a and exc_N_uid38_asinX_uid8_fpArcsinPiTest_b;

	--InvExc_N_uid39_asinX_uid8_fpArcsinPiTest(LOGICAL,38)@1
    InvExc_N_uid39_asinX_uid8_fpArcsinPiTest_a <= exc_N_uid38_asinX_uid8_fpArcsinPiTest_q;
    InvExc_N_uid39_asinX_uid8_fpArcsinPiTest_q <= not InvExc_N_uid39_asinX_uid8_fpArcsinPiTest_a;

	--exc_I_uid36_asinX_uid8_fpArcsinPiTest(LOGICAL,35)@1
    exc_I_uid36_asinX_uid8_fpArcsinPiTest_a <= ld_expXIsMax_uid33_asinX_uid8_fpArcsinPiTest_q_to_exc_I_uid36_asinX_uid8_fpArcsinPiTest_a_q;
    exc_I_uid36_asinX_uid8_fpArcsinPiTest_b <= fracXIsZero_uid35_asinX_uid8_fpArcsinPiTest_q;
    exc_I_uid36_asinX_uid8_fpArcsinPiTest_q <= exc_I_uid36_asinX_uid8_fpArcsinPiTest_a and exc_I_uid36_asinX_uid8_fpArcsinPiTest_b;

	--InvExc_I_uid40_asinX_uid8_fpArcsinPiTest(LOGICAL,39)@1
    InvExc_I_uid40_asinX_uid8_fpArcsinPiTest_a <= exc_I_uid36_asinX_uid8_fpArcsinPiTest_q;
    InvExc_I_uid40_asinX_uid8_fpArcsinPiTest_q <= not InvExc_I_uid40_asinX_uid8_fpArcsinPiTest_a;

	--cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest(CONSTANT,20)
    cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q <= "00000000000";

	--expXIsZero_uid31_asinX_uid8_fpArcsinPiTest(LOGICAL,30)@0
    expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_a <= expX_uid15_asinX_uid8_fpArcsinPiTest_b;
    expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_b <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
    expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_q <= "1" when expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_a = expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_b else "0";

	--InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest(LOGICAL,40)@0
    InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_a <= expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_q;
    InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q <= not InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_a;

	--ld_InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q_to_exc_R_uid42_asinX_uid8_fpArcsinPiTest_a(DELAY,1061)@0
    ld_InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q_to_exc_R_uid42_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q, xout => ld_InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q_to_exc_R_uid42_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exc_R_uid42_asinX_uid8_fpArcsinPiTest(LOGICAL,41)@1
    exc_R_uid42_asinX_uid8_fpArcsinPiTest_a <= ld_InvExpXIsZero_uid41_asinX_uid8_fpArcsinPiTest_q_to_exc_R_uid42_asinX_uid8_fpArcsinPiTest_a_q;
    exc_R_uid42_asinX_uid8_fpArcsinPiTest_b <= InvExc_I_uid40_asinX_uid8_fpArcsinPiTest_q;
    exc_R_uid42_asinX_uid8_fpArcsinPiTest_c <= InvExc_N_uid39_asinX_uid8_fpArcsinPiTest_q;
    exc_R_uid42_asinX_uid8_fpArcsinPiTest_q <= exc_R_uid42_asinX_uid8_fpArcsinPiTest_a and exc_R_uid42_asinX_uid8_fpArcsinPiTest_b and exc_R_uid42_asinX_uid8_fpArcsinPiTest_c;

	--xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest(LOGICAL,117)@1
    xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_a <= exc_R_uid42_asinX_uid8_fpArcsinPiTest_q;
    xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_b <= inputOutOfRange_uid48_asinX_uid8_fpArcsinPiTest_q;
    xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_q_i <= xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_a and xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_b;
    xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_q, xin => xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_I_uid36_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_2(REG,815)@1
    reg_exc_I_uid36_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_I_uid36_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_I_uid36_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_2_q <= exc_I_uid36_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_exc_N_uid38_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_1(REG,814)@1
    reg_exc_N_uid38_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid38_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid38_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_1_q <= exc_N_uid38_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid119_asinX_uid8_fpArcsinPiTest(LOGICAL,118)@2
    excRNaN_uid119_asinX_uid8_fpArcsinPiTest_a <= reg_exc_N_uid38_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_1_q;
    excRNaN_uid119_asinX_uid8_fpArcsinPiTest_b <= reg_exc_I_uid36_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_2_q;
    excRNaN_uid119_asinX_uid8_fpArcsinPiTest_c <= xRegInOutOfRange_uid118_asinX_uid8_fpArcsinPiTest_q;
    excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q <= excRNaN_uid119_asinX_uid8_fpArcsinPiTest_a or excRNaN_uid119_asinX_uid8_fpArcsinPiTest_b or excRNaN_uid119_asinX_uid8_fpArcsinPiTest_c;

	--InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest(LOGICAL,123)@2
    InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest_a <= excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q;
    InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest_q <= not InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest_a;

	--singX_uid17_asinX_uid8_fpArcsinPiTest(BITSELECT,16)@0
    singX_uid17_asinX_uid8_fpArcsinPiTest_in <= a;
    singX_uid17_asinX_uid8_fpArcsinPiTest_b <= singX_uid17_asinX_uid8_fpArcsinPiTest_in(63 downto 63);

	--ld_singX_uid17_asinX_uid8_fpArcsinPiTest_b_to_signR_uid125_asinX_uid8_fpArcsinPiTest_a(DELAY,1151)@0
    ld_singX_uid17_asinX_uid8_fpArcsinPiTest_b_to_signR_uid125_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => singX_uid17_asinX_uid8_fpArcsinPiTest_b, xout => ld_singX_uid17_asinX_uid8_fpArcsinPiTest_b_to_signR_uid125_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signR_uid125_asinX_uid8_fpArcsinPiTest(LOGICAL,124)@2
    signR_uid125_asinX_uid8_fpArcsinPiTest_a <= ld_singX_uid17_asinX_uid8_fpArcsinPiTest_b_to_signR_uid125_asinX_uid8_fpArcsinPiTest_a_q;
    signR_uid125_asinX_uid8_fpArcsinPiTest_b <= InvExcRNaN_uid124_asinX_uid8_fpArcsinPiTest_q;
    signR_uid125_asinX_uid8_fpArcsinPiTest_q <= signR_uid125_asinX_uid8_fpArcsinPiTest_a and signR_uid125_asinX_uid8_fpArcsinPiTest_b;

	--ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_inputreg(DELAY,2201)
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid125_asinX_uid8_fpArcsinPiTest_q, xout => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt(COUNTER,2729)
    -- every=1, low=0, high=63, step=1, init=1
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_i <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_i,6));


	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg(REG,2730)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux(MUX,2731)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_s <= en;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux: PROCESS (ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_s, ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q, ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_s IS
                  WHEN "0" => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q;
                  WHEN "1" => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem(DUALMEM,2752)
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ia <= ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_inputreg_q;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q;
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_iq,
        address_a => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_aa,
        data_a => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ia
    );
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_reset0 <= areset;
        ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_q <= ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c(DELAY,1155)@2
    ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_q, xout => ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest(CONSTANT,22)
    cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest_q <= "01111111110";

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor(LOGICAL,2275)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_b <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_q <= not (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_a or ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_b);

	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg(REG,2209)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena(REG,2276)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd(LOGICAL,2277)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_a <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_a and ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_b;

	--rightShiftStage2Idx3Pad3_uid443_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(CONSTANT,442)
    rightShiftStage2Idx3Pad3_uid443_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= "000";

	--rightShiftStage1Idx3Pad12_uid432_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(CONSTANT,431)
    rightShiftStage1Idx3Pad12_uid432_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= "000000000000";

	--rightShiftStage0Idx3Pad48_uid421_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(CONSTANT,420)
    rightShiftStage0Idx3Pad48_uid421_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= "000000000000000000000000000000000000000000000000";

	--X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,419)@38
    X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q;
    X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 48);

	--rightShiftStage0Idx3_uid422_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,421)@38
    rightShiftStage0Idx3_uid422_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage0Idx3Pad48_uid421_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q & X54dto48_uid420_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b;

	--zs_uid311_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(CONSTANT,310)
    zs_uid311_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "00000000000000000000000000000000";

	--X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,416)@38
    X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q;
    X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 32);

	--rightShiftStage0Idx2_uid419_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,418)@38
    rightShiftStage0Idx2_uid419_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= zs_uid311_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q & X54dto32_uid417_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b;

	--leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest(CONSTANT,232)
    leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= "0000000000000000";

	--X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,413)@38
    X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q;
    X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 16);

	--rightShiftStage0Idx1_uid416_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,415)@38
    rightShiftStage0Idx1_uid416_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q & X54dto16_uid414_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b;

	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor(LOGICAL,2264)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_b <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_q <= not (ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_a or ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_b);

	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_mem_top(CONSTANT,2260)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_mem_top_q <= "010111";

	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp(LOGICAL,2261)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_a <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_mem_top_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_q);
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_q <= "1" when ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_a = ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_b else "0";

	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmpReg(REG,2262)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmpReg_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena(REG,2265)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_nor_q = "1") THEN
                ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd(LOGICAL,2266)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_a <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_sticky_ena_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_b <= en;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_a and ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_b;

	--maxCountVal_uid354_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(CONSTANT,353)
    maxCountVal_uid354_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "1001111";

	--zs_uid304_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(CONSTANT,303)
    zs_uid304_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,252)@2
    LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q(79 downto 0);
    LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(79 downto 0);

	--leftShiftStage2Idx1_uid254_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,253)@2
    leftShiftStage2Idx1_uid254_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= LeftShiftStage179dto0_uid253_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b & GND_q;

	--X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,236)@1
    X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q(56 downto 0);
    X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(56 downto 0);

	--leftShiftStage0Idx3Pad24_uid236_fxpX_uid57_asinX_uid8_fpArcsinPiTest(CONSTANT,235)
    leftShiftStage0Idx3Pad24_uid236_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= "000000000000000000000000";

	--leftShiftStage0Idx3_uid238_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,237)@1
    leftShiftStage0Idx3_uid238_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= X56dto0_uid237_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b & leftShiftStage0Idx3Pad24_uid236_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,233)@1
    X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q(64 downto 0);
    X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(64 downto 0);

	--leftShiftStage0Idx2_uid235_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,234)@1
    leftShiftStage0Idx2_uid235_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= X64dto0_uid234_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b & leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,230)@1
    X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q(72 downto 0);
    X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(72 downto 0);

	--leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest(CONSTANT,229)
    leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= "00000000";

	--leftShiftStage0Idx1_uid232_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,231)@1
    leftShiftStage0Idx1_uid232_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= X72dto0_uid231_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b & leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--cst01pWShift_uid54_asinX_uid8_fpArcsinPiTest(CONSTANT,53)
    cst01pWShift_uid54_asinX_uid8_fpArcsinPiTest_q <= "0000000000000000000000000000";

	--oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest(BITJOIN,48)@1
    oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q <= VCC_q & fracX_uid16_asinX_uid8_fpArcsinPiTest_b;

	--oFracXExt_uid55_asinX_uid8_fpArcsinPiTest(BITJOIN,54)@1
    oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q <= cst01pWShift_uid54_asinX_uid8_fpArcsinPiTest_q & oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q;

	--shiftBias_uid52_asinX_uid8_fpArcsinPiTest(CONSTANT,51)
    shiftBias_uid52_asinX_uid8_fpArcsinPiTest_q <= "01111100011";

	--shiftValue_uid53_asinX_uid8_fpArcsinPiTest(SUB,52)@0
    shiftValue_uid53_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & expX_uid15_asinX_uid8_fpArcsinPiTest_b);
    shiftValue_uid53_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0" & shiftBias_uid52_asinX_uid8_fpArcsinPiTest_q);
            shiftValue_uid53_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValue_uid53_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(shiftValue_uid53_asinX_uid8_fpArcsinPiTest_b));
    shiftValue_uid53_asinX_uid8_fpArcsinPiTest_q <= shiftValue_uid53_asinX_uid8_fpArcsinPiTest_o(11 downto 0);


	--fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest(BITSELECT,55)@0
    fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_in <= shiftValue_uid53_asinX_uid8_fpArcsinPiTest_q(4 downto 0);
    fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_b <= fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_in(4 downto 0);

	--leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,238)@0
    leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_b;
    leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(4 downto 3);

	--reg_leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1(REG,817)@0
    reg_leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q <= leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest(MUX,239)@1
    leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s <= reg_leftShiftStageSel4Dto3_uid239_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q;
    leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest: PROCESS (leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s, en, oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q, leftShiftStage0Idx1_uid232_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q, leftShiftStage0Idx2_uid235_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q, leftShiftStage0Idx3_uid238_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= oFracXExt_uid55_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage0Idx1_uid232_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage0Idx2_uid235_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage0Idx3_uid238_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,247)@1
    LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q(74 downto 0);
    LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(74 downto 0);

	--ld_LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b(DELAY,1293)@1
    ld_LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 75, depth => 1 )
    PORT MAP ( xin => LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b, xout => ld_LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx3Pad6_uid247_fxpX_uid57_asinX_uid8_fpArcsinPiTest(CONSTANT,246)
    leftShiftStage1Idx3Pad6_uid247_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= "000000";

	--leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,248)@2
    leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= ld_LeftShiftStage074dto0_uid248_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q & leftShiftStage1Idx3Pad6_uid247_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,244)@1
    LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q(76 downto 0);
    LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(76 downto 0);

	--ld_LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b(DELAY,1291)@1
    ld_LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b, xout => ld_LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest(CONSTANT,243)
    leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= "0000";

	--leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,245)@2
    leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= ld_LeftShiftStage076dto0_uid245_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q & leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,241)@1
    LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q(78 downto 0);
    LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(78 downto 0);

	--ld_LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b(DELAY,1289)@1
    ld_LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b, xout => ld_LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITJOIN,242)@2
    leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= ld_LeftShiftStage078dto0_uid242_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q & z2_uid93_asinX_uid8_fpArcsinPiTest_q;

	--reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2(REG,819)@1
    reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2_q <= leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,249)@0
    leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_b(2 downto 0);
    leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(2 downto 1);

	--reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1(REG,818)@0
    reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q <= leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b(DELAY,1295)@1
    ld_reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q, xout => ld_reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest(MUX,250)@2
    leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s <= ld_reg_leftShiftStageSel2Dto1_uid250_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_1_q_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q;
    leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest: PROCESS (leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s, en, reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2_q, leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q, leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q, leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= reg_leftShiftStage0_uid240_fxpX_uid57_asinX_uid8_fpArcsinPiTest_0_to_leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "01" => leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage1Idx1_uid243_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage1Idx2_uid246_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage1Idx3_uid249_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest(BITSELECT,254)@0
    leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in <= fxpShifterBits_uid56_asinX_uid8_fpArcsinPiTest_b(0 downto 0);
    leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b <= leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_in(0 downto 0);

	--ld_leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b(DELAY,1303)@0
    ld_leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b, xout => ld_leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest(MUX,255)@2
    leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s <= ld_leftShiftStageSel0Dto0_uid255_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_to_leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_b_q;
    leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest: PROCESS (leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s, en, leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q, leftShiftStage2Idx1_uid254_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage1_uid251_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "1" => leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage2Idx1_uid254_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--y_uid59_asinX_uid8_fpArcsinPiTest(BITSELECT,58)@2
    y_uid59_asinX_uid8_fpArcsinPiTest_in <= leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q(79 downto 0);
    y_uid59_asinX_uid8_fpArcsinPiTest_b <= y_uid59_asinX_uid8_fpArcsinPiTest_in(79 downto 1);

	--reg_y_uid59_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_1(REG,876)@2
    reg_y_uid59_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_y_uid59_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_y_uid59_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_1_q <= y_uid59_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest(BITJOIN,77)@2
    pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_q <= VCC_q & STD_LOGIC_VECTOR((78 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_0(REG,875)@2
    reg_pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_0_q <= pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--oMy_uid78_asinX_uid8_fpArcsinPiTest(SUB,78)@3
    oMy_uid78_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_pad_o_uid25_uid78_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_0_q);
    oMy_uid78_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("00" & reg_y_uid59_asinX_uid8_fpArcsinPiTest_0_to_oMy_uid78_asinX_uid8_fpArcsinPiTest_1_q);
            oMy_uid78_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(oMy_uid78_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(oMy_uid78_asinX_uid8_fpArcsinPiTest_b));
    oMy_uid78_asinX_uid8_fpArcsinPiTest_q <= oMy_uid78_asinX_uid8_fpArcsinPiTest_o(80 downto 0);


	--l_uid80_asinX_uid8_fpArcsinPiTest(BITSELECT,79)@3
    l_uid80_asinX_uid8_fpArcsinPiTest_in <= oMy_uid78_asinX_uid8_fpArcsinPiTest_q(78 downto 0);
    l_uid80_asinX_uid8_fpArcsinPiTest_b <= l_uid80_asinX_uid8_fpArcsinPiTest_in(78 downto 0);

	--rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,304)@3
    rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= l_uid80_asinX_uid8_fpArcsinPiTest_b;
    rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 15);

	--reg_rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1(REG,877)@3
    reg_rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q <= rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,305)@4
    vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= reg_rVStage_uid305_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q;
    vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= zs_uid304_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "1" when vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";

	--ld_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_a(DELAY,2017)@4
    ld_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xout => ld_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6(REG,891)@7
    reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_q <= ld_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,307)@3
    vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= l_uid80_asinX_uid8_fpArcsinPiTest_b(14 downto 0);
    vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(14 downto 0);

	--ld_vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_to_cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b(DELAY,1344)@3
    ld_vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_to_cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 15, depth => 1 )
    PORT MAP ( xin => vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b, xout => ld_vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_to_cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,308)@4
    cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= ld_vStage_uid308_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_to_cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b_q & zs_uid304_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;

	--ld_l_uid80_asinX_uid8_fpArcsinPiTest_b_to_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c(DELAY,1346)@3
    ld_l_uid80_asinX_uid8_fpArcsinPiTest_b_to_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => l_uid80_asinX_uid8_fpArcsinPiTest_b, xout => ld_l_uid80_asinX_uid8_fpArcsinPiTest_b_to_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,309)@4
    vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, ld_l_uid80_asinX_uid8_fpArcsinPiTest_b_to_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q, cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= ld_l_uid80_asinX_uid8_fpArcsinPiTest_b_to_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q;
                  WHEN "1" => vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= cStage_uid309_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,311)@4
    rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 47);

	--reg_rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1(REG,878)@4
    reg_rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q <= rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,312)@5
    vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= reg_rVStage_uid312_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q;
    vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= zs_uid311_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "1" when vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";

	--ld_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_a(DELAY,2016)@5
    ld_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xout => ld_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5(REG,890)@7
    reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_q <= ld_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,314)@4
    vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(46 downto 0);
    vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(46 downto 0);

	--cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,315)@4
    cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStage_uid315_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b & zs_uid311_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;

	--reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3(REG,880)@4
    reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2(REG,879)@4
    reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,316)@5
    vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q, reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q)
    BEGIN
            CASE vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_vStagei_uid310_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "1" => vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_cStage_uid316_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,318)@5
    rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 63);

	--reg_rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1(REG,881)@5
    reg_rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q <= rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,319)@6
    vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= reg_rVStage_uid319_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_1_q;
    vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
    vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "1" when vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";

	--ld_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_a(DELAY,2015)@6
    ld_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xout => ld_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4(REG,889)@7
    reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_q <= ld_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,321)@5
    vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(62 downto 0);
    vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(62 downto 0);

	--cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,322)@5
    cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStage_uid322_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b & leftShiftStage0Idx2Pad16_uid233_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3(REG,883)@5
    reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2(REG,882)@5
    reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,323)@6
    vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q, reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q)
    BEGIN
            CASE vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_vStagei_uid317_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "1" => vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_cStage_uid323_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,325)@6
    rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 71);

	--vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,326)@6
    vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= rVStage_uid326_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
    vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
    vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_i <= "1" when vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";
    vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xin => vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_d(DELAY,1393)@7
    ld_vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xout => ld_vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,328)@6
    vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(70 downto 0);
    vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(70 downto 0);

	--cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,329)@6
    cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStage_uid329_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b & leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3(REG,885)@6
    reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2(REG,884)@6
    reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,330)@7
    vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q, reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q)
    BEGIN
            CASE vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_vStagei_uid324_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "1" => vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_cStage_uid330_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,332)@7
    rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 75);

	--vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,333)@7
    vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= rVStage_uid333_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
    vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
    vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "1" when vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";

	--reg_vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2(REG,888)@7
    reg_vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,335)@7
    vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(74 downto 0);
    vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(74 downto 0);

	--cStage_uid337_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,336)@7
    cStage_uid337_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStage_uid336_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b & leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;

	--vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,337)@7
    vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, cStage_uid337_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStagei_uid331_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "1" => vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= cStage_uid337_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,339)@7
    rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 77);

	--vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,340)@7
    vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= rVStage_uid340_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
    vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= z2_uid93_asinX_uid8_fpArcsinPiTest_q;
    vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_i <= "1" when vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";
    vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xin => vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,342)@7
    vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(76 downto 0);
    vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(76 downto 0);

	--cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,343)@7
    cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStage_uid343_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b & z2_uid93_asinX_uid8_fpArcsinPiTest_q;

	--reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3(REG,887)@7
    reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q <= cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2(REG,886)@7
    reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q <= vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,344)@8
    vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q, reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q)
    BEGIN
            CASE vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_vStagei_uid338_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "1" => vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_cStage_uid344_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN OTHERS => vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,346)@8
    rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(78 downto 78);

	--vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(LOGICAL,347)@8
    vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= rVStage_uid347_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b;
    vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= GND_q;
    vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= "1" when vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a = vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b else "0";

	--vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,352)@8
    vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= reg_vCount_uid306_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_6_q & reg_vCount_uid313_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_5_q & reg_vCount_uid320_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_4_q & ld_vCount_uid327_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_d_q & reg_vCount_uid334_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_0_to_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_2_q & vCount_uid341_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q & vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;

	--ld_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c(DELAY,1399)@8
    ld_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, xout => ld_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(COMPARE,354)@8
    vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_cin <= GND_q;
    vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("00" & maxCountVal_uid354_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q) & '0';
    vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("00" & vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q) & vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_cin(0);
    vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c(0) <= vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_o(9);


	--vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,356)@9
    vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCountBig_uid355_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c;
    vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, ld_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q, maxCountVal_uid354_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= ld_vCount_uid353_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q_to_vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_c_q;
                  WHEN "1" => vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= maxCountVal_uid354_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstBiasM2_uid6_fpArcsinPiTest(CONSTANT,5)
    cstBiasM2_uid6_fpArcsinPiTest_q <= "01111111101";

	--expL_uid82_asinX_uid8_fpArcsinPiTest(SUB,81)@9
    expL_uid82_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM2_uid6_fpArcsinPiTest_q);
    expL_uid82_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("00000" & vCountFinal_uid357_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q);
            expL_uid82_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expL_uid82_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(expL_uid82_asinX_uid8_fpArcsinPiTest_b));
    expL_uid82_asinX_uid8_fpArcsinPiTest_q <= expL_uid82_asinX_uid8_fpArcsinPiTest_o(11 downto 0);


	--expLRange_uid84_asinX_uid8_fpArcsinPiTest(BITSELECT,83)@9
    expLRange_uid84_asinX_uid8_fpArcsinPiTest_in <= expL_uid82_asinX_uid8_fpArcsinPiTest_q(10 downto 0);
    expLRange_uid84_asinX_uid8_fpArcsinPiTest_b <= expLRange_uid84_asinX_uid8_fpArcsinPiTest_in(10 downto 0);

	--vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITSELECT,349)@8
    vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(77 downto 0);
    vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b <= vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_in(77 downto 0);

	--cStage_uid351_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(BITJOIN,350)@8
    cStage_uid351_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStage_uid350_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_b & GND_q;

	--vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest(MUX,351)@8
    vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s <= vCount_uid348_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
    vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest: PROCESS (vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s, en, vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q, cStage_uid351_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= vStagei_uid345_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "1" => vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= cStage_uid351_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest(BITSELECT,82)@8
    fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_in <= vStagei_uid352_fpLOut1_uid81_asinX_uid8_fpArcsinPiTest_q(77 downto 0);
    fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b <= fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_in(77 downto 26);

	--ld_fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b_to_fpL_uid85_asinX_uid8_fpArcsinPiTest_a(DELAY,1101)@8
    ld_fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b_to_fpL_uid85_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b, xout => ld_fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b_to_fpL_uid85_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fpL_uid85_asinX_uid8_fpArcsinPiTest(BITJOIN,84)@9
    fpL_uid85_asinX_uid8_fpArcsinPiTest_q <= GND_q & expLRange_uid84_asinX_uid8_fpArcsinPiTest_b & ld_fpLOutFrac_uid83_asinX_uid8_fpArcsinPiTest_b_to_fpL_uid85_asinX_uid8_fpArcsinPiTest_a_q;

	--signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,361)@9
    signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= fpL_uid85_asinX_uid8_fpArcsinPiTest_q;
    signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(63 downto 63);

	--reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2(REG,895)@9
    reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2_q <= signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,359)@9
    expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= fpL_uid85_asinX_uid8_fpArcsinPiTest_q(62 downto 0);
    expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(62 downto 52);

	--reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1(REG,892)@9
    reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,366)@10
    expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q;
    expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
    expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "1" when expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a = expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b else "0";

	--negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,409)@10
    negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2_q;
    negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i <= negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xin => negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_inputreg(DELAY,2254)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xout => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt(COUNTER,2256)
    -- every=1, low=0, high=23, step=1, init=1
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i = 22 THEN
                      ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_eq = '1') THEN
                        ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i - 23;
                    ELSE
                        ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_i,5));


	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg(REG,2257)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux(MUX,2258)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_s <= en;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux: PROCESS (ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_s, ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg_q, ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg_q;
                  WHEN "1" => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem(DUALMEM,2255)
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_ia <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_inputreg_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_aa <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdreg_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_ab <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_rdmux_q;
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 24,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 24,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_iq,
        address_a => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_aa,
        data_a => ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_ia
    );
    ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_reset0 <= areset;
        ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_iq(0 downto 0);

	--ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor(LOGICAL,2251)
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_b <= ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_q <= not (ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_a or ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_b);

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_mem_top(CONSTANT,2234)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_mem_top_q <= "010110";

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp(LOGICAL,2235)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_a <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_mem_top_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q);
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_q <= "1" when ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_a = ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_b else "0";

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg(REG,2236)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena(REG,2252)
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_q = "1") THEN
                ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd(LOGICAL,2253)
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_a <= ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_b <= en;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_q <= ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_a and ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_b;

	--expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(ADD,382)@10
    expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q);
    expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest_q);
            expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a) + UNSIGNED(expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b));
    expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_o(11 downto 0);


	--expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,383)@10
    expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= expOddSig_uid383_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(11 downto 1);

	--expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(ADD,379)@10
    expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q);
    expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0" & cstBias_uid22_asinX_uid8_fpArcsinPiTest_q);
            expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a) + UNSIGNED(expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b));
    expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_o(11 downto 0);


	--expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,380)@10
    expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= expEvenSig_uid380_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(11 downto 1);

	--expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,384)@9
    expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b(0 downto 0);
    expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(0 downto 0);

	--expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,385)@9
    expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= expX0_uid385_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= not expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a;

	--reg_expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1(REG,943)@9
    reg_expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(MUX,386)@10
    expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s <= reg_expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q;
    expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s IS
                      WHEN "0" => expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= expREven_uid381_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
                      WHEN "1" => expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= expROdd_uid384_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
                      WHEN OTHERS => expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_d(DELAY,1448)@11
    ld_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xout => ld_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b(DELAY,1445)@10
    ld_reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2_q, xout => ld_reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b(DELAY,1435)@9
    ld_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b, xout => ld_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,360)@9
    fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= fpL_uid85_asinX_uid8_fpArcsinPiTest_q(51 downto 0);
    fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(51 downto 0);

	--reg_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1(REG,894)@9
    reg_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,370)@10
    fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= reg_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q;
    fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
    fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "1" when fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a = fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b else "0";

	--InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,372)@10
    InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= not InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a;

	--expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,368)@10
    expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= reg_expX_uid360_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q;
    expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
    expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "1" when expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a = expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b else "0";

	--exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,373)@10
    exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= InvFracXIsZero_uid373_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;

	--InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,374)@10
    InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= not InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a;

	--exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,371)@10
    exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= expXIsMax_uid369_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= fracXIsZero_uid371_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;

	--InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,375)@10
    InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= not InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a;

	--InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,376)@10
    InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= not InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a;

	--exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,377)@10
    exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= InvExpXIsZero_uid377_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= InvExc_I_uid376_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c <= InvExc_N_uid375_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b and exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c;

	--minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,395)@10
    minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= exc_R_uid378_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= ld_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_q;
    minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i <= minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xin => minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,396)@10
    minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_2_q;
    minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i <= minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xin => minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1(REG,896)@10
    reg_exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q <= exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,397)@11
    excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= reg_exc_N_uid374_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q;
    excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= minInf_uid397_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c <= minReg_uid396_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a or excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b or excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c;

	--InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,393)@9
    InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i <= not InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a;
    InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xin => InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, aclr => areset);

	--inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOGICAL,394)@10
    inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a <= exc_I_uid372_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= InvSignX_uid394_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i <= inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a and inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xin => inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--reg_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0(REG,897)@10
    reg_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_q <= expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITJOIN,398)@11
    join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= excRNaN_uid398_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q & inInfAndNotNeg_uid395_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q & reg_expXIsZero_uid367_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_q;

	--fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITJOIN,399)@11
    fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= ld_reg_signX_uid362_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_1_q_to_fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_q & join_uid399_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;

	--fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(LOOKUP,400)@11
    fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (fracSelIn_uid400_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q) IS
                WHEN "0000" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "0001" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "0010" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "10";
                WHEN "0011" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "0100" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "0101" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "0110" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "10";
                WHEN "0111" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "1000" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "1001" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "1010" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "1011" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "1100" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "1101" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "1110" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "1111" =>  fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN OTHERS =>
                    fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(MUX,404)@12
    expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s <= fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
    expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest: PROCESS (expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s, en, cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q, ld_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_d_q, cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q, cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= ld_expRMux_uid387_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_d_q;
                  WHEN "10" => expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg(DELAY,2241)
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xout => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt(COUNTER,2230)
    -- every=1, low=0, high=22, step=1, init=1
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i = 21 THEN
                      ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_eq = '1') THEN
                        ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i - 22;
                    ELSE
                        ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i,5));


	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg(REG,2231)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux(MUX,2232)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s <= en;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux: PROCESS (ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s, ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q, ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem(DUALMEM,2242)
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia <= ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg_q;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q;
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq,
        address_a => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa,
        data_a => ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia
    );
    ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0 <= areset;
        ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_q <= ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq(10 downto 0);

	--cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest(CONSTANT,19)
    cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,388)@9
    fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(51 downto 45);

	--addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITJOIN,389)@9
    addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= expOddSelect_uid386_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q & fracXAddr_uid389_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;

	--reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0(REG,899)@9
    reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q <= addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid565_sqrtTableGenerator_lutmem(DUALMEM,795)@10
    memoryC5_uid565_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC5_uid565_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC5_uid565_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q;
    memoryC5_uid565_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC5_uid565_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid565_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid565_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid565_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC5_uid565_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC5_uid565_sqrtTableGenerator_lutmem_ia
    );
    memoryC5_uid565_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC5_uid565_sqrtTableGenerator_lutmem_q <= memoryC5_uid565_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC5_uid565_sqrtTableGenerator_lutmem_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_1(REG,905)@12
    reg_memoryC5_uid565_sqrtTableGenerator_lutmem_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid565_sqrtTableGenerator_lutmem_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid565_sqrtTableGenerator_lutmem_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_1_q <= memoryC5_uid565_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_inputreg(DELAY,2227)
    ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b, xout => ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a(DELAY,1429)@9
    ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_inputreg_q, xout => ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,390)@12
    FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= ld_fracX_uid361_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_a_q(44 downto 0);
    FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(44 downto 0);

	--yT1_uid567_sqrtPolynomialEvaluator(BITSELECT,566)@12
    yT1_uid567_sqrtPolynomialEvaluator_in <= FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    yT1_uid567_sqrtPolynomialEvaluator_b <= yT1_uid567_sqrtPolynomialEvaluator_in(44 downto 28);

	--reg_yT1_uid567_sqrtPolynomialEvaluator_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_0(REG,904)@12
    reg_yT1_uid567_sqrtPolynomialEvaluator_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid567_sqrtPolynomialEvaluator_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_0_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid567_sqrtPolynomialEvaluator_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_0_q <= yT1_uid567_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator(MULT,663)@13
    prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_a),18)) * SIGNED(prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_b);
    prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_a <= reg_yT1_uid567_sqrtPolynomialEvaluator_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_0_q;
                prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_b <= reg_memoryC5_uid565_sqrtTableGenerator_lutmem_0_to_prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_1_q;
                prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_pr,34));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_q <= prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator(BITSELECT,664)@16
    prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_in <= prodXY_uid664_pT1_uid568_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_in(33 downto 16);

	--highBBits_uid570_sqrtPolynomialEvaluator(BITSELECT,569)@16
    highBBits_uid570_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_b;
    highBBits_uid570_sqrtPolynomialEvaluator_b <= highBBits_uid570_sqrtPolynomialEvaluator_in(17 downto 1);

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid563_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid563_sqrtTableGenerator_lutmem_a(DELAY,1901)@10
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid563_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid563_sqrtTableGenerator_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid563_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid563_sqrtTableGenerator_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid563_sqrtTableGenerator_lutmem(DUALMEM,794)@13
    memoryC4_uid563_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC4_uid563_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC4_uid563_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid563_sqrtTableGenerator_lutmem_0_q_to_memoryC4_uid563_sqrtTableGenerator_lutmem_a_q;
    memoryC4_uid563_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 24,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC4_uid563_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid563_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid563_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid563_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC4_uid563_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC4_uid563_sqrtTableGenerator_lutmem_ia
    );
    memoryC4_uid563_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC4_uid563_sqrtTableGenerator_lutmem_q <= memoryC4_uid563_sqrtTableGenerator_lutmem_iq(23 downto 0);

	--reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0(REG,907)@15
    reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0_q <= memoryC4_uid563_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid571_sqrtPolynomialEvaluator(ADD,570)@16
    sumAHighB_uid571_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((24 downto 24 => reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0_q(23)) & reg_memoryC4_uid563_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid571_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid571_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((24 downto 17 => highBBits_uid570_sqrtPolynomialEvaluator_b(16)) & highBBits_uid570_sqrtPolynomialEvaluator_b);
            sumAHighB_uid571_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid571_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid571_sqrtPolynomialEvaluator_b));
    sumAHighB_uid571_sqrtPolynomialEvaluator_q <= sumAHighB_uid571_sqrtPolynomialEvaluator_o(24 downto 0);


	--lowRangeB_uid569_sqrtPolynomialEvaluator(BITSELECT,568)@16
    lowRangeB_uid569_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid665_pT1_uid568_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid569_sqrtPolynomialEvaluator_b <= lowRangeB_uid569_sqrtPolynomialEvaluator_in(0 downto 0);

	--s1_uid569_uid572_sqrtPolynomialEvaluator(BITJOIN,571)@16
    s1_uid569_uid572_sqrtPolynomialEvaluator_q <= sumAHighB_uid571_sqrtPolynomialEvaluator_q & lowRangeB_uid569_sqrtPolynomialEvaluator_b;

	--reg_s1_uid569_uid572_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_1(REG,909)@16
    reg_s1_uid569_uid572_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid569_uid572_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid569_uid572_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_1_q <= s1_uid569_uid572_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor(LOGICAL,2403)
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_b <= ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_q <= not (ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_a or ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_b);

	--ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena(REG,2404)
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2405)
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_a and ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_b;

	--yT2_uid573_sqrtPolynomialEvaluator(BITSELECT,572)@12
    yT2_uid573_sqrtPolynomialEvaluator_in <= FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    yT2_uid573_sqrtPolynomialEvaluator_b <= yT2_uid573_sqrtPolynomialEvaluator_in(44 downto 21);

	--reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0(REG,908)@12
    reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q <= yT2_uid573_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_inputreg(DELAY,2395)
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 24, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q, xout => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2396)
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q;
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 24,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 24,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_iq(23 downto 0);

	--prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator(MULT,666)@17
    prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a),25)) * SIGNED(prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_b);
    prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a <= ld_reg_yT2_uid573_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_0_q_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_a_replace_mem_q;
                prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_b <= reg_s1_uid569_uid572_sqrtPolynomialEvaluator_0_to_prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_1_q;
                prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_pr,50));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_q <= prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator(BITSELECT,667)@20
    prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_in <= prodXY_uid667_pT2_uid574_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_in(49 downto 23);

	--highBBits_uid576_sqrtPolynomialEvaluator(BITSELECT,575)@20
    highBBits_uid576_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_b;
    highBBits_uid576_sqrtPolynomialEvaluator_b <= highBBits_uid576_sqrtPolynomialEvaluator_in(26 downto 1);

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2505)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_mem_top(CONSTANT,2423)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_mem_top_q <= "0100";

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp(LOGICAL,2424)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_a <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_mem_top_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q);
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_q <= "1" when ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_a = ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_b else "0";

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg(REG,2425)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2506)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2507)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg(DELAY,2469)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q, xout => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt(COUNTER,2419)
    -- every=1, low=0, high=4, step=1, init=1
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i = 3 THEN
                      ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i - 4;
                    ELSE
                        ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_i,3));


	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg(REG,2420)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux(MUX,2421)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s <= en;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux: PROCESS (ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s, ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q, ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2496)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid561_sqrtTableGenerator_lutmem(DUALMEM,793)@17
    memoryC3_uid561_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC3_uid561_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC3_uid561_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid561_sqrtTableGenerator_lutmem_0_q_to_memoryC3_uid561_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC3_uid561_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 33,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC3_uid561_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid561_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid561_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid561_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC3_uid561_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC3_uid561_sqrtTableGenerator_lutmem_ia
    );
    memoryC3_uid561_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC3_uid561_sqrtTableGenerator_lutmem_q <= memoryC3_uid561_sqrtTableGenerator_lutmem_iq(32 downto 0);

	--reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0(REG,911)@19
    reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0_q <= memoryC3_uid561_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid577_sqrtPolynomialEvaluator(ADD,576)@20
    sumAHighB_uid577_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((33 downto 33 => reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0_q(32)) & reg_memoryC3_uid561_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid577_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid577_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((33 downto 26 => highBBits_uid576_sqrtPolynomialEvaluator_b(25)) & highBBits_uid576_sqrtPolynomialEvaluator_b);
            sumAHighB_uid577_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid577_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid577_sqrtPolynomialEvaluator_b));
    sumAHighB_uid577_sqrtPolynomialEvaluator_q <= sumAHighB_uid577_sqrtPolynomialEvaluator_o(33 downto 0);


	--lowRangeB_uid575_sqrtPolynomialEvaluator(BITSELECT,574)@20
    lowRangeB_uid575_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid668_pT2_uid574_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid575_sqrtPolynomialEvaluator_b <= lowRangeB_uid575_sqrtPolynomialEvaluator_in(0 downto 0);

	--s2_uid575_uid578_sqrtPolynomialEvaluator(BITJOIN,577)@20
    s2_uid575_uid578_sqrtPolynomialEvaluator_q <= sumAHighB_uid577_sqrtPolynomialEvaluator_q & lowRangeB_uid575_sqrtPolynomialEvaluator_b;

	--reg_s2_uid575_uid578_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_1(REG,913)@20
    reg_s2_uid575_uid578_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid575_uid578_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid575_uid578_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_1_q <= s2_uid575_uid578_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor(LOGICAL,2609)
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_b <= ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena_q;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_q <= not (ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_a or ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_b);

	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2310)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_mem_top_q <= "0101";

	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp(LOGICAL,2311)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_a <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_mem_top_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_a = ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg(REG,2312)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena(REG,2610)
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_nor_q = "1") THEN
                ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd(LOGICAL,2611)
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_a <= ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_sticky_ena_q;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_b <= en;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_q <= ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_a and ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_b;

	--yT3_uid579_sqrtPolynomialEvaluator(BITSELECT,578)@12
    yT3_uid579_sqrtPolynomialEvaluator_in <= FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
    yT3_uid579_sqrtPolynomialEvaluator_b <= yT3_uid579_sqrtPolynomialEvaluator_in(44 downto 12);

	--ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_inputreg(DELAY,2599)
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 33, depth => 1 )
    PORT MAP ( xin => yT3_uid579_sqrtPolynomialEvaluator_b, xout => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2306)
    -- every=1, low=0, high=5, step=1, init=1
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i = 4 THEN
                      ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i - 5;
                    ELSE
                        ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_i,3));


	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg(REG,2307)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2308)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem(DUALMEM,2600)
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_ia <= ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_inputreg_q;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_aa <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_ab <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 33,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_iq,
        address_a => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_aa,
        data_a => ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_ia
    );
    ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_reset0 <= areset;
        ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_q <= ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_iq(32 downto 0);

	--reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0(REG,912)@20
    reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_q <= ld_yT3_uid579_sqrtPolynomialEvaluator_b_to_reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator(MULT,669)@21
    prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_a),34)) * SIGNED(prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_b);
    prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_a <= (others => '0');
            prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_b <= (others => '0');
            prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_a <= reg_yT3_uid579_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_0_q;
                prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_b <= reg_s2_uid575_uid578_sqrtPolynomialEvaluator_0_to_prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_1_q;
                prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_pr,68));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_q <= prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator(BITSELECT,670)@24
    prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_in <= prodXY_uid670_pT3_uid580_sqrtPolynomialEvaluator_q;
    prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_in(67 downto 34);

	--highBBits_uid582_sqrtPolynomialEvaluator(BITSELECT,581)@24
    highBBits_uid582_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_b;
    highBBits_uid582_sqrtPolynomialEvaluator_b <= highBBits_uid582_sqrtPolynomialEvaluator_in(33 downto 1);

	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2622)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_mem_top(CONSTANT,2579)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_mem_top_q <= "01000";

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp(LOGICAL,2580)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_a <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_mem_top_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q);
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_q <= "1" when ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_a = ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_b else "0";

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg(REG,2581)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2623)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2624)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg(DELAY,2586)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xout => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt(COUNTER,2575)
    -- every=1, low=0, high=8, step=1, init=1
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i = 7 THEN
                      ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i - 8;
                    ELSE
                        ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_i,4));


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg(REG,2576)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux(MUX,2577)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s <= en;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux: PROCESS (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s, ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q, ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2613)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0(REG,914)@20
    reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid559_sqrtTableGenerator_lutmem(DUALMEM,792)@21
    memoryC2_uid559_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC2_uid559_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC2_uid559_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid559_sqrtTableGenerator_lutmem_0_q;
    memoryC2_uid559_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC2_uid559_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid559_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid559_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid559_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC2_uid559_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC2_uid559_sqrtTableGenerator_lutmem_ia
    );
    memoryC2_uid559_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC2_uid559_sqrtTableGenerator_lutmem_q <= memoryC2_uid559_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0(REG,915)@23
    reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0_q <= memoryC2_uid559_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid583_sqrtPolynomialEvaluator(ADD,582)@24
    sumAHighB_uid583_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((40 downto 40 => reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0_q(39)) & reg_memoryC2_uid559_sqrtTableGenerator_lutmem_0_to_sumAHighB_uid583_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid583_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((40 downto 33 => highBBits_uid582_sqrtPolynomialEvaluator_b(32)) & highBBits_uid582_sqrtPolynomialEvaluator_b);
            sumAHighB_uid583_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid583_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid583_sqrtPolynomialEvaluator_b));
    sumAHighB_uid583_sqrtPolynomialEvaluator_q <= sumAHighB_uid583_sqrtPolynomialEvaluator_o(40 downto 0);


	--lowRangeB_uid581_sqrtPolynomialEvaluator(BITSELECT,580)@24
    lowRangeB_uid581_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid671_pT3_uid580_sqrtPolynomialEvaluator_b(0 downto 0);
    lowRangeB_uid581_sqrtPolynomialEvaluator_b <= lowRangeB_uid581_sqrtPolynomialEvaluator_in(0 downto 0);

	--s3_uid581_uid584_sqrtPolynomialEvaluator(BITJOIN,583)@24
    s3_uid581_uid584_sqrtPolynomialEvaluator_q <= sumAHighB_uid583_sqrtPolynomialEvaluator_q & lowRangeB_uid581_sqrtPolynomialEvaluator_b;

	--yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,678)@24
    yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_in <= s3_uid581_uid584_sqrtPolynomialEvaluator_q;
    yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_b <= yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_in(41 downto 24);

	--reg_yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_9(REG,919)@24
    reg_yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_9_q <= yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor(LOGICAL,2353)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_b <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_q <= not (ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_a or ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_b);

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2220)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_mem_top_q <= "01001";

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp(LOGICAL,2221)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_a <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_mem_top_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_a = ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg(REG,2222)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena(REG,2354)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_nor_q = "1") THEN
                ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd(LOGICAL,2355)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_a <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_sticky_ena_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_b <= en;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_q <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_a and ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_b;

	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_inputreg(DELAY,2343)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_inputreg : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b, xout => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2216)
    -- every=1, low=0, high=9, step=1, init=1
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i = 8 THEN
                      ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i - 9;
                    ELSE
                        ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg(REG,2217)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2218)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem(DUALMEM,2344)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_ia <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_ia
    );
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_q <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_iq(44 downto 0);

	--yT4_uid585_sqrtPolynomialEvaluator(BITSELECT,584)@24
    yT4_uid585_sqrtPolynomialEvaluator_in <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_replace_mem_q;
    yT4_uid585_sqrtPolynomialEvaluator_b <= yT4_uid585_sqrtPolynomialEvaluator_in(44 downto 5);

	--xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,677)@24
    xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator_in <= yT4_uid585_sqrtPolynomialEvaluator_b(12 downto 0);
    xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator_b <= xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator_in(12 downto 0);

	--pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator(BITJOIN,680)@24
    pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_q <= xBottomBits_uid678_pT4_uid586_sqrtPolynomialEvaluator_b & STD_LOGIC_VECTOR((3 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_7(REG,918)@24
    reg_pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_7_q <= pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,676)@24
    yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator_in <= s3_uid581_uid584_sqrtPolynomialEvaluator_q(14 downto 0);
    yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator_b <= yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator_in(14 downto 0);

	--spad_yBottomBits_uid677_uid680_pT4_uid586_sqrtPolynomialEvaluator(BITJOIN,679)@24
    spad_yBottomBits_uid677_uid680_pT4_uid586_sqrtPolynomialEvaluator_q <= GND_q & yBottomBits_uid677_pT4_uid586_sqrtPolynomialEvaluator_b;

	--pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator(BITJOIN,681)@24
    pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_q <= spad_yBottomBits_uid677_uid680_pT4_uid586_sqrtPolynomialEvaluator_q & STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_6(REG,917)@24
    reg_pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_6_q <= pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,675)@24
    xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_in <= yT4_uid585_sqrtPolynomialEvaluator_b;
    xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_b <= xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_in(39 downto 22);

	--reg_xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_4(REG,916)@24
    reg_xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_4_q <= xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma(CHAINMULTADD,799)@25
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a(0),19));
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a(1),19));
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p(0) <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l(0) * multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c(0);
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p(1) <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_l(1) * multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c(1);
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_w(0) <= RESIZE(multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p(0),38) + RESIZE(multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_p(1),38);
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_x(0) <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_w(0);
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_y(0) <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_x(0);
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid676_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_4_q),18);
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid678_uid681_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_7_q),18);
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid677_uid682_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_6_q),18);
            multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid679_pT4_uid586_sqrtPolynomialEvaluator_0_to_multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s(0) <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,683)@28
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_cma_q;
    multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_b <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_in(36 downto 2);

	--highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,685)@28
    highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_b;
    highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_b <= highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_in(34 downto 6);

	--yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,673)@24
    yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_in <= s3_uid581_uid584_sqrtPolynomialEvaluator_q;
    yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_b <= yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_in(41 downto 15);

	--reg_yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_1(REG,921)@24
    reg_yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_1_q <= yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,672)@24
    xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_in <= yT4_uid585_sqrtPolynomialEvaluator_b;
    xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_b <= xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_in(39 downto 13);

	--reg_xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_0(REG,920)@24
    reg_xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_0_q <= xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator(MULT,674)@25
    topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_pr <= signed(resize(UNSIGNED(topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_a),28)) * SIGNED(topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_b);
    topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_a <= (others => '0');
            topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_b <= (others => '0');
            topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_a <= reg_xTop27Bits_uid673_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_0_q;
                topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_b <= reg_yTop27Bits_uid674_pT4_uid586_sqrtPolynomialEvaluator_0_to_topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_1_q;
                topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_q <= topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator(ADD,686)@28
    sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_q(53)) & topProd_uid675_pT4_uid586_sqrtPolynomialEvaluator_q);
    sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_b(28)) & highBBits_uid686_pT4_uid586_sqrtPolynomialEvaluator_b);
            sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_b));
    sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_q <= sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_o(54 downto 0);


	--lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,684)@28
    lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator_in <= multSumOfTwo18_uid680_pT4_uid586_sqrtPolynomialEvaluator_b(5 downto 0);
    lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator_b <= lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator_in(5 downto 0);

	--add0_uid685_uid688_pT4_uid586_sqrtPolynomialEvaluator(BITJOIN,687)@28
    add0_uid685_uid688_pT4_uid586_sqrtPolynomialEvaluator_q <= sumAHighB_uid687_pT4_uid586_sqrtPolynomialEvaluator_q & lowRangeB_uid685_pT4_uid586_sqrtPolynomialEvaluator_b;

	--R_uid689_pT4_uid586_sqrtPolynomialEvaluator(BITSELECT,688)@28
    R_uid689_pT4_uid586_sqrtPolynomialEvaluator_in <= add0_uid685_uid688_pT4_uid586_sqrtPolynomialEvaluator_q(59 downto 0);
    R_uid689_pT4_uid586_sqrtPolynomialEvaluator_b <= R_uid689_pT4_uid586_sqrtPolynomialEvaluator_in(59 downto 17);

	--reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1(REG,923)@28
    reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1_q <= "0000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1_q <= R_uid689_pT4_uid586_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2596)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_mem_top(CONSTANT,2488)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_mem_top_q <= "01100";

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp(LOGICAL,2489)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_a <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_mem_top_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q);
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_q <= "1" when ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_a = ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_b else "0";

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg(REG,2490)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2597)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2598)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt(COUNTER,2484)
    -- every=1, low=0, high=12, step=1, init=1
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i = 11 THEN
                      ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i - 12;
                    ELSE
                        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_i,4));


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg(REG,2485)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux(MUX,2486)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_s <= en;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux: PROCESS (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_s, ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q, ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2587)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0(REG,900)@24
    reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid557_sqrtTableGenerator_lutmem(DUALMEM,791)@25
    memoryC1_uid557_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid557_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid557_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_q;
    memoryC1_uid557_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 9,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC1_uid557_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid557_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid557_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid557_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid557_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid557_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid557_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid557_sqrtTableGenerator_lutmem_q <= memoryC1_uid557_sqrtTableGenerator_lutmem_iq(8 downto 0);

	--reg_memoryC1_uid557_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_1(REG,902)@27
    reg_memoryC1_uid557_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid557_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_1_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid557_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_1_q <= memoryC1_uid557_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2492)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2493)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2494)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2483)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid556_sqrtTableGenerator_lutmem(DUALMEM,790)@25
    memoryC1_uid556_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC1_uid556_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC1_uid556_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC1_uid556_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC1_uid556_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid556_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid556_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid556_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC1_uid556_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC1_uid556_sqrtTableGenerator_lutmem_ia
    );
    memoryC1_uid556_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC1_uid556_sqrtTableGenerator_lutmem_q <= memoryC1_uid556_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid556_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_0(REG,901)@27
    reg_memoryC1_uid556_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid556_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid556_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_0_q <= memoryC1_uid556_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid558_sqrtTableGenerator(BITJOIN,557)@28
    os_uid558_sqrtTableGenerator_q <= reg_memoryC1_uid557_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_1_q & reg_memoryC1_uid556_sqrtTableGenerator_lutmem_0_to_os_uid558_sqrtTableGenerator_0_q;

	--rndBit_uid293_arcsinXO2XPolyEval(CONSTANT,292)
    rndBit_uid293_arcsinXO2XPolyEval_q <= "01";

	--cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator(BITJOIN,587)@28
    cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_q <= os_uid558_sqrtTableGenerator_q & rndBit_uid293_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0(REG,922)@28
    reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0_q <= cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid589_sqrtPolynomialEvaluator(ADD,588)@29
    ts4_uid589_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((51 downto 51 => reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0_q(50)) & reg_cIncludingRoundingBit_uid588_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_0_q);
    ts4_uid589_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((51 downto 43 => reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1_q(42)) & reg_R_uid689_pT4_uid586_sqrtPolynomialEvaluator_0_to_ts4_uid589_sqrtPolynomialEvaluator_1_q);
            ts4_uid589_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid589_sqrtPolynomialEvaluator_a) + SIGNED(ts4_uid589_sqrtPolynomialEvaluator_b));
    ts4_uid589_sqrtPolynomialEvaluator_q <= ts4_uid589_sqrtPolynomialEvaluator_o(51 downto 0);


	--s4_uid590_sqrtPolynomialEvaluator(BITSELECT,589)@29
    s4_uid590_sqrtPolynomialEvaluator_in <= ts4_uid589_sqrtPolynomialEvaluator_q;
    s4_uid590_sqrtPolynomialEvaluator_b <= s4_uid590_sqrtPolynomialEvaluator_in(51 downto 1);

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1(BITSELECT,803)@29
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_in <= STD_LOGIC_VECTOR((53 downto 51 => s4_uid590_sqrtPolynomialEvaluator_b(50)) & s4_uid590_sqrtPolynomialEvaluator_b);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_b <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_in(53 downto 27);

	--reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1(REG,929)@29
    reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor(LOGICAL,2518)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_b <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_q <= not (ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_a or ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_b);

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_mem_top(CONSTANT,2336)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_mem_top_q <= "01110";

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp(LOGICAL,2337)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_a <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_mem_top_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_a = ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg(REG,2338)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena(REG,2519)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_nor_q = "1") THEN
                ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd(LOGICAL,2520)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_a <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_sticky_ena_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_b <= en;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_q <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_a and ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_b;

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt(COUNTER,2332)
    -- every=1, low=0, high=14, step=1, init=1
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i = 13 THEN
                      ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i - 14;
                    ELSE
                        ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_i,4));


	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg(REG,2333)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux(MUX,2334)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem(DUALMEM,2509)
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid585_sqrtPolynomialEvaluator_a_inputreg_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 45,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 45,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq,
        address_a => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_aa,
        data_a => ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_ia
    );
    ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_reset0 <= areset;
        ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_q <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_iq(44 downto 0);

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1(BITSELECT,801)@29
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_in <= STD_LOGIC_VECTOR("000000000" & ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_q);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_b <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_in(53 downto 27);

	--reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0(REG,926)@29
    reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1(MULT,807)@30
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_pr <= signed(resize(UNSIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_a),28)) * SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_b);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_a <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_b <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_a <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_b <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_a(DELAY,1935)@33
    ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 2 )
    PORT MAP ( xin => prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q, xout => ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2(BITSHIFT,811)@35
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q_int <= ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b1_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_a_q & "000000000000000000000000000000000000000000000000000000";
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q_int(107 downto 0);

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0(BITSELECT,800)@29
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_in <= ld_FracX44dto0_uid391_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_a_replace_mem_q(26 downto 0);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_b <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_in(26 downto 0);

	--reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0(REG,924)@29
    reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1(MULT,806)@30
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_pr <= signed(resize(UNSIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_a),28)) * SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_b);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_a <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_b <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_a <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_b <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_1_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0(BITSELECT,802)@29
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_in <= s4_uid590_sqrtPolynomialEvaluator_b(26 downto 0);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_b <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_in(26 downto 0);

	--reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1(REG,925)@29
    reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0(MULT,805)@30
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_pr <= UNSIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_a) * UNSIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_b);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_a <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_b <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_a <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_1_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_0_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_b <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0(ADD,808)@33
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_a <= STD_LOGIC_VECTOR('0' & "00" & prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a1_b0_q);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_b <= STD_LOGIC_VECTOR((56 downto 54 => prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_q(53)) & prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b1_q);
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_a) + SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_b));
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_o(55 downto 0);


	--ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_a(DELAY,1934)@33
    ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_a : dspba_delay
    GENERIC MAP ( width => 56, depth => 1 )
    PORT MAP ( xin => prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q, xout => ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1(BITSHIFT,810)@34
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q_int <= ld_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_addcol_1_add_0_0_q_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_a_q & "000000000000000000000000000";
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q_int(82 downto 0);

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0(MULT,804)@30
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_pr <= UNSIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_a) * UNSIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_b);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_a <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_b <= (others => '0');
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_a <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_0_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_b <= reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_b_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_1_q;
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_s1 <= STD_LOGIC_VECTOR(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0(BITSHIFT,809)@33
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_q_int <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_a0_b0_q;
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_q_int(53 downto 0);

	--reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_0(REG,930)@33
    reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0(ADD,812)@34
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_a <= STD_LOGIC_VECTOR('0' & "000000000000000000000000000000" & reg_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_0_0_to_prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_0_q);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_b <= STD_LOGIC_VECTOR((84 downto 83 => prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q(82)) & prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_1_q);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_a) + SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_b));
        END IF;
    END PROCESS;
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_o(83 downto 0);


	--prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0(ADD,813)@35
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_a <= STD_LOGIC_VECTOR((108 downto 84 => prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_q(83)) & prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_0_0_q);
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_b <= STD_LOGIC_VECTOR((108 downto 108 => prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q(107)) & prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_align_2_q);
            prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_o <= STD_LOGIC_VECTOR(SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_a) + SIGNED(prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_b));
    prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_q <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_o(108 downto 0);


	--prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator(BITSELECT,690)@35
    prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_in <= prodXY_uid690_pT5_uid592_sqrtPolynomialEvaluator_result_add_1_0_q(95 downto 0);
    prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_b <= prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_in(95 downto 44);

	--highBBits_uid594_sqrtPolynomialEvaluator(BITSELECT,593)@35
    highBBits_uid594_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_b;
    highBBits_uid594_sqrtPolynomialEvaluator_b <= highBBits_uid594_sqrtPolynomialEvaluator_in(51 downto 2);

	--reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1(REG,938)@35
    reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1_q <= highBBits_uid594_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor(LOGICAL,2635)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_b <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_q <= not (ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_a or ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_b);

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_mem_top(CONSTANT,2475)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_mem_top_q <= "010011";

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp(LOGICAL,2476)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_a <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_mem_top_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q);
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_q <= "1" when ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_a = ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_b else "0";

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg(REG,2477)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena(REG,2636)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_nor_q = "1") THEN
                ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd(LOGICAL,2637)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_a <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_sticky_ena_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_b <= en;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_a and ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_b;

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt(COUNTER,2471)
    -- every=1, low=0, high=19, step=1, init=1
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i = 18 THEN
                      ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i - 19;
                    ELSE
                        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_i,5));


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg(REG,2472)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux(MUX,2473)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_s <= en;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux: PROCESS (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_s, ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q, ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem(DUALMEM,2626)
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_ia <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid557_sqrtTableGenerator_lutmem_0_a_inputreg_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_iq,
        address_a => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_aa,
        data_a => ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_ia
    );
    ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0(REG,934)@31
    reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_q <= ld_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid554_sqrtTableGenerator_lutmem(DUALMEM,789)@32
    memoryC0_uid554_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid554_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid554_sqrtTableGenerator_lutmem_ab <= reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid554_sqrtTableGenerator_lutmem_0_q;
    memoryC0_uid554_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 17,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 17,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC0_uid554_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid554_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid554_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid554_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid554_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid554_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid554_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid554_sqrtTableGenerator_lutmem_q <= memoryC0_uid554_sqrtTableGenerator_lutmem_iq(16 downto 0);

	--reg_memoryC0_uid554_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_1(REG,936)@34
    reg_memoryC0_uid554_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid554_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_1_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid554_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_1_q <= memoryC0_uid554_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor(LOGICAL,2479)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_b <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_q <= not (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_a or ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_b);

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena(REG,2480)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_nor_q = "1") THEN
                ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd(LOGICAL,2481)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_a <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_sticky_ena_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_b <= en;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_a and ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_b;

	--ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem(DUALMEM,2470)
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_ia <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_inputreg_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_aa <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_iq,
        address_a => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_aa,
        data_a => ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_ia
    );
    ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC0_uid553_sqrtTableGenerator_lutmem(DUALMEM,788)@32
    memoryC0_uid553_sqrtTableGenerator_lutmem_ia <= (others => '0');
    memoryC0_uid553_sqrtTableGenerator_lutmem_aa <= (others => '0');
    memoryC0_uid553_sqrtTableGenerator_lutmem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid553_sqrtTableGenerator_lutmem_0_q_to_memoryC0_uid553_sqrtTableGenerator_lutmem_a_replace_mem_q;
    memoryC0_uid553_sqrtTableGenerator_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC0_uid553_sqrtTableGenerator_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid553_sqrtTableGenerator_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid553_sqrtTableGenerator_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid553_sqrtTableGenerator_lutmem_iq,
        address_a => memoryC0_uid553_sqrtTableGenerator_lutmem_aa,
        data_a => memoryC0_uid553_sqrtTableGenerator_lutmem_ia
    );
    memoryC0_uid553_sqrtTableGenerator_lutmem_reset0 <= areset;
        memoryC0_uid553_sqrtTableGenerator_lutmem_q <= memoryC0_uid553_sqrtTableGenerator_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid553_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_0(REG,935)@34
    reg_memoryC0_uid553_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid553_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid553_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_0_q <= memoryC0_uid553_sqrtTableGenerator_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid555_sqrtTableGenerator(BITJOIN,554)@35
    os_uid555_sqrtTableGenerator_q <= reg_memoryC0_uid554_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_1_q & reg_memoryC0_uid553_sqrtTableGenerator_lutmem_0_to_os_uid555_sqrtTableGenerator_0_q;

	--reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0(REG,937)@35
    reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0_q <= os_uid555_sqrtTableGenerator_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid595_sqrtPolynomialEvaluator(ADD,594)@36
    sumAHighB_uid595_sqrtPolynomialEvaluator_a <= STD_LOGIC_VECTOR((57 downto 57 => reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0_q(56)) & reg_os_uid555_sqrtTableGenerator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_0_q);
    sumAHighB_uid595_sqrtPolynomialEvaluator_b <= STD_LOGIC_VECTOR((57 downto 50 => reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1_q(49)) & reg_highBBits_uid594_sqrtPolynomialEvaluator_0_to_sumAHighB_uid595_sqrtPolynomialEvaluator_1_q);
            sumAHighB_uid595_sqrtPolynomialEvaluator_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid595_sqrtPolynomialEvaluator_a) + SIGNED(sumAHighB_uid595_sqrtPolynomialEvaluator_b));
    sumAHighB_uid595_sqrtPolynomialEvaluator_q <= sumAHighB_uid595_sqrtPolynomialEvaluator_o(57 downto 0);


	--lowRangeB_uid593_sqrtPolynomialEvaluator(BITSELECT,592)@35
    lowRangeB_uid593_sqrtPolynomialEvaluator_in <= prodXYTruncFR_uid691_pT5_uid592_sqrtPolynomialEvaluator_b(1 downto 0);
    lowRangeB_uid593_sqrtPolynomialEvaluator_b <= lowRangeB_uid593_sqrtPolynomialEvaluator_in(1 downto 0);

	--reg_lowRangeB_uid593_sqrtPolynomialEvaluator_0_to_s5_uid593_uid596_sqrtPolynomialEvaluator_0(REG,939)@35
    reg_lowRangeB_uid593_sqrtPolynomialEvaluator_0_to_s5_uid593_uid596_sqrtPolynomialEvaluator_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid593_sqrtPolynomialEvaluator_0_to_s5_uid593_uid596_sqrtPolynomialEvaluator_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid593_sqrtPolynomialEvaluator_0_to_s5_uid593_uid596_sqrtPolynomialEvaluator_0_q <= lowRangeB_uid593_sqrtPolynomialEvaluator_b;
            END IF;
        END IF;
    END PROCESS;


	--s5_uid593_uid596_sqrtPolynomialEvaluator(BITJOIN,595)@36
    s5_uid593_uid596_sqrtPolynomialEvaluator_q <= sumAHighB_uid595_sqrtPolynomialEvaluator_q & reg_lowRangeB_uid593_sqrtPolynomialEvaluator_0_to_s5_uid593_uid596_sqrtPolynomialEvaluator_0_q;

	--fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITSELECT,392)@36
    fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in <= s5_uid593_uid596_sqrtPolynomialEvaluator_q(56 downto 0);
    fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b <= fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_in(56 downto 5);

	--reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3(REG,940)@36
    reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3_q <= fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor(LOGICAL,2238)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_b <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_q <= not (ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_a or ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_b);

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena(REG,2239)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_nor_q = "1") THEN
                ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd(LOGICAL,2240)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_a <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_b <= en;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_a and ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_b;

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg(DELAY,2228)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q, xout => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem(DUALMEM,2229)
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_inputreg_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q;
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 5,
        numwords_a => 23,
        width_b => 2,
        widthad_b => 5,
        numwords_b => 23,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq,
        address_a => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa,
        data_a => ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia
    );
    ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0 <= areset;
        ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_q <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq(1 downto 0);

	--fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(MUX,408)@37
    fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s <= ld_fracSel_uid401_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_q;
    fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest: PROCESS (fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s, en, cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q, reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3_q, cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q, cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= reg_fracR_uid393_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN "10" => fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest(BITJOIN,410)@37
    RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q <= ld_negZero_uid410_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_c_replace_mem_q & ld_expRPostExc_uid405_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q_to_RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_b_replace_mem_q & fracRPostExc_uid409_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q;

	--SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest(BITSELECT,89)@37
    SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_in <= RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q(51 downto 0);
    SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b <= SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_in(51 downto 0);

	--ld_SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b_to_oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_a(DELAY,1106)@37
    ld_SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b_to_oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b, xout => ld_SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b_to_oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest(BITJOIN,90)@38
    oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_q <= VCC_q & ld_SqrtFPL51dto0_uid90_asinX_uid8_fpArcsinPiTest_b_to_oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_a_q;

	--z2_uid93_asinX_uid8_fpArcsinPiTest(CONSTANT,92)
    z2_uid93_asinX_uid8_fpArcsinPiTest_q <= "00";

	--oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest(BITJOIN,93)@38
    oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q <= oSqrtFPLFrac_uid91_asinX_uid8_fpArcsinPiTest_q & z2_uid93_asinX_uid8_fpArcsinPiTest_q;

	--SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest(BITSELECT,87)@37
    SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest_in <= RSqrt_uid411_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_q(62 downto 0);
    SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest_b <= SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest_in(62 downto 52);

	--srVal_uid89_asinX_uid8_fpArcsinPiTest(SUB,88)@37
    srVal_uid89_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest_q);
    srVal_uid89_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0" & SqrtFPL62dto52_uid88_asinX_uid8_fpArcsinPiTest_b);
            srVal_uid89_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(srVal_uid89_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(srVal_uid89_asinX_uid8_fpArcsinPiTest_b));
    srVal_uid89_asinX_uid8_fpArcsinPiTest_q <= srVal_uid89_asinX_uid8_fpArcsinPiTest_o(11 downto 0);


	--srValRange_uid92_asinX_uid8_fpArcsinPiTest(BITSELECT,91)@37
    srValRange_uid92_asinX_uid8_fpArcsinPiTest_in <= srVal_uid89_asinX_uid8_fpArcsinPiTest_q(5 downto 0);
    srValRange_uid92_asinX_uid8_fpArcsinPiTest_b <= srValRange_uid92_asinX_uid8_fpArcsinPiTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,422)@37
    rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= srValRange_uid92_asinX_uid8_fpArcsinPiTest_b;
    rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1(REG,945)@37
    reg_rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q <= rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(MUX,423)@38
    rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s <= reg_rightShiftStageSel5Dto4_uid423_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q;
    rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest: PROCESS (rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s, en, oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q, rightShiftStage0Idx1_uid416_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, rightShiftStage0Idx2_uid419_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, rightShiftStage0Idx3_uid422_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= oSqrtFPLFracZ2_uid94_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage0Idx1_uid416_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage0Idx2_uid419_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage0Idx3_uid422_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,430)@38
    RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 12);

	--ld_RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a(DELAY,1473)@38
    ld_RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 43, depth => 1 )
    PORT MAP ( xin => RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,432)@39
    rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage1Idx3Pad12_uid432_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q & ld_RightShiftStage054dto12_uid431_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q;

	--RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,427)@38
    RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 8);

	--ld_RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a(DELAY,1471)@38
    ld_RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 47, depth => 1 )
    PORT MAP ( xin => RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,429)@39
    rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage0Idx1Pad8_uid230_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q & ld_RightShiftStage054dto8_uid428_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q;

	--RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,424)@38
    RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 4);

	--ld_RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a(DELAY,1469)@38
    ld_RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,426)@39
    rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= leftShiftStage1Idx2Pad4_uid244_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q & ld_RightShiftStage054dto4_uid425_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q;

	--reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2(REG,947)@38
    reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q <= rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,433)@37
    rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= srValRange_uid92_asinX_uid8_fpArcsinPiTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(3 downto 2);

	--ld_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_a(DELAY,2072)@37
    ld_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1(REG,946)@38
    reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q <= ld_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(MUX,434)@39
    rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s <= reg_rightShiftStageSel3Dto2_uid434_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q;
    rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest: PROCESS (rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s, en, reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q, rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= reg_rightShiftStage0_uid424_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "01" => rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage1Idx1_uid427_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage1Idx2_uid430_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage1Idx3_uid433_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,441)@39
    RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 3);

	--ld_RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a(DELAY,1485)@39
    ld_RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,443)@40
    rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage2Idx3Pad3_uid443_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q & ld_RightShiftStage154dto3_uid442_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q;

	--RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,438)@39
    RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 2);

	--ld_RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a(DELAY,1483)@39
    ld_RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,440)@40
    rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= z2_uid93_asinX_uid8_fpArcsinPiTest_q & ld_RightShiftStage154dto2_uid439_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q;

	--RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,435)@39
    RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(54 downto 1);

	--ld_RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a(DELAY,1481)@39
    ld_RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 1 )
    PORT MAP ( xin => RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b, xout => ld_RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITJOIN,437)@40
    rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= GND_q & ld_RightShiftStage154dto1_uid436_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_to_rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_a_q;

	--reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2(REG,949)@39
    reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q <= rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(BITSELECT,444)@37
    rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in <= srValRange_uid92_asinX_uid8_fpArcsinPiTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b <= rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1(REG,948)@37
    reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q <= rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b(DELAY,1487)@38
    ld_reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest(MUX,445)@40
    rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s <= ld_reg_rightShiftStageSel1Dto0_uid445_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_1_q_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_b_q;
    rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest: PROCESS (rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s, en, reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q, rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= reg_rightShiftStage1_uid435_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_0_to_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "01" => rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage2Idx1_uid438_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage2Idx2_uid441_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= rightShiftStage2Idx3_uid444_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_inputreg(DELAY,2185)
    ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 55, depth => 1 )
    PORT MAP ( xin => rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q, xout => ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a(DELAY,1110)@40
    ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 55, depth => 2 )
    PORT MAP ( xin => ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_inputreg_q, xout => ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest(BITSELECT,97)@43
    mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_in <= ld_rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q_to_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_a_q(46 downto 0);
    mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b <= mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_in(46 downto 1);

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg(DELAY,2267)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 46, depth => 1 )
    PORT MAP ( xin => mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b, xout => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt(COUNTER,2205)
    -- every=1, low=0, high=1, step=1, init=1
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_i <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_i,1));


	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg(REG,2206)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux(MUX,2207)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_s <= en;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux: PROCESS (ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_s, ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q, ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q;
                  WHEN "1" => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem(DUALMEM,2268)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_aa <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_ab <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 46,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 46,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_iq(45 downto 0);

	--yT2_uid469_arcsinXPolyEval(BITSELECT,468)@47
    yT2_uid469_arcsinXPolyEval_in <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_replace_mem_q;
    yT2_uid469_arcsinXPolyEval_b <= yT2_uid469_arcsinXPolyEval_in(45 downto 19);

	--sSM0W_uid605_pT2_uid470_arcsinXPolyEval(BITSELECT,604)@47
    sSM0W_uid605_pT2_uid470_arcsinXPolyEval_in <= yT2_uid469_arcsinXPolyEval_b;
    sSM0W_uid605_pT2_uid470_arcsinXPolyEval_b <= sSM0W_uid605_pT2_uid470_arcsinXPolyEval_in(26 downto 22);

	--reg_sSM0W_uid605_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_1(REG,972)@47
    reg_sSM0W_uid605_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid605_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_1_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid605_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_1_q <= sSM0W_uid605_pT2_uid470_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--mAddr_uid97_asinX_uid8_fpArcsinPiTest(BITSELECT,96)@40
    mAddr_uid97_asinX_uid8_fpArcsinPiTest_in <= rightShiftStage2_uid446_alignSqrt_uid95_asinX_uid8_fpArcsinPiTest_q;
    mAddr_uid97_asinX_uid8_fpArcsinPiTest_b <= mAddr_uid97_asinX_uid8_fpArcsinPiTest_in(54 downto 47);

	--reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0(REG,955)@40
    reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q <= mAddr_uid97_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid461_arcsinXTabGen_lutmem(DUALMEM,784)@41
    memoryC5_uid461_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid461_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid461_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q;
    memoryC5_uid461_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC5_uid461_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid461_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid461_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid461_arcsinXTabGen_lutmem_iq,
        address_a => memoryC5_uid461_arcsinXTabGen_lutmem_aa,
        data_a => memoryC5_uid461_arcsinXTabGen_lutmem_ia
    );
    memoryC5_uid461_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC5_uid461_arcsinXTabGen_lutmem_q <= memoryC5_uid461_arcsinXTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC5_uid461_arcsinXTabGen_lutmem_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_1(REG,966)@43
    reg_memoryC5_uid461_arcsinXTabGen_lutmem_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid461_arcsinXTabGen_lutmem_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid461_arcsinXTabGen_lutmem_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_1_q <= memoryC5_uid461_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--yT1_uid463_arcsinXPolyEval(BITSELECT,462)@43
    yT1_uid463_arcsinXPolyEval_in <= mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b;
    yT1_uid463_arcsinXPolyEval_b <= yT1_uid463_arcsinXPolyEval_in(45 downto 27);

	--reg_yT1_uid463_arcsinXPolyEval_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_0(REG,965)@43
    reg_yT1_uid463_arcsinXPolyEval_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid463_arcsinXPolyEval_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_0_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid463_arcsinXPolyEval_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_0_q <= yT1_uid463_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid598_pT1_uid464_arcsinXPolyEval(MULT,597)@44
    prodXY_uid598_pT1_uid464_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid598_pT1_uid464_arcsinXPolyEval_a),20)) * SIGNED(prodXY_uid598_pT1_uid464_arcsinXPolyEval_b);
    prodXY_uid598_pT1_uid464_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid598_pT1_uid464_arcsinXPolyEval_a <= (others => '0');
            prodXY_uid598_pT1_uid464_arcsinXPolyEval_b <= (others => '0');
            prodXY_uid598_pT1_uid464_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid598_pT1_uid464_arcsinXPolyEval_a <= reg_yT1_uid463_arcsinXPolyEval_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_0_q;
                prodXY_uid598_pT1_uid464_arcsinXPolyEval_b <= reg_memoryC5_uid461_arcsinXTabGen_lutmem_0_to_prodXY_uid598_pT1_uid464_arcsinXPolyEval_1_q;
                prodXY_uid598_pT1_uid464_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid598_pT1_uid464_arcsinXPolyEval_pr,38));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid598_pT1_uid464_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid598_pT1_uid464_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid598_pT1_uid464_arcsinXPolyEval_q <= prodXY_uid598_pT1_uid464_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval(BITSELECT,598)@47
    prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_in <= prodXY_uid598_pT1_uid464_arcsinXPolyEval_q;
    prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_b <= prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_in(37 downto 18);

	--highBBits_uid466_arcsinXPolyEval(BITSELECT,465)@47
    highBBits_uid466_arcsinXPolyEval_in <= prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_b;
    highBBits_uid466_arcsinXPolyEval_b <= highBBits_uid466_arcsinXPolyEval_in(19 downto 1);

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_a(DELAY,2093)@40
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => mAddr_uid97_asinX_uid8_fpArcsinPiTest_b, xout => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0(REG,967)@43
    reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC4_uid459_arcsinXTabGen_lutmem(DUALMEM,783)@44
    memoryC4_uid459_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid459_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid459_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid459_arcsinXTabGen_lutmem_0_q;
    memoryC4_uid459_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 27,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC4_uid459_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid459_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid459_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid459_arcsinXTabGen_lutmem_iq,
        address_a => memoryC4_uid459_arcsinXTabGen_lutmem_aa,
        data_a => memoryC4_uid459_arcsinXTabGen_lutmem_ia
    );
    memoryC4_uid459_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC4_uid459_arcsinXTabGen_lutmem_q <= memoryC4_uid459_arcsinXTabGen_lutmem_iq(26 downto 0);

	--reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0(REG,968)@46
    reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0_q <= memoryC4_uid459_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid467_arcsinXPolyEval(ADD,466)@47
    sumAHighB_uid467_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((27 downto 27 => reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0_q(26)) & reg_memoryC4_uid459_arcsinXTabGen_lutmem_0_to_sumAHighB_uid467_arcsinXPolyEval_0_q);
    sumAHighB_uid467_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((27 downto 19 => highBBits_uid466_arcsinXPolyEval_b(18)) & highBBits_uid466_arcsinXPolyEval_b);
            sumAHighB_uid467_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid467_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid467_arcsinXPolyEval_b));
    sumAHighB_uid467_arcsinXPolyEval_q <= sumAHighB_uid467_arcsinXPolyEval_o(27 downto 0);


	--lowRangeB_uid465_arcsinXPolyEval(BITSELECT,464)@47
    lowRangeB_uid465_arcsinXPolyEval_in <= prodXYTruncFR_uid599_pT1_uid464_arcsinXPolyEval_b(0 downto 0);
    lowRangeB_uid465_arcsinXPolyEval_b <= lowRangeB_uid465_arcsinXPolyEval_in(0 downto 0);

	--s1_uid465_uid468_arcsinXPolyEval(BITJOIN,467)@47
    s1_uid465_uid468_arcsinXPolyEval_q <= sumAHighB_uid467_arcsinXPolyEval_q & lowRangeB_uid465_arcsinXPolyEval_b;

	--sSM0H_uid604_pT2_uid470_arcsinXPolyEval(BITSELECT,603)@47
    sSM0H_uid604_pT2_uid470_arcsinXPolyEval_in <= s1_uid465_uid468_arcsinXPolyEval_q(1 downto 0);
    sSM0H_uid604_pT2_uid470_arcsinXPolyEval_b <= sSM0H_uid604_pT2_uid470_arcsinXPolyEval_in(1 downto 0);

	--reg_sSM0H_uid604_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_0(REG,971)@47
    reg_sSM0H_uid604_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid604_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_0_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid604_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_0_q <= sSM0H_uid604_pT2_uid470_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid606_pT2_uid470_arcsinXPolyEval(MULT,605)@48
    sm0_uid606_pT2_uid470_arcsinXPolyEval_pr <= UNSIGNED(sm0_uid606_pT2_uid470_arcsinXPolyEval_a) * UNSIGNED(sm0_uid606_pT2_uid470_arcsinXPolyEval_b);
    sm0_uid606_pT2_uid470_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid606_pT2_uid470_arcsinXPolyEval_a <= (others => '0');
            sm0_uid606_pT2_uid470_arcsinXPolyEval_b <= (others => '0');
            sm0_uid606_pT2_uid470_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid606_pT2_uid470_arcsinXPolyEval_a <= reg_sSM0H_uid604_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_0_q;
                sm0_uid606_pT2_uid470_arcsinXPolyEval_b <= reg_sSM0W_uid605_pT2_uid470_arcsinXPolyEval_0_to_sm0_uid606_pT2_uid470_arcsinXPolyEval_1_q;
                sm0_uid606_pT2_uid470_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid606_pT2_uid470_arcsinXPolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid606_pT2_uid470_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid606_pT2_uid470_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid606_pT2_uid470_arcsinXPolyEval_q <= sm0_uid606_pT2_uid470_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval(BITSELECT,601)@47
    yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_in <= s1_uid465_uid468_arcsinXPolyEval_q;
    yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_b <= yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_in(28 downto 2);

	--reg_yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_1(REG,970)@47
    reg_yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_1_q <= yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0(REG,969)@47
    reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0_q <= yT2_uid469_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid603_pT2_uid470_arcsinXPolyEval(MULT,602)@48
    topProd_uid603_pT2_uid470_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid603_pT2_uid470_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid603_pT2_uid470_arcsinXPolyEval_b);
    topProd_uid603_pT2_uid470_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid603_pT2_uid470_arcsinXPolyEval_a <= (others => '0');
            topProd_uid603_pT2_uid470_arcsinXPolyEval_b <= (others => '0');
            topProd_uid603_pT2_uid470_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid603_pT2_uid470_arcsinXPolyEval_a <= reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0_q;
                topProd_uid603_pT2_uid470_arcsinXPolyEval_b <= reg_yTop27Bits_uid602_pT2_uid470_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_1_q;
                topProd_uid603_pT2_uid470_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid603_pT2_uid470_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid603_pT2_uid470_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid603_pT2_uid470_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid603_pT2_uid470_arcsinXPolyEval_q <= topProd_uid603_pT2_uid470_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--highABits_uid608_pT2_uid470_arcsinXPolyEval(BITSELECT,607)@51
    highABits_uid608_pT2_uid470_arcsinXPolyEval_in <= topProd_uid603_pT2_uid470_arcsinXPolyEval_q;
    highABits_uid608_pT2_uid470_arcsinXPolyEval_b <= highABits_uid608_pT2_uid470_arcsinXPolyEval_in(53 downto 20);

	--sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval(ADD,608)@51
    sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((35 downto 34 => highABits_uid608_pT2_uid470_arcsinXPolyEval_b(33)) & highABits_uid608_pT2_uid470_arcsinXPolyEval_b);
    sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_b <= STD_LOGIC_VECTOR('0' & "0000000000000000000000000000" & sm0_uid606_pT2_uid470_arcsinXPolyEval_q);
            sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_a) + SIGNED(sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_b));
    sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_q <= sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_o(34 downto 0);


	--lowRangeA_uid607_pT2_uid470_arcsinXPolyEval(BITSELECT,606)@51
    lowRangeA_uid607_pT2_uid470_arcsinXPolyEval_in <= topProd_uid603_pT2_uid470_arcsinXPolyEval_q(19 downto 0);
    lowRangeA_uid607_pT2_uid470_arcsinXPolyEval_b <= lowRangeA_uid607_pT2_uid470_arcsinXPolyEval_in(19 downto 0);

	--add0_uid607_uid610_pT2_uid470_arcsinXPolyEval(BITJOIN,609)@51
    add0_uid607_uid610_pT2_uid470_arcsinXPolyEval_q <= sumHighA_B_uid609_pT2_uid470_arcsinXPolyEval_q & lowRangeA_uid607_pT2_uid470_arcsinXPolyEval_b;

	--R_uid611_pT2_uid470_arcsinXPolyEval(BITSELECT,610)@51
    R_uid611_pT2_uid470_arcsinXPolyEval_in <= add0_uid607_uid610_pT2_uid470_arcsinXPolyEval_q(53 downto 0);
    R_uid611_pT2_uid470_arcsinXPolyEval_b <= R_uid611_pT2_uid470_arcsinXPolyEval_in(53 downto 23);

	--reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1(REG,974)@51
    reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1_q <= "0000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1_q <= R_uid611_pT2_uid470_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor(LOGICAL,2466)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_a or ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena(REG,2467)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd(LOGICAL,2468)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg(DELAY,2430)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q, xout => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem(DUALMEM,2457)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid457_arcsinXTabGen_lutmem(DUALMEM,782)@48
    memoryC3_uid457_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid457_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid457_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid457_arcsinXTabGen_lutmem_0_q_to_memoryC3_uid457_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC3_uid457_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 36,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 36,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC3_uid457_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid457_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid457_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid457_arcsinXTabGen_lutmem_iq,
        address_a => memoryC3_uid457_arcsinXTabGen_lutmem_aa,
        data_a => memoryC3_uid457_arcsinXTabGen_lutmem_ia
    );
    memoryC3_uid457_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC3_uid457_arcsinXTabGen_lutmem_q <= memoryC3_uid457_arcsinXTabGen_lutmem_iq(35 downto 0);

	--reg_memoryC3_uid457_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid472_arcsinXPolyEval_1(REG,963)@50
    reg_memoryC3_uid457_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid472_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid457_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid472_arcsinXPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid457_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid472_arcsinXPolyEval_1_q <= memoryC3_uid457_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--cIncludingRoundingBit_uid472_arcsinXPolyEval(BITJOIN,471)@51
    cIncludingRoundingBit_uid472_arcsinXPolyEval_q <= reg_memoryC3_uid457_arcsinXTabGen_lutmem_0_to_cIncludingRoundingBit_uid472_arcsinXPolyEval_1_q & rndBit_uid293_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0(REG,973)@51
    reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid472_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts2_uid473_arcsinXPolyEval(ADD,472)@52
    ts2_uid473_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((38 downto 38 => reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0_q(37)) & reg_cIncludingRoundingBit_uid472_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_0_q);
    ts2_uid473_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((38 downto 31 => reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1_q(30)) & reg_R_uid611_pT2_uid470_arcsinXPolyEval_0_to_ts2_uid473_arcsinXPolyEval_1_q);
            ts2_uid473_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts2_uid473_arcsinXPolyEval_a) + SIGNED(ts2_uid473_arcsinXPolyEval_b));
    ts2_uid473_arcsinXPolyEval_q <= ts2_uid473_arcsinXPolyEval_o(38 downto 0);


	--s2_uid474_arcsinXPolyEval(BITSELECT,473)@52
    s2_uid474_arcsinXPolyEval_in <= ts2_uid473_arcsinXPolyEval_q;
    s2_uid474_arcsinXPolyEval_b <= s2_uid474_arcsinXPolyEval_in(38 downto 1);

	--yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval(BITSELECT,617)@52
    yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_in <= s2_uid474_arcsinXPolyEval_b;
    yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_b <= yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_in(37 downto 20);

	--reg_yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_9(REG,978)@52
    reg_yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_9_q <= yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor(LOGICAL,2288)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_b <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_q <= not (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_a or ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_b);

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_mem_top(CONSTANT,2284)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_mem_top_q <= "0110";

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp(LOGICAL,2285)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_a <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_mem_top_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_a = ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmpReg(REG,2286)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmpReg_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena(REG,2289)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd(LOGICAL,2290)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_a <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_a and ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt(COUNTER,2280)
    -- every=1, low=0, high=6, step=1, init=1
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i = 5 THEN
                      ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i - 6;
                    ELSE
                        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_i,3));


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg(REG,2281)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux(MUX,2282)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem(DUALMEM,2279)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 46,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 46,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_iq(45 downto 0);

	--yT3_uid475_arcsinXPolyEval(BITSELECT,474)@52
    yT3_uid475_arcsinXPolyEval_in <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT3_uid475_arcsinXPolyEval_a_replace_mem_q;
    yT3_uid475_arcsinXPolyEval_b <= yT3_uid475_arcsinXPolyEval_in(45 downto 10);

	--xBottomBits_uid617_pT3_uid476_arcsinXPolyEval(BITSELECT,616)@52
    xBottomBits_uid617_pT3_uid476_arcsinXPolyEval_in <= yT3_uid475_arcsinXPolyEval_b(8 downto 0);
    xBottomBits_uid617_pT3_uid476_arcsinXPolyEval_b <= xBottomBits_uid617_pT3_uid476_arcsinXPolyEval_in(8 downto 0);

	--pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval(BITJOIN,619)@52
    pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_q <= xBottomBits_uid617_pT3_uid476_arcsinXPolyEval_b & STD_LOGIC_VECTOR((7 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_7(REG,977)@52
    reg_pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_7_q <= pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid616_pT3_uid476_arcsinXPolyEval(BITSELECT,615)@52
    yBottomBits_uid616_pT3_uid476_arcsinXPolyEval_in <= s2_uid474_arcsinXPolyEval_b(10 downto 0);
    yBottomBits_uid616_pT3_uid476_arcsinXPolyEval_b <= yBottomBits_uid616_pT3_uid476_arcsinXPolyEval_in(10 downto 0);

	--spad_yBottomBits_uid616_uid619_pT3_uid476_arcsinXPolyEval(BITJOIN,618)@52
    spad_yBottomBits_uid616_uid619_pT3_uid476_arcsinXPolyEval_q <= GND_q & yBottomBits_uid616_pT3_uid476_arcsinXPolyEval_b;

	--pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval(BITJOIN,620)@52
    pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_q <= spad_yBottomBits_uid616_uid619_pT3_uid476_arcsinXPolyEval_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_6(REG,976)@52
    reg_pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_6_q <= pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval(BITSELECT,614)@52
    xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_in <= yT3_uid475_arcsinXPolyEval_b;
    xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_b <= xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_in(35 downto 18);

	--reg_xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_4(REG,975)@52
    reg_xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_4_q <= xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma(CHAINMULTADD,796)@53
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a(0),19));
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a(1),19));
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p(0) <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l(0) * multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c(0);
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p(1) <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_l(1) * multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c(1);
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_p(1),38);
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_x(0) <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_w(0);
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_y(0) <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_x(0);
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid615_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_4_q),18);
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid617_uid620_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_7_q),18);
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid616_uid621_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_6_q),18);
            multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid618_pT3_uid476_arcsinXPolyEval_0_to_multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s(0) <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval(BITSELECT,622)@56
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_in <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_cma_q;
    multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_b <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_in(36 downto 6);

	--highBBits_uid625_pT3_uid476_arcsinXPolyEval(BITSELECT,624)@56
    highBBits_uid625_pT3_uid476_arcsinXPolyEval_in <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_b;
    highBBits_uid625_pT3_uid476_arcsinXPolyEval_b <= highBBits_uid625_pT3_uid476_arcsinXPolyEval_in(30 downto 2);

	--yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval(BITSELECT,612)@52
    yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_in <= s2_uid474_arcsinXPolyEval_b;
    yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_b <= yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_in(37 downto 11);

	--reg_yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_1(REG,980)@52
    reg_yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_1_q <= yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval(BITSELECT,611)@52
    xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_in <= yT3_uid475_arcsinXPolyEval_b;
    xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_b <= xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_in(35 downto 9);

	--reg_xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_0(REG,979)@52
    reg_xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_0_q <= xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid614_pT3_uid476_arcsinXPolyEval(MULT,613)@53
    topProd_uid614_pT3_uid476_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid614_pT3_uid476_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid614_pT3_uid476_arcsinXPolyEval_b);
    topProd_uid614_pT3_uid476_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid614_pT3_uid476_arcsinXPolyEval_a <= (others => '0');
            topProd_uid614_pT3_uid476_arcsinXPolyEval_b <= (others => '0');
            topProd_uid614_pT3_uid476_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid614_pT3_uid476_arcsinXPolyEval_a <= reg_xTop27Bits_uid612_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_0_q;
                topProd_uid614_pT3_uid476_arcsinXPolyEval_b <= reg_yTop27Bits_uid613_pT3_uid476_arcsinXPolyEval_0_to_topProd_uid614_pT3_uid476_arcsinXPolyEval_1_q;
                topProd_uid614_pT3_uid476_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid614_pT3_uid476_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid614_pT3_uid476_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid614_pT3_uid476_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid614_pT3_uid476_arcsinXPolyEval_q <= topProd_uid614_pT3_uid476_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid626_pT3_uid476_arcsinXPolyEval(ADD,625)@56
    sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid614_pT3_uid476_arcsinXPolyEval_q(53)) & topProd_uid614_pT3_uid476_arcsinXPolyEval_q);
    sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid625_pT3_uid476_arcsinXPolyEval_b(28)) & highBBits_uid625_pT3_uid476_arcsinXPolyEval_b);
            sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_b));
    sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_q <= sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_o(54 downto 0);


	--lowRangeB_uid624_pT3_uid476_arcsinXPolyEval(BITSELECT,623)@56
    lowRangeB_uid624_pT3_uid476_arcsinXPolyEval_in <= multSumOfTwo18_uid619_pT3_uid476_arcsinXPolyEval_b(1 downto 0);
    lowRangeB_uid624_pT3_uid476_arcsinXPolyEval_b <= lowRangeB_uid624_pT3_uid476_arcsinXPolyEval_in(1 downto 0);

	--add0_uid624_uid627_pT3_uid476_arcsinXPolyEval(BITJOIN,626)@56
    add0_uid624_uid627_pT3_uid476_arcsinXPolyEval_q <= sumAHighB_uid626_pT3_uid476_arcsinXPolyEval_q & lowRangeB_uid624_pT3_uid476_arcsinXPolyEval_b;

	--R_uid628_pT3_uid476_arcsinXPolyEval(BITSELECT,627)@56
    R_uid628_pT3_uid476_arcsinXPolyEval_in <= add0_uid624_uid627_pT3_uid476_arcsinXPolyEval_q(55 downto 0);
    R_uid628_pT3_uid476_arcsinXPolyEval_b <= R_uid628_pT3_uid476_arcsinXPolyEval_in(55 downto 18);

	--reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1(REG,982)@56
    reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1_q <= "00000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1_q <= R_uid628_pT3_uid476_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor(LOGICAL,2674)
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_b <= ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena_q;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_q <= not (ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_a or ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_b);

	--ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena(REG,2675)
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_nor_q = "1") THEN
                ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd(LOGICAL,2676)
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_a <= ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_sticky_ena_q;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_b <= en;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_q <= ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_a and ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_b;

	--memoryC2_uid455_arcsinXTabGen_lutmem(DUALMEM,781)@41
    memoryC2_uid455_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid455_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid455_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q;
    memoryC2_uid455_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 2,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC2_uid455_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid455_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid455_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid455_arcsinXTabGen_lutmem_iq,
        address_a => memoryC2_uid455_arcsinXTabGen_lutmem_aa,
        data_a => memoryC2_uid455_arcsinXTabGen_lutmem_ia
    );
    memoryC2_uid455_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC2_uid455_arcsinXTabGen_lutmem_q <= memoryC2_uid455_arcsinXTabGen_lutmem_iq(1 downto 0);

	--ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_inputreg(DELAY,2664)
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => memoryC2_uid455_arcsinXTabGen_lutmem_q, xout => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem(DUALMEM,2665)
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_ia <= ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_inputreg_q;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 2,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 2,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_iq,
        address_a => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_aa,
        data_a => ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_ia
    );
    ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_reset0 <= areset;
        ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_q <= ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_iq(1 downto 0);

	--reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1(REG,961)@55
    reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_q <= ld_memoryC2_uid455_arcsinXTabGen_lutmem_q_to_reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor(LOGICAL,2453)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_a or ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_b);

	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena(REG,2454)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd(LOGICAL,2455)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_b;

	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem(DUALMEM,2444)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC2_uid454_arcsinXTabGen_lutmem(DUALMEM,780)@53
    memoryC2_uid454_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid454_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid454_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid454_arcsinXTabGen_lutmem_0_q_to_memoryC2_uid454_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC2_uid454_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC2_uid454_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid454_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid454_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid454_arcsinXTabGen_lutmem_iq,
        address_a => memoryC2_uid454_arcsinXTabGen_lutmem_aa,
        data_a => memoryC2_uid454_arcsinXTabGen_lutmem_ia
    );
    memoryC2_uid454_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC2_uid454_arcsinXTabGen_lutmem_q <= memoryC2_uid454_arcsinXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid454_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_0(REG,960)@55
    reg_memoryC2_uid454_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid454_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid454_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_0_q <= memoryC2_uid454_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid456_arcsinXTabGen(BITJOIN,455)@56
    os_uid456_arcsinXTabGen_q <= reg_memoryC2_uid455_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_1_q & reg_memoryC2_uid454_arcsinXTabGen_lutmem_0_to_os_uid456_arcsinXTabGen_0_q;

	--cIncludingRoundingBit_uid478_arcsinXPolyEval(BITJOIN,477)@56
    cIncludingRoundingBit_uid478_arcsinXPolyEval_q <= os_uid456_arcsinXTabGen_q & rndBit_uid293_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0(REG,981)@56
    reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid478_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts3_uid479_arcsinXPolyEval(ADD,478)@57
    ts3_uid479_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((44 downto 44 => reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0_q(43)) & reg_cIncludingRoundingBit_uid478_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_0_q);
    ts3_uid479_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((44 downto 38 => reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1_q(37)) & reg_R_uid628_pT3_uid476_arcsinXPolyEval_0_to_ts3_uid479_arcsinXPolyEval_1_q);
            ts3_uid479_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts3_uid479_arcsinXPolyEval_a) + SIGNED(ts3_uid479_arcsinXPolyEval_b));
    ts3_uid479_arcsinXPolyEval_q <= ts3_uid479_arcsinXPolyEval_o(44 downto 0);


	--s3_uid480_arcsinXPolyEval(BITSELECT,479)@57
    s3_uid480_arcsinXPolyEval_in <= ts3_uid479_arcsinXPolyEval_q;
    s3_uid480_arcsinXPolyEval_b <= s3_uid480_arcsinXPolyEval_in(44 downto 1);

	--yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval(BITSELECT,629)@57
    yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_in <= s3_uid480_arcsinXPolyEval_b;
    yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_b <= yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_in(43 downto 17);

	--reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9(REG,986)@57
    reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9_q <= yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor(LOGICAL,2301)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_b <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_q <= not (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_a or ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_b);

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_mem_top(CONSTANT,2297)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_mem_top_q <= "01011";

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp(LOGICAL,2298)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_a <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_mem_top_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_q);
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_q <= "1" when ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_a = ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_b else "0";

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmpReg(REG,2299)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmpReg_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena(REG,2302)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd(LOGICAL,2303)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_a <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_sticky_ena_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_a and ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_b;

	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt(COUNTER,2293)
    -- every=1, low=0, high=11, step=1, init=1
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i = 10 THEN
                      ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i - 11;
                    ELSE
                        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_i,4));


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg(REG,2294)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux(MUX,2295)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_s, ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg_q, ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem(DUALMEM,2292)
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_ia <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT2_uid469_arcsinXPolyEval_a_inputreg_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_aa <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdreg_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_ab <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_rdmux_q;
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 46,
        widthad_a => 4,
        numwords_a => 12,
        width_b => 46,
        widthad_b => 4,
        numwords_b => 12,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_q <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_iq(45 downto 0);

	--yT4_uid481_arcsinXPolyEval(BITSELECT,480)@57
    yT4_uid481_arcsinXPolyEval_in <= ld_mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid481_arcsinXPolyEval_a_replace_mem_q;
    yT4_uid481_arcsinXPolyEval_b <= yT4_uid481_arcsinXPolyEval_in(45 downto 4);

	--xBottomBits_uid633_pT4_uid482_arcsinXPolyEval(BITSELECT,632)@57
    xBottomBits_uid633_pT4_uid482_arcsinXPolyEval_in <= yT4_uid481_arcsinXPolyEval_b(14 downto 0);
    xBottomBits_uid633_pT4_uid482_arcsinXPolyEval_b <= xBottomBits_uid633_pT4_uid482_arcsinXPolyEval_in(14 downto 0);

	--pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval(BITJOIN,634)@57
    pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_q <= xBottomBits_uid633_pT4_uid482_arcsinXPolyEval_b & STD_LOGIC_VECTOR((10 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_7(REG,985)@57
    reg_pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_7_q <= pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid632_pT4_uid482_arcsinXPolyEval(BITSELECT,631)@57
    yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_in <= s3_uid480_arcsinXPolyEval_b(16 downto 0);
    yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b <= yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_in(16 downto 0);

	--ld_yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b_to_spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_a(DELAY,1666)@57
    ld_yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b_to_spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 17, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b, xout => ld_yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b_to_spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval(BITJOIN,633)@58
    spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_q <= GND_q & ld_yBottomBits_uid632_pT4_uid482_arcsinXPolyEval_b_to_spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_a_q;

	--pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval(BITJOIN,635)@58
    pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_q <= spad_yBottomBits_uid632_uid634_pT4_uid482_arcsinXPolyEval_q & STD_LOGIC_VECTOR((8 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_6(REG,984)@58
    reg_pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_6_q <= pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT4_uid481_arcsinXPolyEval_b_to_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_a(DELAY,1660)@57
    ld_yT4_uid481_arcsinXPolyEval_b_to_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => yT4_uid481_arcsinXPolyEval_b, xout => ld_yT4_uid481_arcsinXPolyEval_b_to_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval(BITSELECT,628)@58
    xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_in <= ld_yT4_uid481_arcsinXPolyEval_b_to_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_a_q;
    xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_b <= xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_in(41 downto 15);

	--reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4(REG,983)@58
    reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4_q <= xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma(CHAINMULTADD,797)@59
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a(0),28));
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a(1),28));
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p(0) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l(0) * multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c(0);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p(1) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_l(1) * multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c(1);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p(0),56);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_p(1),56);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x(0) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w(0);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x(1) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_w(1);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y(0) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s(1) + multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x(0);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y(1) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_x(1);
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4_q),27);
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid633_uid635_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_7_q),27);
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid632_uid636_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_6_q),27);
            multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s(0) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y(0);
                multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s(1) <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval(BITSELECT,637)@62
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_in <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_q;
    multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_b <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_in(54 downto 9);

	--highBBits_uid640_pT4_uid482_arcsinXPolyEval(BITSELECT,639)@62
    highBBits_uid640_pT4_uid482_arcsinXPolyEval_in <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_b;
    highBBits_uid640_pT4_uid482_arcsinXPolyEval_b <= highBBits_uid640_pT4_uid482_arcsinXPolyEval_in(45 downto 17);

	--ld_reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_1_q_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_b(DELAY,1663)@58
    ld_reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_1_q_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_9_q, xout => ld_reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_1_q_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_b_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid631_pT4_uid482_arcsinXPolyEval(MULT,630)@59
    topProd_uid631_pT4_uid482_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid631_pT4_uid482_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid631_pT4_uid482_arcsinXPolyEval_b);
    topProd_uid631_pT4_uid482_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid631_pT4_uid482_arcsinXPolyEval_a <= (others => '0');
            topProd_uid631_pT4_uid482_arcsinXPolyEval_b <= (others => '0');
            topProd_uid631_pT4_uid482_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid631_pT4_uid482_arcsinXPolyEval_a <= reg_xTop27Bits_uid629_pT4_uid482_arcsinXPolyEval_0_to_multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_cma_4_q;
                topProd_uid631_pT4_uid482_arcsinXPolyEval_b <= ld_reg_yTop27Bits_uid630_pT4_uid482_arcsinXPolyEval_0_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_1_q_to_topProd_uid631_pT4_uid482_arcsinXPolyEval_b_q;
                topProd_uid631_pT4_uid482_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid631_pT4_uid482_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid631_pT4_uid482_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid631_pT4_uid482_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid631_pT4_uid482_arcsinXPolyEval_q <= topProd_uid631_pT4_uid482_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid641_pT4_uid482_arcsinXPolyEval(ADD,640)@62
    sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid631_pT4_uid482_arcsinXPolyEval_q(53)) & topProd_uid631_pT4_uid482_arcsinXPolyEval_q);
    sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid640_pT4_uid482_arcsinXPolyEval_b(28)) & highBBits_uid640_pT4_uid482_arcsinXPolyEval_b);
            sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_b));
    sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_q <= sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_o(54 downto 0);


	--lowRangeB_uid639_pT4_uid482_arcsinXPolyEval(BITSELECT,638)@62
    lowRangeB_uid639_pT4_uid482_arcsinXPolyEval_in <= multSumOfTwo27_uid634_pT4_uid482_arcsinXPolyEval_b(16 downto 0);
    lowRangeB_uid639_pT4_uid482_arcsinXPolyEval_b <= lowRangeB_uid639_pT4_uid482_arcsinXPolyEval_in(16 downto 0);

	--add0_uid639_uid642_pT4_uid482_arcsinXPolyEval(BITJOIN,641)@62
    add0_uid639_uid642_pT4_uid482_arcsinXPolyEval_q <= sumAHighB_uid641_pT4_uid482_arcsinXPolyEval_q & lowRangeB_uid639_pT4_uid482_arcsinXPolyEval_b;

	--R_uid643_pT4_uid482_arcsinXPolyEval(BITSELECT,642)@62
    R_uid643_pT4_uid482_arcsinXPolyEval_in <= add0_uid639_uid642_pT4_uid482_arcsinXPolyEval_q(70 downto 0);
    R_uid643_pT4_uid482_arcsinXPolyEval_b <= R_uid643_pT4_uid482_arcsinXPolyEval_in(70 downto 26);

	--reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1(REG,990)@62
    reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1_q <= "000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1_q <= R_uid643_pT4_uid482_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor(LOGICAL,2440)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_b <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_q <= not (ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_a or ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_b);

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_mem_top(CONSTANT,2323)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_mem_top_q <= "01111";

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp(LOGICAL,2324)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_a <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_mem_top_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q);
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_q <= "1" when ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_a = ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_b else "0";

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg(REG,2325)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena(REG,2441)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd(LOGICAL,2442)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_a <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_sticky_ena_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_q <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_a and ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_b;

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt(COUNTER,2319)
    -- every=1, low=0, high=15, step=1, init=1
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_i <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_i,4));


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg(REG,2320)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux(MUX,2321)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_s <= en;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux: PROCESS (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_s, ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q, ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem(DUALMEM,2431)
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_ia <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_inputreg_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_q <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC1_uid452_arcsinXTabGen_lutmem(DUALMEM,779)@59
    memoryC1_uid452_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid452_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid452_arcsinXTabGen_lutmem_ab <= ld_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid452_arcsinXTabGen_lutmem_0_q_to_memoryC1_uid452_arcsinXTabGen_lutmem_a_replace_mem_q;
    memoryC1_uid452_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 12,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC1_uid452_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid452_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid452_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid452_arcsinXTabGen_lutmem_iq,
        address_a => memoryC1_uid452_arcsinXTabGen_lutmem_aa,
        data_a => memoryC1_uid452_arcsinXTabGen_lutmem_ia
    );
    memoryC1_uid452_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC1_uid452_arcsinXTabGen_lutmem_q <= memoryC1_uid452_arcsinXTabGen_lutmem_iq(11 downto 0);

	--reg_memoryC1_uid452_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_1(REG,957)@61
    reg_memoryC1_uid452_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid452_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_1_q <= "000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid452_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_1_q <= memoryC1_uid452_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor(LOGICAL,2661)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_b <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_a or ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_b);

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena(REG,2662)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd(LOGICAL,2663)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_b;

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_inputreg(DELAY,2638)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => mAddr_uid97_asinX_uid8_fpArcsinPiTest_b, xout => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem(DUALMEM,2652)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0(REG,954)@58
    reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid451_arcsinXTabGen_lutmem(DUALMEM,778)@59
    memoryC1_uid451_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid451_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid451_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid451_arcsinXTabGen_lutmem_0_q;
    memoryC1_uid451_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC1_uid451_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid451_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid451_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid451_arcsinXTabGen_lutmem_iq,
        address_a => memoryC1_uid451_arcsinXTabGen_lutmem_aa,
        data_a => memoryC1_uid451_arcsinXTabGen_lutmem_ia
    );
    memoryC1_uid451_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC1_uid451_arcsinXTabGen_lutmem_q <= memoryC1_uid451_arcsinXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid451_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_0(REG,956)@61
    reg_memoryC1_uid451_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid451_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid451_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_0_q <= memoryC1_uid451_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid453_arcsinXTabGen(BITJOIN,452)@62
    os_uid453_arcsinXTabGen_q <= reg_memoryC1_uid452_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_1_q & reg_memoryC1_uid451_arcsinXTabGen_lutmem_0_to_os_uid453_arcsinXTabGen_0_q;

	--cIncludingRoundingBit_uid484_arcsinXPolyEval(BITJOIN,483)@62
    cIncludingRoundingBit_uid484_arcsinXPolyEval_q <= os_uid453_arcsinXTabGen_q & rndBit_uid293_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0(REG,989)@62
    reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid484_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid485_arcsinXPolyEval(ADD,484)@63
    ts4_uid485_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0_q(53)) & reg_cIncludingRoundingBit_uid484_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_0_q);
    ts4_uid485_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((54 downto 45 => reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1_q(44)) & reg_R_uid643_pT4_uid482_arcsinXPolyEval_0_to_ts4_uid485_arcsinXPolyEval_1_q);
            ts4_uid485_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid485_arcsinXPolyEval_a) + SIGNED(ts4_uid485_arcsinXPolyEval_b));
    ts4_uid485_arcsinXPolyEval_q <= ts4_uid485_arcsinXPolyEval_o(54 downto 0);


	--s4_uid486_arcsinXPolyEval(BITSELECT,485)@63
    s4_uid486_arcsinXPolyEval_in <= ts4_uid485_arcsinXPolyEval_q;
    s4_uid486_arcsinXPolyEval_b <= s4_uid486_arcsinXPolyEval_in(54 downto 1);

	--yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval(BITSELECT,644)@63
    yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_in <= s4_uid486_arcsinXPolyEval_b;
    yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_b <= yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_in(53 downto 27);

	--reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9(REG,994)@63
    reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9_q <= yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor(LOGICAL,2392)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_b <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_q <= not (ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_a or ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_b);

	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_mem_top(CONSTANT,2388)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_mem_top_q <= "010001";

	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp(LOGICAL,2389)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_a <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_mem_top_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q);
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_q <= "1" when ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_a = ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_b else "0";

	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg(REG,2390)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena(REG,2393)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd(LOGICAL,2394)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_a <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_a and ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_b;

	--xBottomBits_uid648_pT5_uid488_arcsinXPolyEval(BITSELECT,647)@43
    xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_in <= mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b(18 downto 0);
    xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b <= xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_in(18 downto 0);

	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_inputreg(DELAY,2382)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 19, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b, xout => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt(COUNTER,2384)
    -- every=1, low=0, high=17, step=1, init=1
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i = 16 THEN
                      ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i - 17;
                    ELSE
                        ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_i,5));


	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg(REG,2385)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux(MUX,2386)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux: PROCESS (ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_s, ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q, ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem(DUALMEM,2383)
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_inputreg_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 19,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_iq(18 downto 0);

	--pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval(BITJOIN,651)@63
    pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((6 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_7(REG,993)@63
    reg_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_7_q <= pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor(LOGICAL,2379)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_b <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_q <= not (ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_a or ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_b);

	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_mem_top(CONSTANT,2375)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_mem_top_q <= "010010";

	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp(LOGICAL,2376)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_a <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_mem_top_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q);
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_q <= "1" when ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_a = ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_b else "0";

	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg(REG,2377)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena(REG,2380)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd(LOGICAL,2381)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_a <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_a and ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_b;

	--xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval(BITSELECT,648)@43
    xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_in <= mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b;
    xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b <= xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_in(45 downto 20);

	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_inputreg(DELAY,2369)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b, xout => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt(COUNTER,2371)
    -- every=1, low=0, high=18, step=1, init=1
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i = 17 THEN
                      ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i - 18;
                    ELSE
                        ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i,5));


	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg(REG,2372)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux(MUX,2373)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s, ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q, ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem(DUALMEM,2370)
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_ia <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_inputreg_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_aa <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_ab <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q;
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_iq(25 downto 0);

	--spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval(BITJOIN,650)@64
    spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_q <= GND_q & ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_mem_q;

	--reg_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_6(REG,992)@64
    reg_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_6_q <= spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid647_pT5_uid488_arcsinXPolyEval(BITSELECT,646)@63
    yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_in <= s4_uid486_arcsinXPolyEval_b(26 downto 0);
    yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b <= yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_in(26 downto 0);

	--ld_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b_to_reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_a(DELAY,2117)@63
    ld_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b_to_reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b, xout => ld_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b_to_reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4(REG,991)@64
    reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_q <= ld_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_b_to_reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_a_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma(CHAINMULTADD,798)@65
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a(0),28));
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a(1),28));
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p(0) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l(0) * multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c(0);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p(1) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_l(1) * multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c(1);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p(0),56);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_p(1),56);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x(0) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w(0);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x(1) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_w(1);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y(0) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s(1) + multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x(0);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y(1) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_x(1);
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_yBottomBits_uid647_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_4_q),27);
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_7_q),27);
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_6_q),27);
            multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s(0) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y(0);
                multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s(1) <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_q, clk => clk, aclr => areset);

	--highBBits_uid660_pT5_uid488_arcsinXPolyEval(BITSELECT,659)@68
    highBBits_uid660_pT5_uid488_arcsinXPolyEval_in <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_q;
    highBBits_uid660_pT5_uid488_arcsinXPolyEval_b <= highBBits_uid660_pT5_uid488_arcsinXPolyEval_in(54 downto 18);

	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor(LOGICAL,2366)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_b <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_q <= not (ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_a or ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_b);

	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_mem_top(CONSTANT,2362)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_mem_top_q <= "01101";

	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp(LOGICAL,2363)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_a <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_mem_top_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q);
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_q <= "1" when ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_a = ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_b else "0";

	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmpReg(REG,2364)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmpReg_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena(REG,2367)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_nor_q = "1") THEN
                ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd(LOGICAL,2368)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_a <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_sticky_ena_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_b <= en;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_a and ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_b;

	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_inputreg(DELAY,2356)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid603_pT2_uid470_arcsinXPolyEval_0_q, xout => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt(COUNTER,2358)
    -- every=1, low=0, high=13, step=1, init=1
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i = 12 THEN
                      ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i - 13;
                    ELSE
                        ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_i,4));


	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg(REG,2359)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux(MUX,2360)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s <= en;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux: PROCESS (ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s, ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q, ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem(DUALMEM,2357)
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_ia <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_inputreg_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_aa <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_ab <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q;
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 27,
        widthad_a => 4,
        numwords_a => 14,
        width_b => 27,
        widthad_b => 4,
        numwords_b => 14,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_ia
    );
    ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_q <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_iq(26 downto 0);

	--topProd_uid646_pT5_uid488_arcsinXPolyEval(MULT,645)@64
    topProd_uid646_pT5_uid488_arcsinXPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid646_pT5_uid488_arcsinXPolyEval_a),28)) * SIGNED(topProd_uid646_pT5_uid488_arcsinXPolyEval_b);
    topProd_uid646_pT5_uid488_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid646_pT5_uid488_arcsinXPolyEval_a <= (others => '0');
            topProd_uid646_pT5_uid488_arcsinXPolyEval_b <= (others => '0');
            topProd_uid646_pT5_uid488_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid646_pT5_uid488_arcsinXPolyEval_a <= ld_reg_yT2_uid469_arcsinXPolyEval_0_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_0_q_to_topProd_uid646_pT5_uid488_arcsinXPolyEval_a_replace_mem_q;
                topProd_uid646_pT5_uid488_arcsinXPolyEval_b <= reg_yTop27Bits_uid645_pT5_uid488_arcsinXPolyEval_0_to_multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_9_q;
                topProd_uid646_pT5_uid488_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid646_pT5_uid488_arcsinXPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid646_pT5_uid488_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid646_pT5_uid488_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid646_pT5_uid488_arcsinXPolyEval_q <= topProd_uid646_pT5_uid488_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor(LOGICAL,2687)
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_b <= ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_q <= not (ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_a or ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_b);

	--ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena(REG,2688)
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_nor_q = "1") THEN
                ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena_q <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd(LOGICAL,2689)
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_a <= ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_sticky_ena_q;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_b <= en;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_q <= ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_a and ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_b;

	--sSM0W_uid656_pT5_uid488_arcsinXPolyEval(BITSELECT,655)@43
    sSM0W_uid656_pT5_uid488_arcsinXPolyEval_in <= mPPolyEval_uid98_asinX_uid8_fpArcsinPiTest_b(18 downto 0);
    sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b <= sSM0W_uid656_pT5_uid488_arcsinXPolyEval_in(18 downto 15);

	--ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_inputreg(DELAY,2677)
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 4, depth => 1 )
    PORT MAP ( xin => sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b, xout => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem(DUALMEM,2678)
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_ia <= ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_inputreg_q;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_aa <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdreg_q;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_ab <= ld_xBottomBits_uid648_pT5_uid488_arcsinXPolyEval_b_to_pad_xBottomBits_uid648_uid652_pT5_uid488_arcsinXPolyEval_b_replace_rdmux_q;
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 4,
        widthad_a => 5,
        numwords_a => 18,
        width_b => 4,
        widthad_b => 5,
        numwords_b => 18,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_ia
    );
    ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_reset0 <= areset;
        ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_q <= ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_iq(3 downto 0);

	--reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1(REG,996)@63
    reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_q <= ld_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_b_to_reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid655_pT5_uid488_arcsinXPolyEval(BITSELECT,654)@63
    sSM0H_uid655_pT5_uid488_arcsinXPolyEval_in <= s4_uid486_arcsinXPolyEval_b(26 downto 0);
    sSM0H_uid655_pT5_uid488_arcsinXPolyEval_b <= sSM0H_uid655_pT5_uid488_arcsinXPolyEval_in(26 downto 23);

	--reg_sSM0H_uid655_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_0(REG,995)@63
    reg_sSM0H_uid655_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid655_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_0_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid655_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_0_q <= sSM0H_uid655_pT5_uid488_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid657_pT5_uid488_arcsinXPolyEval(MULT,656)@64
    sm0_uid657_pT5_uid488_arcsinXPolyEval_pr <= UNSIGNED(sm0_uid657_pT5_uid488_arcsinXPolyEval_a) * UNSIGNED(sm0_uid657_pT5_uid488_arcsinXPolyEval_b);
    sm0_uid657_pT5_uid488_arcsinXPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid657_pT5_uid488_arcsinXPolyEval_a <= (others => '0');
            sm0_uid657_pT5_uid488_arcsinXPolyEval_b <= (others => '0');
            sm0_uid657_pT5_uid488_arcsinXPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid657_pT5_uid488_arcsinXPolyEval_a <= reg_sSM0H_uid655_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_0_q;
                sm0_uid657_pT5_uid488_arcsinXPolyEval_b <= reg_sSM0W_uid656_pT5_uid488_arcsinXPolyEval_0_to_sm0_uid657_pT5_uid488_arcsinXPolyEval_1_q;
                sm0_uid657_pT5_uid488_arcsinXPolyEval_s1 <= STD_LOGIC_VECTOR(sm0_uid657_pT5_uid488_arcsinXPolyEval_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid657_pT5_uid488_arcsinXPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid657_pT5_uid488_arcsinXPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid657_pT5_uid488_arcsinXPolyEval_q <= sm0_uid657_pT5_uid488_arcsinXPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval(BITJOIN,657)@67
    TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q <= topProd_uid646_pT5_uid488_arcsinXPolyEval_q & sm0_uid657_pT5_uid488_arcsinXPolyEval_q;

	--ld_TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q_to_sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a(DELAY,1693)@67
    ld_TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q_to_sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a : dspba_delay
    GENERIC MAP ( width => 62, depth => 1 )
    PORT MAP ( xin => TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q, xout => ld_TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q_to_sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--sumAHighB_uid661_pT5_uid488_arcsinXPolyEval(ADD,660)@68
    sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => ld_TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q_to_sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a_q(61)) & ld_TtopProdConcSoftProd_uid658_pT5_uid488_arcsinXPolyEval_q_to_sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a_q);
    sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((62 downto 37 => highBBits_uid660_pT5_uid488_arcsinXPolyEval_b(36)) & highBBits_uid660_pT5_uid488_arcsinXPolyEval_b);
            sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_a) + SIGNED(sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_b));
    sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_q <= sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_o(62 downto 0);


	--lowRangeB_uid659_pT5_uid488_arcsinXPolyEval(BITSELECT,658)@68
    lowRangeB_uid659_pT5_uid488_arcsinXPolyEval_in <= multSumOfTwo27_uid651_pT5_uid488_arcsinXPolyEval_cma_q(17 downto 0);
    lowRangeB_uid659_pT5_uid488_arcsinXPolyEval_b <= lowRangeB_uid659_pT5_uid488_arcsinXPolyEval_in(17 downto 0);

	--add0_uid659_uid662_pT5_uid488_arcsinXPolyEval(BITJOIN,661)@68
    add0_uid659_uid662_pT5_uid488_arcsinXPolyEval_q <= sumAHighB_uid661_pT5_uid488_arcsinXPolyEval_q & lowRangeB_uid659_pT5_uid488_arcsinXPolyEval_b;

	--R_uid663_pT5_uid488_arcsinXPolyEval(BITSELECT,662)@68
    R_uid663_pT5_uid488_arcsinXPolyEval_in <= add0_uid659_uid662_pT5_uid488_arcsinXPolyEval_q(79 downto 0);
    R_uid663_pT5_uid488_arcsinXPolyEval_b <= R_uid663_pT5_uid488_arcsinXPolyEval_in(79 downto 24);

	--reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1(REG,1000)@68
    reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1_q <= "00000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1_q <= R_uid663_pT5_uid488_arcsinXPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor(LOGICAL,2648)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_b <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_q <= not (ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_a or ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_b);

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_mem_top(CONSTANT,2644)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_mem_top_q <= "010101";

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp(LOGICAL,2645)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_a <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_mem_top_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_q);
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_q <= "1" when ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_a = ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_b else "0";

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmpReg(REG,2646)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmpReg_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena(REG,2649)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd(LOGICAL,2650)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_a <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_sticky_ena_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_a and ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_b;

	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt(COUNTER,2640)
    -- every=1, low=0, high=21, step=1, init=1
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i = 20 THEN
                      ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_eq = '1') THEN
                        ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i - 21;
                    ELSE
                        ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_i,5));


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg(REG,2641)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux(MUX,2642)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_s <= en;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux: PROCESS (ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_s, ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg_q, ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg_q;
                  WHEN "1" => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem(DUALMEM,2639)
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_ia <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_inputreg_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_aa <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdreg_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_ab <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_rdmux_q;
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 22,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 22,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0(REG,950)@64
    reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_q <= ld_mAddr_uid97_asinX_uid8_fpArcsinPiTest_b_to_reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid449_arcsinXTabGen_lutmem(DUALMEM,777)@65
    memoryC0_uid449_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid449_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid449_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_q;
    memoryC0_uid449_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC0_uid449_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid449_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid449_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid449_arcsinXTabGen_lutmem_iq,
        address_a => memoryC0_uid449_arcsinXTabGen_lutmem_aa,
        data_a => memoryC0_uid449_arcsinXTabGen_lutmem_ia
    );
    memoryC0_uid449_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC0_uid449_arcsinXTabGen_lutmem_q <= memoryC0_uid449_arcsinXTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid449_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_1(REG,953)@67
    reg_memoryC0_uid449_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid449_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid449_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_1_q <= memoryC0_uid449_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid448_arcsinXTabGen_lutmem(DUALMEM,776)@65
    memoryC0_uid448_arcsinXTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid448_arcsinXTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid448_arcsinXTabGen_lutmem_ab <= reg_mAddr_uid97_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid448_arcsinXTabGen_lutmem_0_q;
    memoryC0_uid448_arcsinXTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC0_uid448_arcsinXTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid448_arcsinXTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid448_arcsinXTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid448_arcsinXTabGen_lutmem_iq,
        address_a => memoryC0_uid448_arcsinXTabGen_lutmem_aa,
        data_a => memoryC0_uid448_arcsinXTabGen_lutmem_ia
    );
    memoryC0_uid448_arcsinXTabGen_lutmem_reset0 <= areset;
        memoryC0_uid448_arcsinXTabGen_lutmem_q <= memoryC0_uid448_arcsinXTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid448_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_0(REG,952)@67
    reg_memoryC0_uid448_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid448_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid448_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_0_q <= memoryC0_uid448_arcsinXTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid450_arcsinXTabGen(BITJOIN,449)@68
    os_uid450_arcsinXTabGen_q <= reg_memoryC0_uid449_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_1_q & reg_memoryC0_uid448_arcsinXTabGen_lutmem_0_to_os_uid450_arcsinXTabGen_0_q;

	--rndBit_uid299_arcsinXO2XPolyEval(CONSTANT,298)
    rndBit_uid299_arcsinXO2XPolyEval_q <= "001";

	--cIncludingRoundingBit_uid490_arcsinXPolyEval(BITJOIN,489)@68
    cIncludingRoundingBit_uid490_arcsinXPolyEval_q <= os_uid450_arcsinXTabGen_q & rndBit_uid299_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0(REG,999)@68
    reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0_q <= cIncludingRoundingBit_uid490_arcsinXPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid491_arcsinXPolyEval(ADD,490)@69
    ts5_uid491_arcsinXPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid490_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_0_q);
    ts5_uid491_arcsinXPolyEval_b <= STD_LOGIC_VECTOR((62 downto 56 => reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1_q(55)) & reg_R_uid663_pT5_uid488_arcsinXPolyEval_0_to_ts5_uid491_arcsinXPolyEval_1_q);
            ts5_uid491_arcsinXPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid491_arcsinXPolyEval_a) + SIGNED(ts5_uid491_arcsinXPolyEval_b));
    ts5_uid491_arcsinXPolyEval_q <= ts5_uid491_arcsinXPolyEval_o(62 downto 0);


	--s5_uid492_arcsinXPolyEval(BITSELECT,491)@69
    s5_uid492_arcsinXPolyEval_in <= ts5_uid491_arcsinXPolyEval_q;
    s5_uid492_arcsinXPolyEval_b <= s5_uid492_arcsinXPolyEval_in(62 downto 1);

	--fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest(BITSELECT,99)@69
    fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_in <= s5_uid492_arcsinXPolyEval_b(59 downto 0);
    fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_b <= fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_in(59 downto 3);

	--reg_fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_0_to_path3Diff_uid102_asinX_uid8_fpArcsinPiTest_1(REG,1001)@69
    reg_fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_0_to_path3Diff_uid102_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_0_to_path3Diff_uid102_asinX_uid8_fpArcsinPiTest_1_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_0_to_path3Diff_uid102_asinX_uid8_fpArcsinPiTest_1_q <= fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--piO2_uid101_asinX_uid8_fpArcsinPiTest(CONSTANT,100)
    piO2_uid101_asinX_uid8_fpArcsinPiTest_q <= "110010010000111111011010101000100010000101101000110000100";

	--path3Diff_uid102_asinX_uid8_fpArcsinPiTest(SUB,101)@70
    path3Diff_uid102_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & piO2_uid101_asinX_uid8_fpArcsinPiTest_q);
    path3Diff_uid102_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0" & reg_fxpArcsinX_uid100_asinX_uid8_fpArcsinPiTest_0_to_path3Diff_uid102_asinX_uid8_fpArcsinPiTest_1_q);
            path3Diff_uid102_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path3Diff_uid102_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(path3Diff_uid102_asinX_uid8_fpArcsinPiTest_b));
    path3Diff_uid102_asinX_uid8_fpArcsinPiTest_q <= path3Diff_uid102_asinX_uid8_fpArcsinPiTest_o(57 downto 0);


	--normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest(BITSELECT,102)@70
    normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_in <= path3Diff_uid102_asinX_uid8_fpArcsinPiTest_q(56 downto 0);
    normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_b <= normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_in(56 downto 56);

	--reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1(REG,1002)@70
    reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1_q <= normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expRPath3_uid107_asinX_uid8_fpArcsinPiTest(MUX,106)@71
    expRPath3_uid107_asinX_uid8_fpArcsinPiTest_s <= reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1_q;
    expRPath3_uid107_asinX_uid8_fpArcsinPiTest: PROCESS (expRPath3_uid107_asinX_uid8_fpArcsinPiTest_s, en, cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest_q, cstBias_uid22_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE expRPath3_uid107_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => expRPath3_uid107_asinX_uid8_fpArcsinPiTest_q <= cstBiasM1_uid23_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "1" => expRPath3_uid107_asinX_uid8_fpArcsinPiTest_q <= cstBias_uid22_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => expRPath3_uid107_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest(BITSELECT,103)@70
    path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_in <= path3Diff_uid102_asinX_uid8_fpArcsinPiTest_q(55 downto 0);
    path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_b <= path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_in(55 downto 3);

	--reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3(REG,1004)@70
    reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3_q <= path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest(BITSELECT,104)@70
    path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_in <= path3Diff_uid102_asinX_uid8_fpArcsinPiTest_q(54 downto 0);
    path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_b <= path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_in(54 downto 2);

	--reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2(REG,1003)@70
    reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2_q <= path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath3_uid106_asinX_uid8_fpArcsinPiTest(MUX,105)@71
    fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_s <= reg_normBitPath3Diff_uid103_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_1_q;
    fracRPath3_uid106_asinX_uid8_fpArcsinPiTest: PROCESS (fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_s, en, reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2_q, reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3_q)
    BEGIN
            CASE fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_q <= reg_path3DiffLow_uid105_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "1" => fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_q <= reg_path3DiffHigh_uid104_asinX_uid8_fpArcsinPiTest_0_to_fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN OTHERS => fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest(BITJOIN,107)@71
    expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_q <= expRPath3_uid107_asinX_uid8_fpArcsinPiTest_q & fracRPath3_uid106_asinX_uid8_fpArcsinPiTest_q;

	--reg_expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_0(REG,1006)@71
    reg_expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_0_q <= expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest(ADD,108)@72
    expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracConc_uid108_uid108_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_0_q);
    expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000" & VCC_q);
            expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_a) + UNSIGNED(expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_b));
    expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_q <= expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_o(64 downto 0);


	--expRPath3_uid111_asinX_uid8_fpArcsinPiTest(BITSELECT,110)@72
    expRPath3_uid111_asinX_uid8_fpArcsinPiTest_in <= expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_q(63 downto 0);
    expRPath3_uid111_asinX_uid8_fpArcsinPiTest_b <= expRPath3_uid111_asinX_uid8_fpArcsinPiTest_in(63 downto 53);

	--reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5(REG,1013)@72
    reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5_q <= expRPath3_uid111_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor(LOGICAL,2725)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_b <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_q <= not (ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_a or ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_b);

	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_mem_top(CONSTANT,2694)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_mem_top_q <= "0100010";

	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp(LOGICAL,2722)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_a <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_mem_top_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_q);
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_q <= "1" when ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_a = ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_b else "0";

	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmpReg(REG,2723)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena(REG,2726)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_nor_q = "1") THEN
                ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd(LOGICAL,2727)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_a <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_b <= en;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_q <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_a and ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row(CONSTANT,716)
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--yAddr_uid63_asinX_uid8_fpArcsinPiTest(BITSELECT,62)@2
    yAddr_uid63_asinX_uid8_fpArcsinPiTest_in <= y_uid59_asinX_uid8_fpArcsinPiTest_b;
    yAddr_uid63_asinX_uid8_fpArcsinPiTest_b <= yAddr_uid63_asinX_uid8_fpArcsinPiTest_in(78 downto 71);

	--reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0(REG,826)@2
    reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q <= yAddr_uid63_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC5_uid271_arcsinXO2XTabGen_lutmem(DUALMEM,775)@3
    memoryC5_uid271_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC5_uid271_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC5_uid271_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q;
    memoryC5_uid271_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 18,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 18,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC5_uid271_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC5_uid271_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC5_uid271_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC5_uid271_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC5_uid271_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC5_uid271_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC5_uid271_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC5_uid271_arcsinXO2XTabGen_lutmem_q <= memoryC5_uid271_arcsinXO2XTabGen_lutmem_iq(17 downto 0);

	--reg_memoryC5_uid271_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_1(REG,831)@5
    reg_memoryC5_uid271_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC5_uid271_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_1_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC5_uid271_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_1_q <= memoryC5_uid271_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_inputreg(DELAY,2171)
    ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 79, depth => 1 )
    PORT MAP ( xin => y_uid59_asinX_uid8_fpArcsinPiTest_b, xout => ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a(DELAY,1080)@2
    ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 79, depth => 2 )
    PORT MAP ( xin => ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_inputreg_q, xout => ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest(BITSELECT,63)@5
    yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_in <= ld_y_uid59_asinX_uid8_fpArcsinPiTest_b_to_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_a_q(70 downto 0);
    yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b <= yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_in(70 downto 24);

	--yT1_uid273_arcsinXO2XPolyEval(BITSELECT,272)@5
    yT1_uid273_arcsinXO2XPolyEval_in <= yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b;
    yT1_uid273_arcsinXO2XPolyEval_b <= yT1_uid273_arcsinXO2XPolyEval_in(46 downto 29);

	--reg_yT1_uid273_arcsinXO2XPolyEval_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_0(REG,830)@5
    reg_yT1_uid273_arcsinXO2XPolyEval_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid273_arcsinXO2XPolyEval_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_0_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid273_arcsinXO2XPolyEval_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_0_q <= yT1_uid273_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval(MULT,511)@6
    prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_a),19)) * SIGNED(prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_b);
    prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_a <= reg_yT1_uid273_arcsinXO2XPolyEval_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_0_q;
                prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_b <= reg_memoryC5_uid271_arcsinXO2XTabGen_lutmem_0_to_prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_1_q;
                prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_pr,36));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_q <= prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval(BITSELECT,512)@9
    prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_in <= prodXY_uid512_pT1_uid274_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_in(35 downto 17);

	--highBBits_uid276_arcsinXO2XPolyEval(BITSELECT,275)@9
    highBBits_uid276_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_b;
    highBBits_uid276_arcsinXO2XPolyEval_b <= highBBits_uid276_arcsinXO2XPolyEval_in(18 downto 1);

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_a(DELAY,1872)@3
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_a : dspba_delay
    GENERIC MAP ( width => 8, depth => 3 )
    PORT MAP ( xin => reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC4_uid269_arcsinXO2XTabGen_lutmem(DUALMEM,774)@6
    memoryC4_uid269_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC4_uid269_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC4_uid269_arcsinXO2XTabGen_lutmem_ab <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_q_to_memoryC4_uid269_arcsinXO2XTabGen_lutmem_a_q;
    memoryC4_uid269_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 26,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC4_uid269_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC4_uid269_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC4_uid269_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC4_uid269_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC4_uid269_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC4_uid269_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC4_uid269_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC4_uid269_arcsinXO2XTabGen_lutmem_q <= memoryC4_uid269_arcsinXO2XTabGen_lutmem_iq(25 downto 0);

	--reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0(REG,833)@8
    reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0_q <= memoryC4_uid269_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid277_arcsinXO2XPolyEval(ADD,276)@9
    sumAHighB_uid277_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((26 downto 26 => reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0_q(25)) & reg_memoryC4_uid269_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid277_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid277_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((26 downto 18 => highBBits_uid276_arcsinXO2XPolyEval_b(17)) & highBBits_uid276_arcsinXO2XPolyEval_b);
            sumAHighB_uid277_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid277_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid277_arcsinXO2XPolyEval_b));
    sumAHighB_uid277_arcsinXO2XPolyEval_q <= sumAHighB_uid277_arcsinXO2XPolyEval_o(26 downto 0);


	--lowRangeB_uid275_arcsinXO2XPolyEval(BITSELECT,274)@9
    lowRangeB_uid275_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid513_pT1_uid274_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid275_arcsinXO2XPolyEval_b <= lowRangeB_uid275_arcsinXO2XPolyEval_in(0 downto 0);

	--s1_uid275_uid278_arcsinXO2XPolyEval(BITJOIN,277)@9
    s1_uid275_uid278_arcsinXO2XPolyEval_q <= sumAHighB_uid277_arcsinXO2XPolyEval_q & lowRangeB_uid275_arcsinXO2XPolyEval_b;

	--reg_s1_uid275_uid278_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_1(REG,835)@9
    reg_s1_uid275_uid278_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid275_uid278_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid275_uid278_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_1_q <= s1_uid275_uid278_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor(LOGICAL,2570)
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_b <= ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_q <= not (ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_a or ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_b);

	--ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena(REG,2571)
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_nor_q = "1") THEN
                ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd(LOGICAL,2572)
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_a <= ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_sticky_ena_q;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_b <= en;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_q <= ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_a and ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_b;

	--yT2_uid279_arcsinXO2XPolyEval(BITSELECT,278)@5
    yT2_uid279_arcsinXO2XPolyEval_in <= yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b;
    yT2_uid279_arcsinXO2XPolyEval_b <= yT2_uid279_arcsinXO2XPolyEval_in(46 downto 21);

	--ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_inputreg(DELAY,2562)
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => yT2_uid279_arcsinXO2XPolyEval_b, xout => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem(DUALMEM,2563)
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_ia <= ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_inputreg_q;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_aa <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_ab <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q;
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 26,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_iq,
        address_a => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_aa,
        data_a => ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_ia
    );
    ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_reset0 <= areset;
        ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_q <= ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_iq(25 downto 0);

	--reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0(REG,834)@9
    reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_q <= ld_yT2_uid279_arcsinXO2XPolyEval_b_to_reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval(MULT,514)@10
    prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_a),27)) * SIGNED(prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_b);
    prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_a <= reg_yT2_uid279_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_0_q;
                prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_b <= reg_s1_uid275_uid278_arcsinXO2XPolyEval_0_to_prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_1_q;
                prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_q <= prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval(BITSELECT,515)@13
    prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_in <= prodXY_uid515_pT2_uid280_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_in(53 downto 25);

	--highBBits_uid282_arcsinXO2XPolyEval(BITSELECT,281)@13
    highBBits_uid282_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_b;
    highBBits_uid282_arcsinXO2XPolyEval_b <= highBBits_uid282_arcsinXO2XPolyEval_in(28 downto 1);

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor(LOGICAL,2427)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_b <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_q <= not (ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_a or ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_b);

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena(REG,2428)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_nor_q = "1") THEN
                ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd(LOGICAL,2429)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_a <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_sticky_ena_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_b <= en;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_a and ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_b;

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_inputreg(DELAY,2417)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q, xout => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem(DUALMEM,2418)
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_ia <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_inputreg_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_aa <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_ab <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 8,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_iq,
        address_a => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_aa,
        data_a => ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_ia
    );
    ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_iq(7 downto 0);

	--memoryC3_uid267_arcsinXO2XTabGen_lutmem(DUALMEM,773)@10
    memoryC3_uid267_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC3_uid267_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC3_uid267_arcsinXO2XTabGen_lutmem_ab <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_mem_q;
    memoryC3_uid267_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 34,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC3_uid267_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC3_uid267_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC3_uid267_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC3_uid267_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC3_uid267_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC3_uid267_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC3_uid267_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC3_uid267_arcsinXO2XTabGen_lutmem_q <= memoryC3_uid267_arcsinXO2XTabGen_lutmem_iq(33 downto 0);

	--reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0(REG,837)@12
    reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0_q <= memoryC3_uid267_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid283_arcsinXO2XPolyEval(ADD,282)@13
    sumAHighB_uid283_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((34 downto 34 => reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0_q(33)) & reg_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_to_sumAHighB_uid283_arcsinXO2XPolyEval_0_q);
    sumAHighB_uid283_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((34 downto 28 => highBBits_uid282_arcsinXO2XPolyEval_b(27)) & highBBits_uid282_arcsinXO2XPolyEval_b);
            sumAHighB_uid283_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid283_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid283_arcsinXO2XPolyEval_b));
    sumAHighB_uid283_arcsinXO2XPolyEval_q <= sumAHighB_uid283_arcsinXO2XPolyEval_o(34 downto 0);


	--lowRangeB_uid281_arcsinXO2XPolyEval(BITSELECT,280)@13
    lowRangeB_uid281_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid516_pT2_uid280_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid281_arcsinXO2XPolyEval_b <= lowRangeB_uid281_arcsinXO2XPolyEval_in(0 downto 0);

	--s2_uid281_uid284_arcsinXO2XPolyEval(BITJOIN,283)@13
    s2_uid281_uid284_arcsinXO2XPolyEval_q <= sumAHighB_uid283_arcsinXO2XPolyEval_q & lowRangeB_uid281_arcsinXO2XPolyEval_b;

	--reg_s2_uid281_uid284_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_1(REG,839)@13
    reg_s2_uid281_uid284_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s2_uid281_uid284_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s2_uid281_uid284_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_1_q <= s2_uid281_uid284_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor(LOGICAL,2314)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_b <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_q <= not (ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_a or ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_b);

	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena(REG,2315)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2316)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_a <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_a and ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_b;

	--yT3_uid285_arcsinXO2XPolyEval(BITSELECT,284)@5
    yT3_uid285_arcsinXO2XPolyEval_in <= yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b;
    yT3_uid285_arcsinXO2XPolyEval_b <= yT3_uid285_arcsinXO2XPolyEval_in(46 downto 13);

	--reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0(REG,838)@5
    reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q <= "0000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q <= yT3_uid285_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_inputreg(DELAY,2304)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 34, depth => 1 )
    PORT MAP ( xin => reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q, xout => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2305)
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_inputreg_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 34,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 34,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_q <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_iq(33 downto 0);

	--prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval(MULT,517)@14
    prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a),35)) * SIGNED(prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_b);
    prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a <= (others => '0');
            prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_b <= (others => '0');
            prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a <= ld_reg_yT3_uid285_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_0_q_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_a_replace_mem_q;
                prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_b <= reg_s2_uid281_uid284_arcsinXO2XPolyEval_0_to_prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_1_q;
                prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_pr,70));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_q <= prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval(BITSELECT,518)@17
    prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_in <= prodXY_uid518_pT3_uid286_arcsinXO2XPolyEval_q;
    prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_b <= prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_in(69 downto 35);

	--highBBits_uid288_arcsinXO2XPolyEval(BITSELECT,287)@17
    highBBits_uid288_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_b;
    highBBits_uid288_arcsinXO2XPolyEval_b <= highBBits_uid288_arcsinXO2XPolyEval_in(34 downto 1);

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2583)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2584)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2585)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg(DELAY,2523)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => yAddr_uid63_asinX_uid8_fpArcsinPiTest_b, xout => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2574)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdreg_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_rdmux_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0(REG,840)@13
    reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid264_arcsinXO2XTabGen_lutmem(DUALMEM,772)@14
    memoryC2_uid264_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC2_uid264_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC2_uid264_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_q;
    memoryC2_uid264_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC2_uid264_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid264_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid264_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid264_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC2_uid264_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC2_uid264_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC2_uid264_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC2_uid264_arcsinXO2XTabGen_lutmem_q <= memoryC2_uid264_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_to_os_uid266_arcsinXO2XTabGen_0(REG,841)@16
    reg_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_to_os_uid266_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_to_os_uid266_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_to_os_uid266_arcsinXO2XTabGen_0_q <= memoryC2_uid264_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid266_arcsinXO2XTabGen(BITJOIN,265)@17
    os_uid266_arcsinXO2XTabGen_q <= GND_q & reg_memoryC2_uid264_arcsinXO2XTabGen_lutmem_0_to_os_uid266_arcsinXO2XTabGen_0_q;

	--sumAHighB_uid289_arcsinXO2XPolyEval(ADD,288)@17
    sumAHighB_uid289_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((41 downto 41 => os_uid266_arcsinXO2XTabGen_q(40)) & os_uid266_arcsinXO2XTabGen_q);
    sumAHighB_uid289_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((41 downto 34 => highBBits_uid288_arcsinXO2XPolyEval_b(33)) & highBBits_uid288_arcsinXO2XPolyEval_b);
            sumAHighB_uid289_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid289_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid289_arcsinXO2XPolyEval_b));
    sumAHighB_uid289_arcsinXO2XPolyEval_q <= sumAHighB_uid289_arcsinXO2XPolyEval_o(41 downto 0);


	--lowRangeB_uid287_arcsinXO2XPolyEval(BITSELECT,286)@17
    lowRangeB_uid287_arcsinXO2XPolyEval_in <= prodXYTruncFR_uid519_pT3_uid286_arcsinXO2XPolyEval_b(0 downto 0);
    lowRangeB_uid287_arcsinXO2XPolyEval_b <= lowRangeB_uid287_arcsinXO2XPolyEval_in(0 downto 0);

	--s3_uid287_uid290_arcsinXO2XPolyEval(BITJOIN,289)@17
    s3_uid287_uid290_arcsinXO2XPolyEval_q <= sumAHighB_uid289_arcsinXO2XPolyEval_q & lowRangeB_uid287_arcsinXO2XPolyEval_b;

	--yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,526)@17
    yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_in <= s3_uid287_uid290_arcsinXO2XPolyEval_q;
    yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_b <= yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_in(42 downto 25);

	--reg_yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_9(REG,845)@17
    reg_yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_9_q <= yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor(LOGICAL,2224)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_b <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_q <= not (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_a or ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_b);

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena(REG,2225)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2226)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_a and ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_inputreg(DELAY,2214)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_inputreg : dspba_delay
    GENERIC MAP ( width => 47, depth => 1 )
    PORT MAP ( xin => yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b, xout => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2215)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 47,
        widthad_a => 4,
        numwords_a => 10,
        width_b => 47,
        widthad_b => 4,
        numwords_b => 10,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_iq(46 downto 0);

	--yT4_uid291_arcsinXO2XPolyEval(BITSELECT,290)@17
    yT4_uid291_arcsinXO2XPolyEval_in <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_replace_mem_q;
    yT4_uid291_arcsinXO2XPolyEval_b <= yT4_uid291_arcsinXO2XPolyEval_in(46 downto 6);

	--xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,525)@17
    xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval_in <= yT4_uid291_arcsinXO2XPolyEval_b(13 downto 0);
    xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval_b <= xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval_in(13 downto 0);

	--pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval(BITJOIN,528)@17
    pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_q <= xBottomBits_uid526_pT4_uid292_arcsinXO2XPolyEval_b & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_7(REG,844)@17
    reg_pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,524)@17
    yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval_in <= s3_uid287_uid290_arcsinXO2XPolyEval_q(15 downto 0);
    yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval_b <= yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval_in(15 downto 0);

	--spad_yBottomBits_uid525_uid528_pT4_uid292_arcsinXO2XPolyEval(BITJOIN,527)@17
    spad_yBottomBits_uid525_uid528_pT4_uid292_arcsinXO2XPolyEval_q <= GND_q & yBottomBits_uid525_pT4_uid292_arcsinXO2XPolyEval_b;

	--pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval(BITJOIN,529)@17
    pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid525_uid528_pT4_uid292_arcsinXO2XPolyEval_q & GND_q;

	--reg_pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_6(REG,843)@17
    reg_pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,523)@17
    xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_in <= yT4_uid291_arcsinXO2XPolyEval_b;
    xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_b <= xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_in(40 downto 23);

	--reg_xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_4(REG,842)@17
    reg_xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_4_q <= xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma(CHAINMULTADD,786)@18
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a(0),19));
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a(1),19));
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p(0),38) + RESIZE(multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_p(1),38);
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop18Bits_uid524_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_4_q),18);
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid526_uid529_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_7_q),18);
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid525_uid530_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_6_q),18);
            multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop18Bits_uid527_pT4_uid292_arcsinXO2XPolyEval_0_to_multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,531)@21
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_b <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_in(36 downto 1);

	--highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,533)@21
    highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_b;
    highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_b <= highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_in(35 downto 7);

	--yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,521)@17
    yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_in <= s3_uid287_uid290_arcsinXO2XPolyEval_q;
    yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_b <= yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_in(42 downto 16);

	--reg_yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_1(REG,847)@17
    reg_yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_1_q <= yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,520)@17
    xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_in <= yT4_uid291_arcsinXO2XPolyEval_b;
    xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_b <= xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_in(40 downto 14);

	--reg_xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_0(REG,846)@17
    reg_xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_0_q <= xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid523_pT4_uid292_arcsinXO2XPolyEval(MULT,522)@18
    topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_b);
    topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid521_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_0_q;
                topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_b <= reg_yTop27Bits_uid522_pT4_uid292_arcsinXO2XPolyEval_0_to_topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_1_q;
                topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid523_pT4_uid292_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_q <= topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval(ADD,534)@21
    sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_q(53)) & topProd_uid523_pT4_uid292_arcsinXO2XPolyEval_q);
    sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_b(28)) & highBBits_uid534_pT4_uid292_arcsinXO2XPolyEval_b);
            sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_b));
    sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_q <= sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,532)@21
    lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval_in <= multSumOfTwo18_uid528_pT4_uid292_arcsinXO2XPolyEval_b(6 downto 0);
    lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval_b <= lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval_in(6 downto 0);

	--add0_uid533_uid536_pT4_uid292_arcsinXO2XPolyEval(BITJOIN,535)@21
    add0_uid533_uid536_pT4_uid292_arcsinXO2XPolyEval_q <= sumAHighB_uid535_pT4_uid292_arcsinXO2XPolyEval_q & lowRangeB_uid533_pT4_uid292_arcsinXO2XPolyEval_b;

	--R_uid537_pT4_uid292_arcsinXO2XPolyEval(BITSELECT,536)@21
    R_uid537_pT4_uid292_arcsinXO2XPolyEval_in <= add0_uid533_uid536_pT4_uid292_arcsinXO2XPolyEval_q(60 downto 0);
    R_uid537_pT4_uid292_arcsinXO2XPolyEval_b <= R_uid537_pT4_uid292_arcsinXO2XPolyEval_in(60 downto 17);

	--reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1(REG,849)@21
    reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1_q <= "00000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1_q <= R_uid537_pT4_uid292_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor(LOGICAL,2559)
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_b <= ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena_q;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_q <= not (ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_a or ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_b);

	--ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena(REG,2560)
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_nor_q = "1") THEN
                ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd(LOGICAL,2561)
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_a <= ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_sticky_ena_q;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_b <= en;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_q <= ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_a and ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_b;

	--memoryC1_uid262_arcsinXO2XTabGen_lutmem(DUALMEM,771)@3
    memoryC1_uid262_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid262_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid262_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid262_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 8,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC1_uid262_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid262_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid262_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid262_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid262_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid262_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid262_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid262_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid262_arcsinXO2XTabGen_lutmem_iq(7 downto 0);

	--ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_inputreg(DELAY,2549)
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 8, depth => 1 )
    PORT MAP ( xin => memoryC1_uid262_arcsinXO2XTabGen_lutmem_q, xout => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem(DUALMEM,2550)
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_ia <= ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_inputreg_q;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_aa <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_iq,
        address_a => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_aa,
        data_a => ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_ia
    );
    ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_reset0 <= areset;
        ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_q <= ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_iq(7 downto 0);

	--reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1(REG,828)@20
    reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_q <= ld_memoryC1_uid262_arcsinXO2XTabGen_lutmem_q_to_reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2546)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2547)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2548)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2537)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdreg_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_reg_addrTable_uid390_sqrtFPL_uid87_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid556_sqrtTableGenerator_lutmem_0_q_to_memoryC1_uid556_sqrtTableGenerator_lutmem_a_replace_rdmux_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 8,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0(REG,825)@17
    reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid261_arcsinXO2XTabGen_lutmem(DUALMEM,770)@18
    memoryC1_uid261_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC1_uid261_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC1_uid261_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_q;
    memoryC1_uid261_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC1_uid261_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid261_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid261_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid261_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC1_uid261_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC1_uid261_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC1_uid261_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC1_uid261_arcsinXO2XTabGen_lutmem_q <= memoryC1_uid261_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_0(REG,827)@20
    reg_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_0_q <= memoryC1_uid261_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid263_arcsinXO2XTabGen(BITJOIN,262)@21
    os_uid263_arcsinXO2XTabGen_q <= reg_memoryC1_uid262_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_1_q & reg_memoryC1_uid261_arcsinXO2XTabGen_lutmem_0_to_os_uid263_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid294_arcsinXO2XPolyEval(BITJOIN,293)@21
    cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_q <= os_uid263_arcsinXO2XTabGen_q & rndBit_uid293_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0(REG,848)@21
    reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts4_uid295_arcsinXO2XPolyEval(ADD,294)@22
    ts4_uid295_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((50 downto 50 => reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0_q(49)) & reg_cIncludingRoundingBit_uid294_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_0_q);
    ts4_uid295_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((50 downto 44 => reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1_q(43)) & reg_R_uid537_pT4_uid292_arcsinXO2XPolyEval_0_to_ts4_uid295_arcsinXO2XPolyEval_1_q);
            ts4_uid295_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts4_uid295_arcsinXO2XPolyEval_a) + SIGNED(ts4_uid295_arcsinXO2XPolyEval_b));
    ts4_uid295_arcsinXO2XPolyEval_q <= ts4_uid295_arcsinXO2XPolyEval_o(50 downto 0);


	--s4_uid296_arcsinXO2XPolyEval(BITSELECT,295)@22
    s4_uid296_arcsinXO2XPolyEval_in <= ts4_uid295_arcsinXO2XPolyEval_q;
    s4_uid296_arcsinXO2XPolyEval_b <= s4_uid296_arcsinXO2XPolyEval_in(50 downto 1);

	--yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,538)@22
    yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_in <= s4_uid296_arcsinXO2XPolyEval_b;
    yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b <= yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_in(49 downto 23);

	--reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_9(REG,853)@22
    reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_9_q <= yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor(LOGICAL,2340)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_b <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_q <= not (ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_a or ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_b);

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena(REG,2341)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_nor_q = "1") THEN
                ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd(LOGICAL,2342)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_a <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_sticky_ena_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_b <= en;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_a and ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_b;

	--xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,541)@5
    xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_in <= yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b(19 downto 0);
    xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b <= xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_in(19 downto 0);

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_inputreg(DELAY,2330)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_inputreg : dspba_delay
    GENERIC MAP ( width => 20, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b, xout => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem(DUALMEM,2331)
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_ia <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_inputreg_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_aa <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdreg_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_ab <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_rdmux_q;
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 20,
        widthad_a => 4,
        numwords_a => 15,
        width_b => 20,
        widthad_b => 4,
        numwords_b => 15,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_ia
    );
    ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_iq(19 downto 0);

	--pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval(BITJOIN,543)@22
    pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_q <= ld_xBottomBits_uid542_pT5_uid298_arcsinXO2XPolyEval_b_to_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_b_replace_mem_q & STD_LOGIC_VECTOR((5 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_7(REG,852)@22
    reg_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_7_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_7_q <= pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,540)@22
    yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_in <= s4_uid296_arcsinXO2XPolyEval_b(22 downto 0);
    yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b <= yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_in(22 downto 0);

	--ld_yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_a(DELAY,1577)@22
    ld_yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_a : dspba_delay
    GENERIC MAP ( width => 23, depth => 1 )
    PORT MAP ( xin => yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b, xout => ld_yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_a_q, ena => en(0), clk => clk, aclr => areset );

	--spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval(BITJOIN,542)@23
    spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_q <= GND_q & ld_yBottomBits_uid541_pT5_uid298_arcsinXO2XPolyEval_b_to_spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_a_q;

	--pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval(BITJOIN,544)@23
    pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_q <= spad_yBottomBits_uid541_uid543_pT5_uid298_arcsinXO2XPolyEval_q & STD_LOGIC_VECTOR((2 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_6(REG,851)@23
    reg_pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_6_q <= pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor(LOGICAL,2327)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_b <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_q <= not (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_a or ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_b);

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena(REG,2328)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_nor_q = "1") THEN
                ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd(LOGICAL,2329)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_a <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_sticky_ena_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_b <= en;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_a and ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_b;

	--ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem(DUALMEM,2318)
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_ia <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_yT4_uid291_arcsinXO2XPolyEval_a_inputreg_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_aa <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdreg_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_ab <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_rdmux_q;
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 47,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 47,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_iq,
        address_a => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_aa,
        data_a => ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_ia
    );
    ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_reset0 <= areset;
        ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_q <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_iq(46 downto 0);

	--xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,537)@23
    xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_in <= ld_yPPolyEval_uid64_asinX_uid8_fpArcsinPiTest_b_to_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_a_replace_mem_q;
    xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_b <= xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_in(46 downto 20);

	--reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4(REG,850)@23
    reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4_q <= xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma(CHAINMULTADD,787)@24
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a(0),28));
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a(1),28));
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p(0) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l(0) * multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c(0);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p(1) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_l(1) * multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c(1);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w(0) <= RESIZE(multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p(0),56);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w(1) <= RESIZE(multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_p(1),56);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x(0) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w(0);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x(1) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_w(1);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y(0) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s(1) + multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x(0);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y(1) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_x(1);
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a(0) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4_q),27);
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid542_uid544_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_7_q),27);
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c(0) <= RESIZE(SIGNED(reg_pad_yBottomBits_uid541_uid545_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_6_q),27);
            multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_c(1) <= RESIZE(SIGNED(reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s(0) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y(0);
                multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s(1) <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,546)@27
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_q;
    multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_b <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_in(54 downto 3);

	--highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,548)@27
    highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_b;
    highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_b <= highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_in(51 downto 23);

	--ld_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_a(DELAY,1981)@22
    ld_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b, xout => ld_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1(REG,855)@23
    reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_q <= ld_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_b_to_reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid540_pT5_uid298_arcsinXO2XPolyEval(MULT,539)@24
    topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_pr <= signed(resize(UNSIGNED(topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_a),28)) * SIGNED(topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_b);
    topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_a <= (others => '0');
            topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_b <= (others => '0');
            topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_a <= reg_xTop27Bits_uid538_pT5_uid298_arcsinXO2XPolyEval_0_to_multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_cma_4_q;
                topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_b <= reg_yTop27Bits_uid539_pT5_uid298_arcsinXO2XPolyEval_0_to_topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_1_q;
                topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_s1 <= STD_LOGIC_VECTOR(resize(topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_pr,54));
            END IF;
        END IF;
    END PROCESS;
    topProd_uid540_pT5_uid298_arcsinXO2XPolyEval: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_q <= topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval(ADD,549)@27
    sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_q(53)) & topProd_uid540_pT5_uid298_arcsinXO2XPolyEval_q);
    sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((54 downto 29 => highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_b(28)) & highBBits_uid549_pT5_uid298_arcsinXO2XPolyEval_b);
            sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_a) + SIGNED(sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_b));
    sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_q <= sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_o(54 downto 0);


	--lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,547)@27
    lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval_in <= multSumOfTwo27_uid543_pT5_uid298_arcsinXO2XPolyEval_b(22 downto 0);
    lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval_b <= lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval_in(22 downto 0);

	--add0_uid548_uid551_pT5_uid298_arcsinXO2XPolyEval(BITJOIN,550)@27
    add0_uid548_uid551_pT5_uid298_arcsinXO2XPolyEval_q <= sumAHighB_uid550_pT5_uid298_arcsinXO2XPolyEval_q & lowRangeB_uid548_pT5_uid298_arcsinXO2XPolyEval_b;

	--R_uid552_pT5_uid298_arcsinXO2XPolyEval(BITSELECT,551)@27
    R_uid552_pT5_uid298_arcsinXO2XPolyEval_in <= add0_uid548_uid551_pT5_uid298_arcsinXO2XPolyEval_q(76 downto 0);
    R_uid552_pT5_uid298_arcsinXO2XPolyEval_b <= R_uid552_pT5_uid298_arcsinXO2XPolyEval_in(76 downto 25);

	--reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1(REG,857)@27
    reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1_q <= R_uid552_pT5_uid298_arcsinXO2XPolyEval_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor(LOGICAL,2533)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_b <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_q <= not (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_a or ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_b);

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena(REG,2534)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_nor_q = "1") THEN
                ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd(LOGICAL,2535)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_sticky_ena_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b <= en;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_a and ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_b;

	--ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem(DUALMEM,2524)
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_inputreg_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdreg_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab <= ld_xTop26Bits_uid649_pT5_uid488_arcsinXPolyEval_b_to_spad_xTop26Bits_uid649_uid651_pT5_uid488_arcsinXPolyEval_a_replace_rdmux_q;
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 8,
        widthad_a => 5,
        numwords_a => 19,
        width_b => 8,
        widthad_b => 5,
        numwords_b => 19,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq,
        address_a => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_aa,
        data_a => ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_ia
    );
    ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_iq(7 downto 0);

	--reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0(REG,821)@23
    reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_q <= ld_yAddr_uid63_asinX_uid8_fpArcsinPiTest_b_to_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid259_arcsinXO2XTabGen_lutmem(DUALMEM,769)@24
    memoryC0_uid259_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid259_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid259_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid259_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 19,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 19,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC0_uid259_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid259_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid259_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid259_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid259_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid259_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid259_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid259_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid259_arcsinXO2XTabGen_lutmem_iq(18 downto 0);

	--reg_memoryC0_uid259_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_1(REG,824)@26
    reg_memoryC0_uid259_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid259_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_1_q <= "0000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid259_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_1_q <= memoryC0_uid259_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid258_arcsinXO2XTabGen_lutmem(DUALMEM,768)@24
    memoryC0_uid258_arcsinXO2XTabGen_lutmem_ia <= (others => '0');
    memoryC0_uid258_arcsinXO2XTabGen_lutmem_aa <= (others => '0');
    memoryC0_uid258_arcsinXO2XTabGen_lutmem_ab <= reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_q;
    memoryC0_uid258_arcsinXO2XTabGen_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 8,
        numwords_a => 256,
        width_b => 40,
        widthad_b => 8,
        numwords_b => 256,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_asinpi_double_s5_memoryC0_uid258_arcsinXO2XTabGen_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid258_arcsinXO2XTabGen_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid258_arcsinXO2XTabGen_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid258_arcsinXO2XTabGen_lutmem_iq,
        address_a => memoryC0_uid258_arcsinXO2XTabGen_lutmem_aa,
        data_a => memoryC0_uid258_arcsinXO2XTabGen_lutmem_ia
    );
    memoryC0_uid258_arcsinXO2XTabGen_lutmem_reset0 <= areset;
        memoryC0_uid258_arcsinXO2XTabGen_lutmem_q <= memoryC0_uid258_arcsinXO2XTabGen_lutmem_iq(39 downto 0);

	--reg_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_0(REG,823)@26
    reg_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_0_q <= memoryC0_uid258_arcsinXO2XTabGen_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid260_arcsinXO2XTabGen(BITJOIN,259)@27
    os_uid260_arcsinXO2XTabGen_q <= reg_memoryC0_uid259_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_1_q & reg_memoryC0_uid258_arcsinXO2XTabGen_lutmem_0_to_os_uid260_arcsinXO2XTabGen_0_q;

	--cIncludingRoundingBit_uid300_arcsinXO2XPolyEval(BITJOIN,299)@27
    cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_q <= os_uid260_arcsinXO2XTabGen_q & rndBit_uid299_arcsinXO2XPolyEval_q;

	--reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0(REG,856)@27
    reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0_q <= cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_q;
            END IF;
        END IF;
    END PROCESS;


	--ts5_uid301_arcsinXO2XPolyEval(ADD,300)@28
    ts5_uid301_arcsinXO2XPolyEval_a <= STD_LOGIC_VECTOR((62 downto 62 => reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0_q(61)) & reg_cIncludingRoundingBit_uid300_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_0_q);
    ts5_uid301_arcsinXO2XPolyEval_b <= STD_LOGIC_VECTOR((62 downto 52 => reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1_q(51)) & reg_R_uid552_pT5_uid298_arcsinXO2XPolyEval_0_to_ts5_uid301_arcsinXO2XPolyEval_1_q);
            ts5_uid301_arcsinXO2XPolyEval_o <= STD_LOGIC_VECTOR(SIGNED(ts5_uid301_arcsinXO2XPolyEval_a) + SIGNED(ts5_uid301_arcsinXO2XPolyEval_b));
    ts5_uid301_arcsinXO2XPolyEval_q <= ts5_uid301_arcsinXO2XPolyEval_o(62 downto 0);


	--s5_uid302_arcsinXO2XPolyEval(BITSELECT,301)@28
    s5_uid302_arcsinXO2XPolyEval_in <= ts5_uid301_arcsinXO2XPolyEval_q;
    s5_uid302_arcsinXO2XPolyEval_b <= s5_uid302_arcsinXO2XPolyEval_in(62 downto 1);

	--fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest(BITSELECT,65)@28
    fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_in <= s5_uid302_arcsinXO2XPolyEval_b(59 downto 0);
    fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_b <= fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_in(59 downto 5);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2(BITSELECT,697)@28
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_in <= STD_LOGIC_VECTOR("00000000000000000000000000" & fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_in(80 downto 54);

	--reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1(REG,865)@28
    reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor(LOGICAL,2414)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_b <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_q <= not (ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_a or ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_b);

	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_mem_top(CONSTANT,2410)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_mem_top_q <= "011000";

	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp(LOGICAL,2411)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_a <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_mem_top_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_q);
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_q <= "1" when ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_a = ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_b else "0";

	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmpReg(REG,2412)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmpReg_q <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena(REG,2415)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_nor_q = "1") THEN
                ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena_q <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd(LOGICAL,2416)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_a <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_sticky_ena_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_b <= en;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_q <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_a and ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_b;

	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_inputreg(DELAY,2406)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q, xout => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_wrreg(REG,2409)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_wrreg_q <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt(COUNTER,2408)
    -- every=1, low=0, high=24, step=1, init=1
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i = 23 THEN
                      ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_eq = '1') THEN
                        ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i - 24;
                    ELSE
                        ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_i,5));


	--ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem(DUALMEM,2407)
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_ia <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_inputreg_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_aa <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_wrreg_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_ab <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_rdcnt_q;
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 5,
        numwords_a => 25,
        width_b => 53,
        widthad_b => 5,
        numwords_b => 25,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_iq,
        address_a => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_aa,
        data_a => ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_ia
    );
    ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_reset0 <= areset;
        ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_q <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_iq(52 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0(BITSELECT,693)@28
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_in <= ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_in(26 downto 0);

	--reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0(REG,858)@28
    reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2(MULT,702)@29
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_a) * UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_a <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_b <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_a <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_b <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2(BITSELECT,712)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36(CONSTANT,717)
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q <= "000000000000000000000000000";

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3(BITJOIN,722)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b2_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1(BITSELECT,694)@28
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_in <= STD_LOGIC_VECTOR("0" & ld_oFracX_uid49_uid49_asinX_uid8_fpArcsinPiTest_q_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_a_replace_mem_q);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_in(53 downto 27);

	--reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0(REG,860)@28
    reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2(MULT,703)@29
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_a) * UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_a <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_b <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_a <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_b <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_2_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_1_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2(BITSELECT,714)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1(BITSELECT,696)@28
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_in <= fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_b(53 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_in(53 downto 27);

	--reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1(REG,863)@28
    reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1(MULT,701)@29
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_a) * UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_a <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_b <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_a <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_b <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1(BITSELECT,710)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1(MULT,700)@29
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_a) * UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_a <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_b <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_a <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_b <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_1_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1(BITSELECT,708)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2(BITJOIN,721)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b2_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b1_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b1_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF(LOGICAL,754)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2(BITSELECT,713)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1(BITSELECT,709)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0(BITSELECT,695)@28
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_in <= fxpArcSinXO2XRes_uid66_asinX_uid8_fpArcsinPiTest_b(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_in(26 downto 0);

	--reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1(REG,859)@28
    reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0(MULT,699)@29
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_a) * UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_a <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_b <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_a <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_1_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_0_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_b <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0(BITSELECT,706)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1(BITJOIN,720)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b2_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b1_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a1_b0_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_36_q;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF(LOGICAL,753)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF(LOGICAL,752)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE(LOGICAL,750)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2(BITSELECT,715)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1(BITSELECT,711)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0(BITSELECT,707)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a1_b0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0(MULT,698)@29
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_pr <= UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_a) * UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_b);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_a <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_b <= (others => '0');
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_a <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_0_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_b <= reg_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_b_0_0_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_1_q;
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_s1 <= STD_LOGIC_VECTOR(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0(BITSELECT,705)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0_in(53 downto 27);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0(BITSELECT,704)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_a0_b0_q(26 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0_in(26 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0(BITJOIN,719)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b2_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b1_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a1_b0_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_MSB_a0_b0_b & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_LSB_a0_b0_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF(LOGICAL,749)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF(LOGICAL,748)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE(LOGICAL,746)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF(LOGICAL,745)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE(LOGICAL,743)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE(LOGICAL,741)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD(LOGICAL,740)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_b and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_c and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_d;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne(LOGICAL,755)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCD_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABCE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_f <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_g <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andABEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_h <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_i <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_j <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andACEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_k <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andADEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_l <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_m <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_n <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBCEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_o <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBDEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_p <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCDEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_a or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_b or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_c or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_d or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_f or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_g or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_h or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_i or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_j or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_k or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_l or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_m or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_n or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_o or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_p;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS(BITSELECT,758)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_orOne_q(132 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS_in(132 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_BJ(BITJOIN,759)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_BJ_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_lsb_BS_b & GND_q & GND_q;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF(LOGICAL,738)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE(LOGICAL,736)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE(LOGICAL,734)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD(LOGICAL,733)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE(LOGICAL,731)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD(LOGICAL,730)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC(LOGICAL,729)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE(LOGICAL,727)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD(LOGICAL,726)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC(LOGICAL,725)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB(LOGICAL,724)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo(LOGICAL,739)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAB_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAC_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAD_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_f <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andAE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_g <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBC_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_h <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBD_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_i <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_j <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andBE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_k <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCD_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_l <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_m <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andCE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_n <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_o <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andDE_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_p <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_andEF_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_a xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_b xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_c xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_d xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_f xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_g xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_h xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_i xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_j xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_k xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_l xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_m xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_n xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_o xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_p;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS(BITSELECT,756)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorTwo_q(133 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS_in(133 downto 0);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_BJ(BITJOIN,757)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_BJ_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_lsb_BS_b & GND_q;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC(LOGICAL,763)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_BJ_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_BJ_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne(LOGICAL,723)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_0_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_1_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_2_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_d <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_joined_BJ_3_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_f <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_g <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_zero_row_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_a xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_b xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_c xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_d xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_f xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_g;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC(LOGICAL,762)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_BJ_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB(LOGICAL,761)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_BJ_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_a and mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_b;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne(LOGICAL,764)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAB_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andAC_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_andBC_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_a or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_b or mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_c;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS(BITSELECT,765)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_orOne_q(133 downto 0);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_in(133 downto 0);

	--ld_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_b(DELAY,1863)@32
    ld_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_b : dspba_delay
    GENERIC MAP ( width => 134, depth => 1 )
    PORT MAP ( xin => mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b, xout => ld_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_b_q, ena => en(0), clk => clk, aclr => areset );

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ(BITJOIN,766)@33
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_q <= ld_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_lsb_BS_b_to_mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_b_q & GND_q;

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne(LOGICAL,760)@32
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_a <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_63COMP0_xorOne_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_b <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out1_BJ_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_c <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_0_out2_BJ_q;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_q_i <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_a xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_b xor mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_c;
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_delay : dspba_delay
    GENERIC MAP (width => 135, depth => 1)
    PORT MAP (xout => mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_q, xin => mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_q_i, clk => clk, ena => en(0), aclr => areset);

	--mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD(ADD,767)@33
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_a <= STD_LOGIC_VECTOR("0" & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_32COMP1_xorOne_q);
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_b <= STD_LOGIC_VECTOR("0" & mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_comp_1_out1_BJ_q);
            mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_a) + UNSIGNED(mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_b));
    mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_q <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_o(135 downto 0);


	--normBitPath2_uid68_asinX_uid8_fpArcsinPiTest(BITSELECT,67)@33
    normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_q(107 downto 0);
    normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b <= normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_in(107 downto 107);

	--ld_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b_to_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_c(DELAY,1088)@33
    ld_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b_to_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b, xout => ld_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b_to_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest(BITJOIN,72)@34
    add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_q <= ld_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b_to_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_c_q & cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q & VCC_q;

	--reg_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_1(REG,874)@34
    reg_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_1_q <= "000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_1_q <= add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor(LOGICAL,2182)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_b <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_q <= not (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_a or ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_b);

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_mem_top(CONSTANT,2178)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_mem_top_q <= "011111";

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp(LOGICAL,2179)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_mem_top_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q);
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_q <= "1" when ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_a = ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_b else "0";

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmpReg(REG,2180)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmpReg_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena(REG,2183)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_nor_q = "1") THEN
                ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd(LOGICAL,2184)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_sticky_ena_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_b <= en;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_a and ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_b;

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_inputreg(DELAY,2172)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expX_uid15_asinX_uid8_fpArcsinPiTest_b, xout => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt(COUNTER,2174)
    -- every=1, low=0, high=31, step=1, init=1
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_i,5));


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg(REG,2175)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux(MUX,2176)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s <= en;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux: PROCESS (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s, ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q, ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q;
                  WHEN "1" => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem(DUALMEM,2173)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_inputreg_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdreg_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_rdmux_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 32,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 32,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq,
        address_a => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_aa,
        data_a => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_ia
    );
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_reset0 <= areset;
        ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_iq(10 downto 0);

	--fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest(BITSELECT,68)@33
    fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_q(106 downto 0);
    fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_b <= fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_in(106 downto 54);

	--reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3(REG,872)@33
    reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3_q <= fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest(BITSELECT,69)@33
    fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_in <= mul2XArcsinXO2XRes_uid67_asinX_uid8_fpArcsinPiTest_ADD_q(105 downto 0);
    fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_b <= fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_in(105 downto 53);

	--reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2(REG,871)@33
    reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2_q <= fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_1(REG,870)@33
    reg_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_1_q <= normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest(MUX,70)@34
    fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_s <= reg_normBitPath2_uid68_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_1_q;
    fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest: PROCESS (fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_s, en, reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2_q, reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3_q)
    BEGIN
            CASE fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "0" => fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_q <= reg_fracRPath2Low_uid70_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "1" => fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_q <= reg_fracRPath2High_uid69_asinX_uid8_fpArcsinPiTest_0_to_fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN OTHERS => fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest(BITJOIN,73)@34
    expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_replace_mem_q & fracRPath2Pre_uid71_asinX_uid8_fpArcsinPiTest_q;

	--reg_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_0(REG,873)@34
    reg_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_0_q <= expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest(ADD,74)@35
    expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_0_q);
    expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("00000000000" & reg_add_normUpdate_uid72_fracRPath2PreUlp_uid72_uid72_uid73_asinX_uid8_fpArcsinPiTest_0_to_expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_1_q);
            expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_a) + UNSIGNED(expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_b));
    expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_q <= expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_o(64 downto 0);


	--expRPath2_uid77_asinX_uid8_fpArcsinPiTest(BITSELECT,76)@35
    expRPath2_uid77_asinX_uid8_fpArcsinPiTest_in <= expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_q(63 downto 0);
    expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b <= expRPath2_uid77_asinX_uid8_fpArcsinPiTest_in(63 downto 53);

	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_inputreg(DELAY,2715)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b, xout => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt(COUNTER,2692)
    -- every=1, low=0, high=34, step=1, init=1
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i = 33 THEN
                      ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_eq = '1') THEN
                        ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i - 34;
                    ELSE
                        ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_i,6));


	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg(REG,2693)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux(MUX,2719)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_s <= en;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux: PROCESS (ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_s, ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q, ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q)
    BEGIN
            CASE ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_s IS
                  WHEN "0" => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q;
                  WHEN "1" => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem(DUALMEM,2716)
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ia <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_inputreg_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_aa <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ab <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_rdmux_q;
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 35,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 35,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_iq,
        address_a => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_aa,
        data_a => ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ia
    );
    ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_reset0 <= areset;
        ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_q <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_iq(10 downto 0);

	--reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4(REG,1012)@72
    reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_q <= ld_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_b_to_reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor(LOGICAL,2712)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_b <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_q <= not (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_a or ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_b);

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena(REG,2713)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_nor_q = "1") THEN
                ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena_q <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd(LOGICAL,2714)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_sticky_ena_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_b <= en;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_a and ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_b;

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor(LOGICAL,2785)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_b <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_q <= not (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_a or ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_b);

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena(REG,2786)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_nor_q = "1") THEN
                ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd(LOGICAL,2787)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_sticky_ena_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_b <= en;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_a and ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_b;

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem(DUALMEM,2776)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_ia <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_inputreg_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 11,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_iq,
        address_a => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_aa,
        data_a => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_ia
    );
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_reset0 <= areset;
        ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_iq(10 downto 0);

	--ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem(DUALMEM,2703)
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_ia <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_split_0_replace_mem_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_aa <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdreg_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_ab <= ld_reg_yAddr_uid63_asinX_uid8_fpArcsinPiTest_0_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_0_q_to_memoryC3_uid267_arcsinXO2XTabGen_lutmem_a_replace_rdmux_q;
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_iq,
        address_a => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_aa,
        data_a => ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_ia
    );
    ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_reset0 <= areset;
        ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_iq(10 downto 0);

	--reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3(REG,1011)@72
    reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_q <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor(LOGICAL,2773)
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_b <= ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_q <= not (ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_a or ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_b);

	--ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena(REG,2774)
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_nor_q = "1") THEN
                ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd(LOGICAL,2775)
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_a <= ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_sticky_ena_q;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_b <= en;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_q <= ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_a and ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_b;

	--arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest(BITSELECT,57)@2
    arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest_in <= leftShiftStage2_uid256_fxpX_uid57_asinX_uid8_fpArcsinPiTest_q;
    arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest_b <= arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest_in(80 downto 80);

	--biasMwShift_uid50_asinX_uid8_fpArcsinPiTest(CONSTANT,49)
    biasMwShift_uid50_asinX_uid8_fpArcsinPiTest_q <= "01111100100";

	--arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest(COMPARE,50)@0
    arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_cin <= GND_q;
    arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("00" & biasMwShift_uid50_asinX_uid8_fpArcsinPiTest_q) & '0';
    arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("00" & expX_uid15_asinX_uid8_fpArcsinPiTest_b) & arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_cin(0);
            arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_a) - UNSIGNED(arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_b));
    arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n(0) <= not arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_o(13);


	--ld_arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n_to_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_b(DELAY,1126)@0
    ld_arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n_to_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n, xout => ld_arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n_to_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--Y78_uid60_asinX_uid8_fpArcsinPiTest(BITSELECT,59)@2
    Y78_uid60_asinX_uid8_fpArcsinPiTest_in <= y_uid59_asinX_uid8_fpArcsinPiTest_b;
    Y78_uid60_asinX_uid8_fpArcsinPiTest_b <= Y78_uid60_asinX_uid8_fpArcsinPiTest_in(78 downto 78);

	--path2_uid61_asinX_uid8_fpArcsinPiTest(LOGICAL,60)@2
    path2_uid61_asinX_uid8_fpArcsinPiTest_a <= Y78_uid60_asinX_uid8_fpArcsinPiTest_b;
    path2_uid61_asinX_uid8_fpArcsinPiTest_q <= not path2_uid61_asinX_uid8_fpArcsinPiTest_a;

	--pathSelBits_uid112_asinX_uid8_fpArcsinPiTest(BITJOIN,111)@2
    pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q <= arcsinIsMax_uid58_asinX_uid8_fpArcsinPiTest_b & ld_arcsinXIsX_uid51_asinX_uid8_fpArcsinPiTest_n_to_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_b_q & path2_uid61_asinX_uid8_fpArcsinPiTest_q;

	--ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_inputreg(DELAY,2521)
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q, xout => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem(DUALMEM,2764)
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_ia <= ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_inputreg_q;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q;
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 3,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_iq,
        address_a => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_aa,
        data_a => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_ia
    );
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_reset0 <= areset;
        ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_q <= ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_iq(2 downto 0);

	--ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a(DELAY,1946)@2
    ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a : dspba_delay
    GENERIC MAP ( width => 3, depth => 3 )
    PORT MAP ( xin => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_split_0_replace_mem_q, xout => ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0(REG,820)@71
    reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_q <= ld_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_q_to_reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest(LOOKUP,112)@72
    fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "11";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (reg_pathSelBits_uid112_asinX_uid8_fpArcsinPiTest_0_to_fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_0_q) IS
                WHEN "000" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "001" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "10";
                WHEN "010" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "011" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "100" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "101" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "110" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "111" =>  fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN OTHERS =>
                    fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRCalc_uid117_asinX_uid8_fpArcsinPiTest(MUX,116)@73
    expRCalc_uid117_asinX_uid8_fpArcsinPiTest_s <= fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q;
    expRCalc_uid117_asinX_uid8_fpArcsinPiTest: PROCESS (expRCalc_uid117_asinX_uid8_fpArcsinPiTest_s, en, cstBias_uid22_asinX_uid8_fpArcsinPiTest_q, reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_q, reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_q, reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5_q)
    BEGIN
            CASE expRCalc_uid117_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q <= cstBias_uid22_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q <= reg_expX_uid15_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_3_q;
                  WHEN "10" => expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q <= reg_expRPath2_uid77_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_4_q;
                  WHEN "11" => expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q <= reg_expRPath3_uid111_asinX_uid8_fpArcsinPiTest_0_to_expRCalc_uid117_asinX_uid8_fpArcsinPiTest_5_q;
                  WHEN OTHERS => expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor(LOGICAL,2749)
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_b <= ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_q <= not (ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_a or ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_b);

	--ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena(REG,2750)
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_nor_q = "1") THEN
                ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd(LOGICAL,2751)
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_a <= ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_sticky_ena_q;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_b <= en;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_q <= ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_a and ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_b;

	--ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_inputreg(DELAY,2199)
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q, xout => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem(DUALMEM,2740)
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ia <= ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_inputreg_q;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q;
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_iq,
        address_a => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_aa,
        data_a => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_ia
    );
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_reset0 <= areset;
        ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_q <= ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c(DELAY,1144)@2
    ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_split_0_replace_mem_q, xout => ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor(LOGICAL,2737)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_b <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_q <= not (ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_a or ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_b);

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena(REG,2738)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_nor_q = "1") THEN
                ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd(LOGICAL,2739)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_a <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_sticky_ena_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_b <= en;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_a and ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_b;

	--reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0(REG,816)@0
    reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q <= expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_inputreg(DELAY,2197)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q, xout => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem(DUALMEM,2728)
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_ia <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_inputreg_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_aa <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdreg_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_ab <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_rdmux_q;
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_iq,
        address_a => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_aa,
        data_a => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_ia
    );
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_reset0 <= areset;
        ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_q <= ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_iq(0 downto 0);

	--ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a(DELAY,1143)@1
    ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_split_0_replace_mem_q, xout => ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excSelBits_uid120_asinX_uid8_fpArcsinPiTest(BITJOIN,119)@73
    excSelBits_uid120_asinX_uid8_fpArcsinPiTest_q <= ld_excRNaN_uid119_asinX_uid8_fpArcsinPiTest_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_c_q & GND_q & ld_reg_expXIsZero_uid31_asinX_uid8_fpArcsinPiTest_0_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_0_q_to_excSelBits_uid120_asinX_uid8_fpArcsinPiTest_a_q;

	--outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest(LOOKUP,120)@73
    outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest: PROCESS (excSelBits_uid120_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
        -- Begin reserved scope level
            CASE (excSelBits_uid120_asinX_uid8_fpArcsinPiTest_q) IS
                WHEN "000" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid123_asinX_uid8_fpArcsinPiTest(MUX,122)@73
    expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_s <= outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q;
    expRPostExc_uid123_asinX_uid8_fpArcsinPiTest: PROCESS (expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_s, en, cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q, expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q, cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q, cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q <= expRCalc_uid117_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPath3_uid110_asinX_uid8_fpArcsinPiTest(BITSELECT,109)@72
    fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_in <= expFracRPath2PostRnd_uid109_asinX_uid8_fpArcsinPiTest_q(52 downto 0);
    fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_b <= fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_in(52 downto 1);

	--reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5(REG,1010)@72
    reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5_q <= fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor(LOGICAL,2698)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_b <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_q <= not (ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_a or ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_b);

	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp(LOGICAL,2695)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_a <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_mem_top_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q);
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_q <= "1" when ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_a = ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_b else "0";

	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmpReg(REG,2696)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena(REG,2699)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_nor_q = "1") THEN
                ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd(LOGICAL,2700)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_a <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_sticky_ena_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_b <= en;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_a and ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_b;

	--fracRPath2_uid76_asinX_uid8_fpArcsinPiTest(BITSELECT,75)@35
    fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_in <= expFracRPath2PostRnd_uid75_asinX_uid8_fpArcsinPiTest_q(52 downto 0);
    fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b <= fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_in(52 downto 1);

	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_inputreg(DELAY,2690)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b, xout => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem(DUALMEM,2691)
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ia <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_inputreg_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_aa <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_wrreg_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ab <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_rdcnt_q;
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 6,
        numwords_a => 35,
        width_b => 52,
        widthad_b => 6,
        numwords_b => 35,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_iq,
        address_a => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_aa,
        data_a => ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_ia
    );
    ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_reset0 <= areset;
        ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_iq(51 downto 0);

	--reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4(REG,1009)@72
    reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_q <= ld_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_b_to_reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor(LOGICAL,2194)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_b <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_q <= not (ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_a or ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_b);

	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_mem_top(CONSTANT,2190)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_mem_top_q <= "01000100";

	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp(LOGICAL,2191)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_a <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_mem_top_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_q);
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_q <= "1" when ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_a = ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_b else "0";

	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmpReg(REG,2192)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmpReg_q <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena(REG,2195)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_nor_q = "1") THEN
                ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena_q <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd(LOGICAL,2196)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_a <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_sticky_ena_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_b <= en;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_q <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_a and ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_b;

	--reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3(REG,1008)@1
    reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q <= fracX_uid16_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_inputreg(DELAY,2186)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q, xout => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_wrreg(REG,2189)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_wrreg_q <= "0000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_wrreg_q <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt(COUNTER,2188)
    -- every=1, low=0, high=68, step=1, init=1
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i <= TO_UNSIGNED(1,7);
            ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i = 67 THEN
                      ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_eq = '1') THEN
                        ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i - 68;
                    ELSE
                        ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_i,7));


	--ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem(DUALMEM,2187)
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_ia <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_inputreg_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_aa <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_wrreg_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_ab <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_rdcnt_q;
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 7,
        numwords_a => 69,
        width_b => 52,
        widthad_b => 7,
        numwords_b => 69,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_iq,
        address_a => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_aa,
        data_a => ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_ia
    );
    ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_reset0 <= areset;
        ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_q <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_iq(51 downto 0);

	--piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest(BITSELECT,113)@72
    piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_in <= piO2_uid101_asinX_uid8_fpArcsinPiTest_q(55 downto 0);
    piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_b <= piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_in(55 downto 4);

	--reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2(REG,1007)@72
    reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2_q <= piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRCalc_uid115_asinX_uid8_fpArcsinPiTest(MUX,114)@73
    fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_s <= fracOutMuxSelEnc_uid113_asinX_uid8_fpArcsinPiTest_q;
    fracRCalc_uid115_asinX_uid8_fpArcsinPiTest: PROCESS (fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_s, en, reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2_q, ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_q, reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_q, reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5_q)
    BEGIN
            CASE fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q <= reg_piO2OutRange_uid114_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_2_q;
                  WHEN "01" => fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q <= ld_reg_fracX_uid16_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_3_q_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_d_replace_mem_q;
                  WHEN "10" => fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q <= reg_fracRPath2_uid76_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_4_q;
                  WHEN "11" => fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q <= reg_fracRPath3_uid110_asinX_uid8_fpArcsinPiTest_0_to_fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_5_q;
                  WHEN OTHERS => fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest(MUX,121)@73
    fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_s <= outMuxSelEnc_uid121_asinX_uid8_fpArcsinPiTest_q;
    fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest: PROCESS (fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_s, en, cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q, fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q, cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q, cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_s IS
                  WHEN "00" => fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q <= fracRCalc_uid115_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "10" => fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q <= cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid126_asinX_uid8_fpArcsinPiTest(BITJOIN,125)@73
    R_uid126_asinX_uid8_fpArcsinPiTest_q <= ld_signR_uid125_asinX_uid8_fpArcsinPiTest_q_to_R_uid126_asinX_uid8_fpArcsinPiTest_c_q & expRPostExc_uid123_asinX_uid8_fpArcsinPiTest_q & fracRPostExc_uid122_asinX_uid8_fpArcsinPiTest_q;

	--fracX_uid132_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,131)@73
    fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid126_asinX_uid8_fpArcsinPiTest_q(51 downto 0);
    fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_b <= fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_in(51 downto 0);

	--reg_fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_0_to_fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_1(REG,1016)@73
    reg_fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_0_to_fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_0_to_fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_1_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_0_to_fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_1_q <= fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,143)@74
    fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_a <= reg_fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_0_to_fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_1_q;
    fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
    fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_a = fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--expX_uid128_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,127)@73
    expX_uid128_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid126_asinX_uid8_fpArcsinPiTest_q(62 downto 0);
    expX_uid128_rAsinPi_uid13_fpArcsinPiTest_b <= expX_uid128_rAsinPi_uid13_fpArcsinPiTest_in(62 downto 52);

	--reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1(REG,1014)@73
    reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1_q <= expX_uid128_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,141)@74
    expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_a <= reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1_q;
    expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
    expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_a = expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,144)@74
    exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_b <= fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_q <= exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_a and exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_b;

	--ooPi_uid9_fpArcsinPiTest(CONSTANT,8)
    ooPi_uid9_fpArcsinPiTest_q <= "10100010111110011000001101101110010011100100010000011";

	--fracOOPi_uid10_fpArcsinPiTest(BITSELECT,9)@73
    fracOOPi_uid10_fpArcsinPiTest_in <= ooPi_uid9_fpArcsinPiTest_q(51 downto 0);
    fracOOPi_uid10_fpArcsinPiTest_b <= fracOOPi_uid10_fpArcsinPiTest_in(51 downto 0);

	--fpOOPi_uid11_fpArcsinPiTest(BITJOIN,10)@73
    fpOOPi_uid11_fpArcsinPiTest_q <= GND_q & cstBiasM2_uid6_fpArcsinPiTest_q & fracOOPi_uid10_fpArcsinPiTest_b;

	--expY_uid129_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,128)@73
    expY_uid129_rAsinPi_uid13_fpArcsinPiTest_in <= fpOOPi_uid11_fpArcsinPiTest_q(62 downto 0);
    expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b <= expY_uid129_rAsinPi_uid13_fpArcsinPiTest_in(62 downto 52);

	--expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,155)@73
    expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_a <= expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b;
    expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
    expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_a = expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1188)@73
    ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,209)@74
    excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_a <= ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a_q;
    excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_b <= exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_q;
    excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_q <= excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_a and excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_b;

	--fracY_uid134_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,133)@73
    fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_in <= fpOOPi_uid11_fpArcsinPiTest_q(51 downto 0);
    fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_b <= fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_in(51 downto 0);

	--fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,159)@73
    fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_a <= fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_b;
    fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
    fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_a = fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--ld_fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1182)@73
    ld_fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,157)@73
    expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_a <= expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b;
    expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
    expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_a = expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--ld_expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1181)@73
    ld_expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,160)@74
    exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a <= ld_expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a_q;
    exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b <= ld_fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q_to_exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b_q;
    exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_q <= exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_a and exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_b;

	--expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,139)@74
    expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_a <= reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1_q;
    expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
    expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_a = expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,210)@74
    excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_q;
    excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_b <= exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_q;
    excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_q <= excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_a and excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_b;

	--ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,211)@74
    ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_a <= excXZAndExcYI_uid211_rAsinPi_uid13_fpArcsinPiTest_q;
    ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_b <= excYZAndExcXI_uid210_rAsinPi_uid13_fpArcsinPiTest_q;
    ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_q_i <= ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_a or ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_b;
    ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_q, xin => ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,161)@73
    InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest_a <= fracXIsZero_uid160_rAsinPi_uid13_fpArcsinPiTest_q;
    InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest_q <= not InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest_a;

	--exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,162)@73
    exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsMax_uid158_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_b <= InvFracXIsZero_uid162_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q <= exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_a and exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_b;

	--reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2(REG,1041)@73
    reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q <= exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1260)@74
    ld_reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q, xout => ld_reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,145)@74
    InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest_a <= fracXIsZero_uid144_rAsinPi_uid13_fpArcsinPiTest_q;
    InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest_q <= not InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest_a;

	--exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,146)@74
    exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsMax_uid142_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_b <= InvFracXIsZero_uid146_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_q <= exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_a and exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_b;

	--reg_exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_1(REG,1040)@74
    reg_exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_1_q <= exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,212)@75
    excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_a <= reg_exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_1_q;
    excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b <= ld_reg_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_0_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_2_q_to_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b_q;
    excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_c <= ZeroTimesInf_uid212_rAsinPi_uid13_fpArcsinPiTest_q;
    excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q <= excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_a or excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_b or excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_c;

	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,224)@75
    InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest_a <= excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q;
    InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest_a;

	--signY_uid131_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,130)@73
    signY_uid131_rAsinPi_uid13_fpArcsinPiTest_in <= fpOOPi_uid11_fpArcsinPiTest_q;
    signY_uid131_rAsinPi_uid13_fpArcsinPiTest_b <= signY_uid131_rAsinPi_uid13_fpArcsinPiTest_in(63 downto 63);

	--signX_uid130_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,129)@73
    signX_uid130_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid126_asinX_uid8_fpArcsinPiTest_q;
    signX_uid130_rAsinPi_uid13_fpArcsinPiTest_b <= signX_uid130_rAsinPi_uid13_fpArcsinPiTest_in(63 downto 63);

	--signR_uid196_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,195)@73
    signR_uid196_rAsinPi_uid13_fpArcsinPiTest_a <= signX_uid130_rAsinPi_uid13_fpArcsinPiTest_b;
    signR_uid196_rAsinPi_uid13_fpArcsinPiTest_b <= signY_uid131_rAsinPi_uid13_fpArcsinPiTest_b;
    signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_i <= signR_uid196_rAsinPi_uid13_fpArcsinPiTest_a xor signR_uid196_rAsinPi_uid13_fpArcsinPiTest_b;
    signR_uid196_rAsinPi_uid13_fpArcsinPiTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q, xin => signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_to_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1271)@74
    ld_signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_to_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_to_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,225)@75
    signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a <= ld_signR_uid196_rAsinPi_uid13_fpArcsinPiTest_q_to_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a_q;
    signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_b <= InvExcRNaN_uid225_rAsinPi_uid13_fpArcsinPiTest_q;
    signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q <= signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_a and signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q_to_R_uid227_rAsinPi_uid13_fpArcsinPiTest_c(DELAY,1275)@75
    ld_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q_to_R_uid227_rAsinPi_uid13_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q_to_R_uid227_rAsinPi_uid13_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--add_one_fracX_uid132_uid133_uid133_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,132)@73
    add_one_fracX_uid132_uid133_uid133_rAsinPi_uid13_fpArcsinPiTest_q <= VCC_q & fracX_uid132_rAsinPi_uid13_fpArcsinPiTest_b;

	--xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,493)@73
    xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= add_one_fracX_uid132_uid133_uid133_rAsinPi_uid13_fpArcsinPiTest_q;
    xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(52 downto 26);

	--reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0(REG,1019)@73
    reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q <= xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,134)@73
    add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q <= VCC_q & fracY_uid134_rAsinPi_uid13_fpArcsinPiTest_b;

	--yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,497)@73
    yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q(25 downto 0);
    yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(25 downto 0);

	--yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,498)@73
    yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= yBottomBits_uid498_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b & GND_q;

	--reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1(REG,1018)@73
    reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q <= yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,500)@73
    xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= add_one_fracX_uid132_uid133_uid133_rAsinPi_uid13_fpArcsinPiTest_q(25 downto 0);
    xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(25 downto 0);

	--ld_xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_to_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1531)@73
    ld_xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_to_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b, xout => ld_xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_to_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,501)@74
    xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= ld_xBottomBits_uid501_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_to_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_q & GND_q;

	--reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0(REG,1017)@74
    reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q <= xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q_to_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1525)@73
    ld_add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q_to_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q_to_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,494)@74
    yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= ld_add_one_fracY_uid134_uid135_uid135_rAsinPi_uid13_fpArcsinPiTest_q_to_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a_q;
    yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(52 downto 26);

	--reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1(REG,1020)@74
    reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q <= yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma(CHAINMULTADD,785)@75
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p(0) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a(0) * multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c(0);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p(1) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a(1) * multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c(1);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p(0),55);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_p(1),55);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x(0) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w(0);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x(1) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_w(1);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y(0) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s(1) + multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x(0);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y(1) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_x(1);
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q),27);
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_a(1) <= RESIZE(UNSIGNED(reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q),27);
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c(0) <= RESIZE(UNSIGNED(reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q),27);
            multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s(0) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y(0);
                multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s(1) <= multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_q, clk => clk, aclr => areset);

	--ld_reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1526)@74
    ld_reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q, xout => ld_reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(MULT,495)@75
    topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_pr <= UNSIGNED(topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a) * UNSIGNED(topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b);
    topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a <= (others => '0');
            topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= (others => '0');
            topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a <= ld_reg_xTop27Bits_uid494_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a_q;
                topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= reg_yTop27Bits_uid495_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q;
                topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1 <= STD_LOGIC_VECTOR(topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1533)@74
    ld_reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q, xout => ld_reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(MULT,504)@75
    sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_pr <= UNSIGNED(sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a) * UNSIGNED(sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b);
    sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a <= (others => '0');
            sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= (others => '0');
            sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a <= reg_xBottomBitsPR_uid502_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_q;
                sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= ld_reg_yBottomBitsPR_uid499_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_0_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_1_q_to_sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b_q;
                sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1 <= STD_LOGIC_VECTOR(sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--TtopProdConcSoftProd_uid506_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,505)@78
    TtopProdConcSoftProd_uid506_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= topProd_uid496_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q & sm0_uid505_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q;

	--highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,507)@78
    highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= TtopProdConcSoftProd_uid506_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q;
    highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(107 downto 27);

	--sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(ADD,508)@78
    sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & highABits_uid508_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b);
    sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & multSumOfTwo27_uid503_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_cma_q);
            sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_a) + UNSIGNED(sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b));
    sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_o(81 downto 0);


	--lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,506)@78
    lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= TtopProdConcSoftProd_uid506_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q(26 downto 0);
    lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(26 downto 0);

	--add0_uid507_uid510_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,509)@78
    add0_uid507_uid510_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q <= sumHighA_B_uid509_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q & lowRangeA_uid507_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b;

	--R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,510)@78
    R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in <= add0_uid507_uid510_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_q(107 downto 0);
    R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b <= R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_in(107 downto 2);

	--normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,171)@78
    normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b;
    normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_b <= normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_in(105 downto 105);

	--reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1(REG,1025)@78
    reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1_q <= normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_2_q_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_c(DELAY,1217)@79
    ld_reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_2_q_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1_q, xout => ld_reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_2_q_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--roundBitDetectionConstant_uid186_rAsinPi_uid13_fpArcsinPiTest(CONSTANT,185)
    roundBitDetectionConstant_uid186_rAsinPi_uid13_fpArcsinPiTest_q <= "010";

	--fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,173)@78
    fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b(104 downto 0);
    fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_b <= fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_in(104 downto 52);

	--reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3(REG,1027)@78
    reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3_q <= fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,174)@78
    fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b(103 downto 0);
    fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_b <= fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_in(103 downto 51);

	--reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2(REG,1026)@78
    reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2_q <= fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest(MUX,175)@79
    fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_s <= reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1_q;
    fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest: PROCESS (fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_s, en, reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2_q, reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3_q)
    BEGIN
            CASE fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_s IS
                  WHEN "0" => fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q <= reg_fracRPostNormLow_uid175_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_2_q;
                  WHEN "1" => fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q <= reg_fracRPostNormHigh_uid174_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_3_q;
                  WHEN OTHERS => fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,183)@79
    FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest_in <= fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q(1 downto 0);
    FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest_b <= FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest_in(1 downto 0);

	--Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,177)@78
    Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b(51 downto 0);
    Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_b <= Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_in(51 downto 51);

	--reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3(REG,1030)@78
    reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3_q <= Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest(MUX,178)@79
    extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_s <= reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_1_q;
    extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest: PROCESS (extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_s, en, GND_q, reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3_q)
    BEGIN
            CASE extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_s IS
                  WHEN "0" => extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_q <= GND_q;
                  WHEN "1" => extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_q <= reg_Prod51_uid178_rAsinPi_uid13_fpArcsinPiTest_0_to_extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_3_q;
                  WHEN OTHERS => extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,176)@78
    stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_in <= R_uid511_prod_uid171_rAsinPi_uid13_fpArcsinPiTest_b(50 downto 0);
    stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_b <= stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_in(50 downto 0);

	--reg_stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_0_to_stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_0(REG,1031)@78
    reg_stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_0_to_stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_0_to_stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_0_q <= "000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_0_to_stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_0_q <= stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,179)@79
    stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_q <= extraStickyBit_uid179_rAsinPi_uid13_fpArcsinPiTest_q & reg_stickyRange_uid177_rAsinPi_uid13_fpArcsinPiTest_0_to_stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_0_q;

	--stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,181)@79
    stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_a <= stickyExtendedRange_uid180_rAsinPi_uid13_fpArcsinPiTest_q;
    stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_b <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
    stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_a = stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--sticky_uid183_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,182)@79
    sticky_uid183_rAsinPi_uid13_fpArcsinPiTest_a <= stickyRangeComparator_uid182_rAsinPi_uid13_fpArcsinPiTest_q;
    sticky_uid183_rAsinPi_uid13_fpArcsinPiTest_q <= not sticky_uid183_rAsinPi_uid13_fpArcsinPiTest_a;

	--lrs_uid185_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,184)@79
    lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_q <= FracRPostNorm1dto0_uid184_rAsinPi_uid13_fpArcsinPiTest_b & sticky_uid183_rAsinPi_uid13_fpArcsinPiTest_q;

	--reg_lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_1(REG,1032)@79
    reg_lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_1_q <= lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,186)@80
    roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_a <= reg_lrs_uid185_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_1_q;
    roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_b <= roundBitDetectionConstant_uid186_rAsinPi_uid13_fpArcsinPiTest_q;
    roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_q <= "1" when roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_a = roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_b else "0";

	--roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,187)@80
    roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest_a <= roundBitDetectionPattern_uid187_rAsinPi_uid13_fpArcsinPiTest_q;
    roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest_q <= not roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest_a;

	--roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,190)@80
    roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_q <= GND_q & ld_reg_normalizeBit_uid172_rAsinPi_uid13_fpArcsinPiTest_0_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_2_q_to_roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_c_q & cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q & roundBit_uid188_rAsinPi_uid13_fpArcsinPiTest_q;

	--biasInc_uid169_rAsinPi_uid13_fpArcsinPiTest(CONSTANT,168)
    biasInc_uid169_rAsinPi_uid13_fpArcsinPiTest_q <= "0001111111111";

	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor(LOGICAL,2211)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_a <= ld_expX_uid15_asinX_uid8_fpArcsinPiTest_b_to_expFracConc_uid74_uid74_asinX_uid8_fpArcsinPiTest_b_notEnable_q;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_b <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena_q;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_q <= not (ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_a or ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_b);

	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena(REG,2212)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_nor_q = "1") THEN
                ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd(LOGICAL,2213)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_a <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_sticky_ena_q;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_b <= en;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_a and ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_b;

	--ld_expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b_to_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1193)@73
    ld_expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b_to_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b, xout => ld_expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b_to_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expSum_uid168_rAsinPi_uid13_fpArcsinPiTest(ADD,167)@74
    expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_a <= STD_LOGIC_VECTOR("0" & reg_expX_uid128_rAsinPi_uid13_fpArcsinPiTest_0_to_expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_1_q);
    expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b <= STD_LOGIC_VECTOR("0" & ld_expY_uid129_rAsinPi_uid13_fpArcsinPiTest_b_to_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b_q);
    expSum_uid168_rAsinPi_uid13_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_a) + UNSIGNED(expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q <= expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_o(11 downto 0);


	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_inputreg(DELAY,2203)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem(DUALMEM,2204)
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_ia <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_inputreg_q;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_aa <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdreg_q;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_ab <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_rdmux_q;
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 12,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 12,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_iq,
        address_a => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_aa,
        data_a => ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_ia
    );
    ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_reset0 <= areset;
        ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_q <= ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_iq(11 downto 0);

	--expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest(SUB,169)@79
    expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a <= STD_LOGIC_VECTOR('0' & "00" & ld_expSum_uid168_rAsinPi_uid13_fpArcsinPiTest_q_to_expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a_replace_mem_q);
    expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_b <= STD_LOGIC_VECTOR((14 downto 13 => biasInc_uid169_rAsinPi_uid13_fpArcsinPiTest_q(12)) & biasInc_uid169_rAsinPi_uid13_fpArcsinPiTest_q);
    expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_a) - SIGNED(expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_b));
            END IF;
        END IF;
    END PROCESS;
    expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_q <= expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_o(13 downto 0);


	--ld_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q_to_expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1214)@79
    ld_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q_to_expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q_to_expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,188)@80
    expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_q <= expSumMBias_uid170_rAsinPi_uid13_fpArcsinPiTest_q & ld_fracRPostNorm_uid176_rAsinPi_uid13_fpArcsinPiTest_q_to_expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_a_q;

	--expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest(ADD,191)@80
    expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_a <= STD_LOGIC_VECTOR((68 downto 67 => expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_q(66)) & expFracPreRound_uid189_rAsinPi_uid13_fpArcsinPiTest_q);
    expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_b <= STD_LOGIC_VECTOR('0' & "0000000000000" & roundBitAndNormalizationOp_uid191_rAsinPi_uid13_fpArcsinPiTest_q);
            expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_a) + SIGNED(expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_b));
    expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_q <= expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_o(67 downto 0);


	--expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,193)@80
    expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_in <= expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_q;
    expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_b <= expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_in(67 downto 53);

	--expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,194)@80
    expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_in <= expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_b(10 downto 0);
    expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_b <= expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_in(10 downto 0);

	--reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3(REG,1044)@80
    reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q <= expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_d(DELAY,1269)@81
    ld_reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_d : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q, xout => ld_reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--ld_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q_to_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_c(DELAY,1264)@75
    ld_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q_to_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q_to_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1(REG,1034)@80
    reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q <= "000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q <= expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest(COMPARE,198)@81
    expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_cin <= GND_q;
    expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_a <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q(14)) & reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q) & '0';
    expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_b <= STD_LOGIC_VECTOR('0' & "00000" & cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q) & expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_cin(0);
            expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_a) - SIGNED(expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_b));
    expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_n(0) <= not expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_o(17);


	--ld_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1186)@73
    ld_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,163)@74
    InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a <= ld_exc_N_uid163_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a_q;
    InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_a;

	--InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,164)@74
    InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest_a <= exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_q;
    InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest_a;

	--InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,165)@74
    InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a <= ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a_q;
    InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a;

	--exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,166)@74
    exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_a <= InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_b <= InvExc_I_uid165_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_c <= InvExc_N_uid164_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q <= exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_a and exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_b and exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_c;

	--reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2(REG,1039)@74
    reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q <= exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1247)@75
    ld_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q, xout => ld_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,147)@74
    InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest_a <= exc_N_uid147_rAsinPi_uid13_fpArcsinPiTest_q;
    InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest_a;

	--InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,148)@74
    InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest_a <= exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_q;
    InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest_a;

	--InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,149)@74
    InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_q;
    InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest_q <= not InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest_a;

	--exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,150)@74
    exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_a <= InvExpXIsZero_uid150_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_b <= InvExc_I_uid149_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_c <= InvExc_N_uid148_rAsinPi_uid13_fpArcsinPiTest_q;
    exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q <= exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_a and exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_b and exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_c;

	--reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1(REG,1038)@74
    reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q <= exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1246)@75
    ld_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q, xout => ld_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,207)@81
    ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a <= ld_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_1_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a_q;
    ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b <= ld_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_2_q_to_ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b_q;
    ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_c <= expOvf_uid199_rAsinPi_uid13_fpArcsinPiTest_n;
    ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_q <= ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_a and ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_b and ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_c;

	--excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,206)@74
    excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_a <= exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q;
    excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_b <= exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_q;
    excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q <= excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_a and excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c(DELAY,1251)@74
    ld_excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,205)@74
    excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_a <= exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q;
    excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_b <= exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_q;
    excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q <= excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_a and excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1250)@74
    ld_excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,204)@74
    excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_a <= exc_I_uid145_rAsinPi_uid13_fpArcsinPiTest_q;
    excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_b <= exc_I_uid161_rAsinPi_uid13_fpArcsinPiTest_q;
    excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q <= excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_a and excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1249)@74
    ld_excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,208)@81
    excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a <= ld_excXIAndExcYI_uid205_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a_q;
    excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b <= ld_excXRAndExcYI_uid206_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b_q;
    excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c <= ld_excYRAndExcXI_uid207_rAsinPi_uid13_fpArcsinPiTest_q_to_excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c_q;
    excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_d <= ExcROvfAndInReg_uid208_rAsinPi_uid13_fpArcsinPiTest_q;
    excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_q <= excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_a or excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_b or excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_c or excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_d;

	--expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest(COMPARE,196)@81
    expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_cin <= GND_q;
    expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_a <= STD_LOGIC_VECTOR('0' & "000000000000000" & GND_q) & '0';
    expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_b <= STD_LOGIC_VECTOR((16 downto 15 => reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q(14)) & reg_expRPreExcExt_uid194_rAsinPi_uid13_fpArcsinPiTest_0_to_expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_1_q) & expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_cin(0);
            expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_o <= STD_LOGIC_VECTOR(SIGNED(expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_a) - SIGNED(expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_b));
    expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_n(0) <= not expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_o(17);


	--ld_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_a(DELAY,2162)@74
    ld_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2(REG,1036)@80
    reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_q <= ld_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_a(DELAY,2161)@74
    ld_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 6 )
    PORT MAP ( xin => exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1(REG,1035)@80
    reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_q <= ld_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q_to_reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,202)@81
    excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_a <= reg_exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_1_q;
    excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_b <= reg_exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_0_to_excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_2_q;
    excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_c <= expUdf_uid197_rAsinPi_uid13_fpArcsinPiTest_n;
    excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_q <= excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_a and excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_b and excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_c;

	--excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,201)@74
    excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_a <= ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a_q;
    excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_b <= exc_R_uid151_rAsinPi_uid13_fpArcsinPiTest_q;
    excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q <= excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_a and excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c(DELAY,1238)@74
    ld_excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,200)@74
    excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_q;
    excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_b <= exc_R_uid167_rAsinPi_uid13_fpArcsinPiTest_q;
    excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q <= excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_a and excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b(DELAY,1237)@74
    ld_excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,199)@74
    excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_a <= expXIsZero_uid140_rAsinPi_uid13_fpArcsinPiTest_q;
    excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_b <= ld_expXIsZero_uid156_rAsinPi_uid13_fpArcsinPiTest_q_to_InvExpXIsZero_uid166_rAsinPi_uid13_fpArcsinPiTest_a_q;
    excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q <= excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_a and excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_b;

	--ld_excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a(DELAY,1236)@74
    ld_excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 7 )
    PORT MAP ( xin => excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q, xout => ld_excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest(LOGICAL,203)@81
    excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a <= ld_excXZAndExcYZ_uid200_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a_q;
    excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b <= ld_excXZAndExcYR_uid201_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b_q;
    excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c <= ld_excYZAndExcXR_uid202_rAsinPi_uid13_fpArcsinPiTest_q_to_excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c_q;
    excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_d <= excZC3_uid203_rAsinPi_uid13_fpArcsinPiTest_q;
    excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_q <= excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_a or excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_b or excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_c or excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_d;

	--concExc_uid214_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,213)@81
    concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_q <= ld_excRNaN_uid213_rAsinPi_uid13_fpArcsinPiTest_q_to_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_c_q & excRInf_uid209_rAsinPi_uid13_fpArcsinPiTest_q & excRZero_uid204_rAsinPi_uid13_fpArcsinPiTest_q;

	--reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0(REG,1042)@81
    reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0_q <= concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_q;
            END IF;
        END IF;
    END PROCESS;


	--excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest(LOOKUP,214)@82
    excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest: PROCESS (reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0_q)
    BEGIN
        -- Begin reserved scope level
            CASE (reg_concExc_uid214_rAsinPi_uid13_fpArcsinPiTest_0_to_excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_0_q) IS
                WHEN "000" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "01";
                WHEN "001" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "00";
                WHEN "010" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "10";
                WHEN "011" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "00";
                WHEN "100" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "11";
                WHEN "101" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "00";
                WHEN "110" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "00";
                WHEN "111" =>  excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= "00";
                WHEN OTHERS =>
                    excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest(MUX,223)@82
    expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_s <= excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q;
    expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest: PROCESS (expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_s, en, cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q, ld_reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_d_q, cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q, cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_s IS
                  WHEN "00" => expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q <= cstAllZWE_uid21_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q <= ld_reg_expRPreExc_uid195_rAsinPi_uid13_fpArcsinPiTest_0_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_3_q_to_expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_d_q;
                  WHEN "10" => expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q <= cstAllOWE_uid18_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest(BITSELECT,192)@80
    fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_in <= expFracRPostRounding_uid192_rAsinPi_uid13_fpArcsinPiTest_q(52 downto 0);
    fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b <= fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_in(52 downto 1);

	--ld_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b_to_reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_a(DELAY,2169)@80
    ld_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b_to_reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b, xout => ld_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b_to_reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3(REG,1043)@81
    reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_q <= ld_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_b_to_reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_a_q;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest(MUX,218)@82
    fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_s <= excREnc_uid215_rAsinPi_uid13_fpArcsinPiTest_q;
    fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest: PROCESS (fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_s, en, cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q, reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_q, cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q, cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q)
    BEGIN
            CASE fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_s IS
                  WHEN "00" => fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "01" => fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q <= reg_fracRPreExc_uid193_rAsinPi_uid13_fpArcsinPiTest_0_to_fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_3_q;
                  WHEN "10" => fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q <= cstAllZWF_uid19_asinX_uid8_fpArcsinPiTest_q;
                  WHEN "11" => fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q <= cstNaNWF_uid20_asinX_uid8_fpArcsinPiTest_q;
                  WHEN OTHERS => fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid227_rAsinPi_uid13_fpArcsinPiTest(BITJOIN,226)@82
    R_uid227_rAsinPi_uid13_fpArcsinPiTest_q <= ld_signRPostExc_uid226_rAsinPi_uid13_fpArcsinPiTest_q_to_R_uid227_rAsinPi_uid13_fpArcsinPiTest_c_q & expRPostExc_uid224_rAsinPi_uid13_fpArcsinPiTest_q & fracRPostExc_uid219_rAsinPi_uid13_fpArcsinPiTest_q;

	--xOut(GPOUT,4)@82
    q <= R_uid227_rAsinPi_uid13_fpArcsinPiTest_q;


end normal;
