# ece-571-final-project
project to model Huffman code and CRC in System Verilog

Note:
Please do not commit to main directly, clone the repo and then create your own branch to make modifications.
Create feature branches if you are working on a specific feature, Generate pull requests to add your updates to the master
