// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module DCache(	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  input         auto_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [37:0] auto_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_user_amba_prot_bufferable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_user_amba_prot_modifiable,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_user_amba_prot_readalloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_user_amba_prot_writealloc,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_user_amba_prot_privileged,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [7:0]  auto_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_out_b_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_out_b_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_b_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [37:0] auto_out_b_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_c_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_c_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_c_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_c_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_c_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_c_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [37:0] auto_out_c_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_out_c_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_e_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_e_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_e_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        io_cpu_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [39:0] io_cpu_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [5:0]  io_cpu_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [4:0]  io_cpu_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_cpu_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [63:0] io_cpu_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [7:0]  io_cpu_s1_data_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [39:0] io_cpu_resp_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [5:0]  io_cpu_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [4:0]  io_cpu_resp_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [1:0]  io_cpu_resp_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [1:0]  io_cpu_resp_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [7:0]  io_cpu_resp_bits_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_data_raw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_store_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_perf_release,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_ptw_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_ptw_req_bits_bits_stage2,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [35:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [37:0] io_ptw_pmp_7_mask	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
);

  wire [3:0]       metaArb_io_in_5_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1015:44]
  wire             io_cpu_s2_xcpt_ma_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_ma_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_ae_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_ae_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_pf_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_pf_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire [29:0]      metaArb_io_in_7_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:911:97]
  wire             metaArb_io_in_4_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire [9:0]       dataArb_io_in_2_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:901:72]
  wire             dataArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:898:41]
  wire [1:0]       releaseWay;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:811:14, :861:102, :875:18]
  wire [3:0]       nodeOut_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52]
  wire [2:0]       nodeOut_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52]
  wire             nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:808:18, :822:21, :824:28, :848:47, :849:22, :852:48, :853:22]
  wire [3:0]       metaArb_io_in_6_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:770:29, :839:44, :841:33]
  wire             metaArb_io_in_6_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:767:26, :839:44, :840:30]
  wire             s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:569:36, :822:21, :837:24]
  wire             dataArb_io_in_1_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:725:33, :750:68, :753:29]
  wire             dataArb_io_in_1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:719:26, :750:68, :753:29, :755:32]
  wire             nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:669:18, :720:51, :722:20, :750:68, :751:22]
  wire [29:0]      metaArb_io_in_3_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:744:134]
  wire             metaArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
  wire [9:0]       dataArb_io_in_1_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:726:32]
  wire [7:0]       dataArb_io_in_0_bits_eccMask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:555:47]
  wire [63:0]      dataArb_io_in_0_bits_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:549:63]
  wire [1:0]       dataArb_io_in_0_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:548:38]
  wire [9:0]       _dataArb_io_in_0_bits_wordMask_wordMask_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:547:36]
  wire             dataArb_io_in_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44]
  wire             pstore_drain;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44]
  wire [29:0]      metaArb_io_in_2_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:465:97]
  wire [3:0]       metaArb_io_in_3_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:451:76]
  wire [3:0]       metaArb_io_in_4_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1198:47]
  wire             metaArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:444:62]
  wire [1:0]       s2_victim_or_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:430:33]
  reg  [39:0]      s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire             rockettile_dcache_tag_array_s1_meta_en;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:312:59]
  wire             rockettile_dcache_tag_array_MPORT_en;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:308:27]
  wire [3:0]       metaArb_io_in_7_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:261:58]
  wire [9:0]       dataArb_io_in_3_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:243:30]
  wire             dataArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:240:46]
  reg  [1:0]       refill_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23]
  reg              resetting;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26]
  reg  [39:0]      s1_tlb_req_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  wire [63:0]      _amoalus_0_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:980:26]
  wire [63:0]      _data_io_resp_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [59:0]      _rockettile_dcache_tag_array_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire             _lfsr_prng_io_out_0;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _tlb_pma_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_r;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_w;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_pp;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_al;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_aa;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_eff;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pmp_io_r;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  wire             _tlb_pmp_io_w;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  wire             _GEN = metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:444:62, :739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
  wire             metaArb_io_out_bits_write = resetting | metaArb_io_in_2_valid | metaArb_io_in_3_valid | metaArb_io_in_4_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :444:62, :739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
  wire             metaArb__grant_T_2 = resetting | metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :444:62, :739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_4_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             metaArb__grant_T_5 = metaArb__grant_T_3 | metaArb_io_in_6_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:767:26, :839:44, :840:30, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             metaArb_io_out_valid = metaArb__grant_T_5 | io_cpu_req_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :154:31]
  wire             dataArb__grant_T = dataArb_io_in_0_valid | dataArb_io_in_1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :719:26, :750:68, :753:29, :755:32, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             dataArb__grant_T_1 = dataArb__grant_T | dataArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:898:41, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             dataArb_io_out_valid = dataArb__grant_T_1 | dataArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:240:46, src/main/scala/chisel3/util/Arbiter.scala:45:68, :154:31]
  reg              s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25]
  reg              s1_probe;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
  reg  [1:0]       probe_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  reg  [3:0]       probe_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  reg              probe_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  reg  [37:0]      probe_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  wire             s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :184:{34,37}]
  reg  [39:0]      s1_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [5:0]       s1_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [4:0]       s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [1:0]       s1_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s1_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [1:0]       s1_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [1:0]       s1_tlb_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  reg  [4:0]       s1_tlb_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  reg  [1:0]       s1_tlb_req_prv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s1_read = _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire             s1_write = _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  reg              s1_flush_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27]
  reg              cached_grant_wait;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34]
  reg  [4:0]       flushCounter;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29]
  reg              release_ack_wait;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33]
  reg  [37:0]      release_ack_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:225:29]
  reg  [3:0]       release_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
  wire             _canAcceptCachedGrant_T = release_state == 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _inWriteback_T_1 = release_state == 4'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             inWriteback = _canAcceptCachedGrant_T | _inWriteback_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_cpu_req_ready_T_4 = release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:41, :221:34, :226:30, :231:{38,51,54,73}, :569:36, :822:21, :837:24]
  reg              uncachedInFlight_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33]
  reg  [39:0]      uncachedReqs_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  reg  [5:0]       uncachedReqs_0_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  reg  [1:0]       uncachedReqs_0_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  reg              uncachedReqs_0_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  wire             _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _dataArb_io_in_3_valid_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  assign dataArb_io_in_3_valid = io_cpu_req_valid & ~_dataArb_io_in_3_valid_res_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:240:46, :1183:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[9:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:243:30]
  wire             _GEN_0 = dataArb__grant_T_1 & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:256:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  reg              s1_did_read;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:257:30]
  assign metaArb_io_in_7_bits_idx = io_cpu_req_bits_addr[9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:261:58]
  assign rockettile_dcache_tag_array_MPORT_en = metaArb_io_out_valid & metaArb_io_out_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:308:27, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19, :154:31]
  assign rockettile_dcache_tag_array_s1_meta_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:43, :312:59, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19, :154:31]
  wire [27:0]      s1_tag = {s1_tlb_req_vaddr[37:12], s1_vaddr[11:10]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :206:29, :296:99, :314:29]
  wire             _s1_meta_hit_state_T = _rockettile_dcache_tag_array_RW0_rdata[27:0] == s1_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :314:29, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire             _s1_meta_hit_state_T_4 = _rockettile_dcache_tag_array_RW0_rdata[57:30] == s1_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :314:29, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [1:0]       s1_hit_way = {(|(_rockettile_dcache_tag_array_RW0_rdata[59:58])) & _s1_meta_hit_state_T_4, (|(_rockettile_dcache_tag_array_RW0_rdata[29:28])) & _s1_meta_hit_state_T};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:{74,83}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  wire [1:0]       _s1_mask_xwr_T = {s1_vaddr[0] | (|s1_req_size), ~(s1_vaddr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{27,42,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire [3:0]       _s1_mask_xwr_T_1 = {(s1_vaddr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_req_size[1]}}, s1_vaddr[1] ? 2'h0 : _s1_mask_xwr_T};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire [7:0]       s1_mask_xwr = {(s1_vaddr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_req_size}}, s1_vaddr[2] ? 4'h0 : _s1_mask_xwr_T_1};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25]
  wire             s2_valid_no_xcpt = s2_valid & {io_cpu_s2_xcpt_ma_ld_0, io_cpu_s2_xcpt_ma_st_0, io_cpu_s2_xcpt_pf_ld_0, io_cpu_s2_xcpt_pf_st_0, io_cpu_s2_xcpt_ae_ld_0, io_cpu_s2_xcpt_ae_st_0} == 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25, :330:{35,54,61}, :931:24]
  reg              s2_probe;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
  wire [4:0]       _GEN_1 = {s1_probe | s2_probe, release_state};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :226:30, :331:25, :332:{34,46,63}]
  reg              s2_not_nacked_in_s1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:333:36]
  wire             s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:330:35, :333:36, :335:42]
  reg  [5:0]       s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [4:0]       s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [1:0]       s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [1:0]       s2_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_tlb_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:341:19]
  reg  [39:0]      s2_uncached_resp_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:342:34]
  reg  [39:0]      s2_vaddr_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:349:31]
  wire             s2_lr = s2_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_sc = s2_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_5 = s2_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_6 = s2_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_7 = s2_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_8 = s2_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_12 = s2_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_13 = s2_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_14 = s2_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_15 = s2_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_16 = s2_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_read = s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_cpu_store_pending_T = s2_req_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire             _io_cpu_store_pending_T_1 = s2_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire             s2_write = _io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             s2_readwrite = s2_read | s2_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:352:30, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg              s2_flush_valid_pre_tag_ecc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:353:43]
  reg  [29:0]      s2_meta_corrected_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [29:0]      s2_meta_corrected_r_1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [63:0]      s2_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:377:18]
  reg  [1:0]       s2_probe_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:381:31]
  reg  [1:0]       s2_probe_state_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:382:33]
  reg  [1:0]       s2_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:383:29]
  reg  [1:0]       s2_hit_state_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:384:31]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:54, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire [3:0]       _r_T = {_io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16, _io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, s2_hit_state_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, :91:{47,54,64}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:384:31, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [1:0]       _r_T_27 = {1'h0, _r_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             s2_hit = _r_T == 4'h3 | _r_T == 4'h2 | _r_T == 4'h1 | _r_T == 4'h7 | _r_T == 4'h6 | (&_r_T) | _r_T == 4'hE;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire [15:0][1:0] _GEN_2 = {{2'h3}, {2'h3}, {2'h2}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             s2_valid_hit_maybe_flush_pre_data_ecc_and_waw = s2_valid_masked & s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:335:42, :395:89, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
  wire             s2_valid_hit_pre_data_ecc_and_waw = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:352:30, :395:89, :416:89]
  wire             s2_valid_flush_line = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_req_cmd == 5'h5 & s2_req_size[0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :338:{37,68}, :339:54, :395:89, :417:75]
  wire             s2_valid_miss = s2_valid_masked & s2_readwrite & ~s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:335:42, :352:30, :421:{39,73,76}, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
  wire             s2_valid_cached_miss = s2_valid_miss & s2_pma_cacheable & ~uncachedInFlight_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :341:19, :421:{39,73}, :423:{44,60,63}]
  wire             s2_want_victimize = s2_valid_cached_miss | s2_valid_flush_line | s2_flush_valid_pre_tag_ecc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:339:54, :353:43, :417:75, :423:60, :425:{77,123}]
  wire             s2_valid_uncached_pending = s2_valid_miss & ~s2_pma_cacheable & ~uncachedInFlight_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :341:19, :421:{39,73}, :422:21, :428:{49,64,67}]
  reg              s2_victim_way_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41]
  assign s2_victim_or_hit_way = (|s2_hit_state_state) ? s2_hit_way : 2'h1 << s2_victim_way_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:383:29, :384:31, :429:41, :430:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       s2_victim_state_state = (|s2_hit_state_state) ? s2_hit_state_state : (s2_victim_way_r ? 2'h0 : s2_meta_corrected_r[29:28]) | (s2_victim_way_r ? s2_meta_corrected_r_1[29:28] : 2'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:{61,99}, :384:31, :429:41, :432:28, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0]       _r_T_59 = {probe_bits_param, s2_probe_state_state};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :382:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19]
  wire             _r_T_85 = _r_T_59 == 4'hB;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_88 = _r_T_59 == 4'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_92 = _r_T_59 == 4'h5;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_96 = _r_T_59 == 4'h6;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_100 = _r_T_59 == 4'h7;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_104 = _r_T_59 == 4'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_108 = _r_T_59 == 4'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_112 = _r_T_59 == 4'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_116 = _r_T_59 == 4'h3;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             s2_prb_ack_data = _r_T_116 | ~(_r_T_112 | _r_T_108 | _r_T_104) & (_r_T_100 | ~(_r_T_96 | _r_T_92 | _r_T_88) & _r_T_85);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:9, :56:20]
  wire             _GEN_3 = _r_T_116 | _r_T_112;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:36, :56:20]
  wire             s2_victim_dirty = &s2_victim_state_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:432:28, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9, :56:20]
  wire             io_cpu_s2_nack_0 = s2_valid_no_xcpt & ~(s2_valid_uncached_pending & auto_out_a_ready) & ~(s2_valid_masked & s2_req_cmd == 5'h17) & ~s2_valid_hit_pre_data_ecc_and_waw;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:330:35, :335:42, :337:19, :416:89, :428:{49,64}, :438:57, :439:61, :442:17, :443:{38,41,64,67,86,89}]
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_hit_state_state != _GEN_2[_r_T];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:384:31, :416:89, :444:62, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:46:46, :47:40, :58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             _GEN_4 = io_cpu_s2_nack_0 | metaArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:443:{38,64,86}, :444:{24,62}]
  assign metaArb_io_in_4_bits_idx = probe_bits_address[9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :1198:47]
  assign metaArb_io_in_3_bits_idx = s2_req_addr[9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :451:76]
  assign metaArb_io_in_2_bits_data = {_GEN_2[_r_T], s2_req_addr[37:10]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :465:{68,97}, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  reg  [6:0]       lrscCount;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
  reg  [33:0]      lrscAddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:473:21]
  wire             s2_sc_fail = s2_sc & ~((|(lrscCount[6:2])) & lrscAddr == s2_req_addr[39:6]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :470:26, :471:29, :473:21, :474:{32,49}, :475:{26,29,41}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  reg  [4:0]       pstore1_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:490:30]
  reg  [39:0]      pstore1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:491:31]
  reg  [63:0]      pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31]
  reg  [1:0]       pstore1_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30]
  reg  [7:0]       pstore1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31]
  reg              pstore1_rmw;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44]
  wire             _pstore1_held_T = s2_valid_hit_pre_data_ecc_and_waw & s2_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:416:89, :488:46, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg              pstore2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30]
  wire             _pstore_drain_opportunistic_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  reg              pstore_drain_on_miss_REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:501:56]
  reg              pstore1_held;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:502:29]
  wire             pstore1_valid_likely = s2_valid & s2_write | pstore1_held;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25, :502:29, :503:{39,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             pstore1_valid = _pstore1_held_T & ~s2_sc_fail | pstore1_held;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:475:26, :488:{46,58,61}, :502:29, :505:38]
  wire             pstore_drain_structural = pstore1_valid_likely & pstore2_valid & (s1_valid & s1_write | pstore1_rmw);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :496:44, :499:30, :503:51, :507:{54,71,85,98}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _dataArb_io_in_0_valid_T_4 = s2_valid_hit_pre_data_ecc_and_waw & s2_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:416:89, :504:72, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _dataArb_io_in_0_valid_T_9 = ~(io_cpu_req_valid & ~_pstore_drain_opportunistic_res_T_2) | (|_GEN_1) | pstore_drain_on_miss_REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:332:{46,63}, :500:{36,55}, :501:{46,56}, :516:107, :1183:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign pstore_drain = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44, :499:30, :501:46, :502:29, :504:{72,96}, :507:{54,71}, :515:44, :516:{41,44,58,76,107}]
  reg  [39:0]      pstore2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:522:31]
  reg  [1:0]       pstore2_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:523:30]
  reg  [7:0]       pstore2_storegen_data_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:529:19]
  assign dataArb_io_in_0_valid = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44, :499:30, :501:46, :502:29, :504:{72,96}, :507:{54,71}, :515:44, :516:{41,44,58,76,107}]
  assign _dataArb_io_in_0_bits_wordMask_wordMask_T = pstore2_valid ? pstore2_addr[9:0] : pstore1_addr[9:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:491:31, :499:30, :522:31, :547:36]
  assign dataArb_io_in_0_bits_way_en = pstore2_valid ? pstore2_way : pstore1_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30, :499:30, :523:30, :548:38]
  assign dataArb_io_in_0_bits_wdata = pstore2_valid ? {pstore2_storegen_data_r_7, pstore2_storegen_data_r_6, pstore2_storegen_data_r_5, pstore2_storegen_data_r_4, pstore2_storegen_data_r_3, pstore2_storegen_data_r_2, pstore2_storegen_data_r_1, pstore2_storegen_data_r} : pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31, :499:30, :526:22, :549:63, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  assign dataArb_io_in_0_bits_eccMask = pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31, :499:30, :529:19, :555:47]
  wire             _GEN_5 = s1_valid & s1_read & (pstore1_valid_likely & pstore1_addr[9:3] == s1_vaddr[9:3] & (s1_write ? (|(pstore1_mask & s1_mask_xwr)) : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid & pstore2_addr[9:3] == s1_vaddr[9:3] & (s1_write ? (|(pstore2_storegen_mask & s1_mask_xwr)) : (|(pstore2_storegen_mask & s1_mask_xwr))));	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :194:25, :491:31, :494:31, :499:30, :503:51, :522:31, :529:19, :559:{9,31,43,65}, :560:{8,38,66,77,92}, :562:{27,69}, :563:21, :564:31, :569:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             get_a_mask_sub_sub_size = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             get_a_mask_sub_sub_0_1 = (&s2_req_size) | get_a_mask_sub_sub_size & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             get_a_mask_sub_sub_1_1 = (&s2_req_size) | get_a_mask_sub_sub_size & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             get_a_mask_sub_size = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             get_a_mask_sub_0_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             get_a_mask_sub_0_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             get_a_mask_sub_1_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             get_a_mask_sub_1_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             get_a_mask_sub_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             get_a_mask_sub_2_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             get_a_mask_sub_3_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             get_a_mask_sub_3_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_sub_size = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             put_a_mask_sub_sub_0_1 = (&s2_req_size) | put_a_mask_sub_sub_size & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             put_a_mask_sub_sub_1_1 = (&s2_req_size) | put_a_mask_sub_sub_size & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             put_a_mask_sub_size = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             put_a_mask_sub_0_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             put_a_mask_sub_0_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_1_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             put_a_mask_sub_1_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             put_a_mask_sub_2_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_3_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             put_a_mask_sub_3_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_1 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size_1 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size_1 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_1 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_1 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_0_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_1 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_1_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_1 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_2_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_1 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_3_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_2 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_2 = (&s2_req_size) | atomics_a_mask_sub_sub_size_2 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_2 = (&s2_req_size) | atomics_a_mask_sub_sub_size_2 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_2 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_0_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_1_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_2_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_3_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_3 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_3 = (&s2_req_size) | atomics_a_mask_sub_sub_size_3 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_3 = (&s2_req_size) | atomics_a_mask_sub_sub_size_3 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_3 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_3 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_0_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_1_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_3 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_2_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_3 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_3_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_4 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_4 = (&s2_req_size) | atomics_a_mask_sub_sub_size_4 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_4 = (&s2_req_size) | atomics_a_mask_sub_sub_size_4 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_4 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_4 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_0_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_4 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_1_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_2_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_4 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_3_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_5 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_5 = (&s2_req_size) | atomics_a_mask_sub_sub_size_5 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_5 = (&s2_req_size) | atomics_a_mask_sub_sub_size_5 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_5 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_5 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_0_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_5 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_1_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_5 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_2_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_5 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_3_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_6 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_6 = (&s2_req_size) | atomics_a_mask_sub_sub_size_6 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_6 = (&s2_req_size) | atomics_a_mask_sub_sub_size_6 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_6 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_6 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_0_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_6 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_1_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_6 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_2_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_6 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_3_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_7 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_7 = (&s2_req_size) | atomics_a_mask_sub_sub_size_7 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_7 = (&s2_req_size) | atomics_a_mask_sub_sub_size_7 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_7 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_7 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_0_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_7 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_1_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_7 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_2_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_7 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_3_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_8 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_8 = (&s2_req_size) | atomics_a_mask_sub_sub_size_8 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_8 = (&s2_req_size) | atomics_a_mask_sub_sub_size_8 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_8 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_8 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_0_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_8 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_1_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_8 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_2_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_8 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_3_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire [7:0]       atomics_mask =
    _io_cpu_store_pending_T_16
      ? {atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & s2_req_addr[0], atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & s2_req_addr[0], atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & s2_req_addr[0], atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & s2_req_addr[0], atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & ~(s2_req_addr[0])}
      : _io_cpu_store_pending_T_15
          ? {atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & s2_req_addr[0], atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & s2_req_addr[0], atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & s2_req_addr[0], atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & s2_req_addr[0], atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & ~(s2_req_addr[0])}
          : _io_cpu_store_pending_T_14
              ? {atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & s2_req_addr[0], atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & s2_req_addr[0], atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & s2_req_addr[0], atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & s2_req_addr[0], atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & ~(s2_req_addr[0])}
              : _io_cpu_store_pending_T_13
                  ? {atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & s2_req_addr[0], atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & s2_req_addr[0], atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & s2_req_addr[0], atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & s2_req_addr[0], atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & ~(s2_req_addr[0])}
                  : _io_cpu_store_pending_T_12
                      ? {atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & s2_req_addr[0], atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & s2_req_addr[0], atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & s2_req_addr[0], atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & s2_req_addr[0], atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & ~(s2_req_addr[0])}
                      : _io_cpu_store_pending_T_8
                          ? {atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & s2_req_addr[0], atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & s2_req_addr[0], atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & s2_req_addr[0], atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & s2_req_addr[0], atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & ~(s2_req_addr[0])}
                          : _io_cpu_store_pending_T_7 ? {atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & s2_req_addr[0], atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & s2_req_addr[0], atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & s2_req_addr[0], atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & s2_req_addr[0], atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & ~(s2_req_addr[0])} : _io_cpu_store_pending_T_6 ? {atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & s2_req_addr[0], atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & s2_req_addr[0], atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & s2_req_addr[0], atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & s2_req_addr[0], atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & ~(s2_req_addr[0])} : _io_cpu_store_pending_T_5 ? {atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & s2_req_addr[0], atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & s2_req_addr[0], atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & s2_req_addr[0], atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & s2_req_addr[0], atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & ~(s2_req_addr[0])} : 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :585:81, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tl_out_a_valid = s2_valid_uncached_pending | s2_valid_cached_miss & ~(release_ack_wait & (s2_req_addr[20:6] ^ release_ack_addr[20:6]) == 15'h0) & ~s2_victim_dirty;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :225:29, :337:19, :423:60, :428:{49,64}, :602:32, :603:29, :604:{8,27,43,118,127}, :605:91, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:465:15, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_6 = ~s2_write | _io_cpu_store_pending_T_1 | ~s2_read | _io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:585:81, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_errors_bus_valid_T = nodeOut_d_ready & auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:669:18, :720:51, :722:20, :750:68, :751:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [26:0]      _r_beats1_decode_T = 27'hFFF << auto_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [8:0]       r_beats1 = auto_out_d_bits_opcode[0] ? ~(_r_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]       r_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [8:0]       _r_counter1_T = r_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire             d_last = r_counter == 9'h1 | r_beats1 == 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}]
  wire [6:0]       r_4 = r_beats1[6:0] & ~(_r_counter1_T[6:0]);	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
  wire             grantIsUncachedData = auto_out_d_bits_opcode == 3'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             grantIsUncached = grantIsUncachedData | auto_out_d_bits_opcode == 3'h0 | auto_out_d_bits_opcode == 3'h2;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             grantIsRefill = auto_out_d_bits_opcode == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             grantIsCached = auto_out_d_bits_opcode == 3'h4 | grantIsRefill;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             grantIsVoluntary = auto_out_d_bits_opcode == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:663:32]
  reg              grantInProgress;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:665:32]
  reg  [2:0]       blockProbeAfterGrantCount;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42]
  wire             _metaArb_io_in_4_valid_T = release_state == 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _nodeOut_c_valid_T_1 = release_state == 4'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _canAcceptCachedGrant_T_4 = _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _GEN_7 = _io_errors_bus_valid_T & grantIsCached;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:673:26, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_8 = auto_out_d_bits_source & d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:684:17, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33]
  wire             _GEN_9 = grantIsRefill & dataArb_io_in_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :720:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             nodeOut_e_valid = ~_GEN_9 & auto_out_d_valid & ~(|r_counter) & grantIsCached & ~_canAcceptCachedGrant_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:668:30, :712:{18,36,47,64}, :720:{23,51}, :721:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_1_bits_addr = {s2_req_addr[9:6] | r_4[6:3], r_4[2:0], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :726:{32,67}, :743:36, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:234:25]
  assign metaArb_io_in_3_valid = grantIsCached & d_last & _io_errors_bus_valid_T & ~auto_out_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:739:{43,53,56}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33, :233:22, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [3:0]       _metaArb_io_in_3_bits_data_T_1 = {_io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16, _io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, auto_out_d_bits_param};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, :91:{47,54,64}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:18, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign metaArb_io_in_3_bits_data = {_metaArb_io_in_3_bits_data_T_1 == 4'hC ? 2'h3 : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0 ? 2'h2 : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1}, s2_req_addr[37:10]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :465:68, :744:134, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:{18,38}]
  reg              blockUncachedGrant;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:748:33]
  wire             _GEN_10 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :748:33, :750:{31,54}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign nodeOut_d_ready = ~(_GEN_10 | _GEN_9) & (~grantIsCached | ((|r_counter) | auto_out_e_ready) & ~_canAcceptCachedGrant_T_4);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:668:30, :669:{18,24,50,69}, :720:{23,51}, :722:20, :750:{31,68}, :751:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             io_cpu_req_ready_0 = _GEN_10 ? ~(auto_out_d_valid | metaArb__grant_T_5 | _GEN_0) & _io_cpu_req_ready_T_4 : ~(metaArb__grant_T_5 | _GEN_0) & _io_cpu_req_ready_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:231:{20,51,73}, :256:{33,45,64}, :265:{34,53}, :273:{79,98}, :750:{31,68}, :753:29, :754:26, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             _GEN_11 = _GEN_10 & auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:719:26, :750:{31,68}, :753:29, :755:32]
  assign dataArb_io_in_1_valid = _GEN_11 | auto_out_d_valid & grantIsRefill & ~_canAcceptCachedGrant_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:668:30, :719:{26,44,61}, :750:68, :753:29, :755:32, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign dataArb_io_in_1_bits_write = ~_GEN_10 | ~auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:725:33, :750:{31,68}, :753:29, :756:37]
  wire             block_probe_for_core_progress = (|blockProbeAfterGrantCount) | (|(lrscCount[6:2]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :471:29, :666:42, :667:35, :764:71]
  wire             nodeOut_b_ready = ~metaArb__grant_T_3 & ~(block_probe_for_core_progress | (|_GEN_1) | release_ack_wait & (auto_out_b_bits_address[20:6] ^ release_ack_addr[20:6]) == 15'h0 | grantInProgress | s1_valid | s2_valid);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :224:33, :225:29, :329:25, :332:{46,63}, :604:118, :665:32, :764:71, :765:{62,88,163}, :766:{50,89}, :768:{44,47,79,107,119}, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}]
  wire             _io_cpu_perf_release_T = auto_out_c_ready & nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:808:18, :822:21, :824:28, :848:47, :849:22, :852:48, :853:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [26:0]      _io_cpu_perf_release_beats1_decode_T = 27'hFFF << nodeOut_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [8:0]       r_beats1_1 = nodeOut_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:102:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]       r_counter_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [8:0]       _r_counter1_T_1 = r_counter_1 - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire             c_first = r_counter_1 == 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25]
  wire             releaseDone = (r_counter_1 == 9'h1 | r_beats1_1 == 9'h0) & _io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg              s1_release_data_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:799:38]
  reg              s2_release_data_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:800:38]
  wire             releaseRejected = s2_release_data_valid & ~_io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:800:38, :801:{44,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [9:0]       _releaseDataBeat_T_5 = {1'h0, r_beats1_1 & ~_r_counter1_T_1} + {8'h0, releaseRejected ? 2'h0 : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :799:38, :800:38, :801:44, :802:{43,48,93}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
  assign s1_nack = s2_probe ? s2_prb_ack_data | (|s2_probe_state_state) | ~releaseDone | _GEN_5 | _GEN_4 : _GEN_5 | _GEN_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:286:75, :331:25, :382:33, :444:{24,82,92}, :564:31, :569:{18,36,46}, :822:21, :823:34, :824:28, :826:36, :828:45, :834:{19,22}, :837:{24,34}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_12 = release_state == 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :839:25]
  assign metaArb_io_in_6_valid = _GEN_12 | auto_out_b_valid & (~block_probe_for_core_progress | (|lrscCount) & lrscCount < 7'h4);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :471:29, :472:{34,40,43}, :764:71, :767:{26,44,48,79}, :839:{25,44}, :840:30]
  assign metaArb_io_in_6_bits_idx = _GEN_12 ? metaArb_io_in_4_bits_idx : auto_out_b_bits_address[9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:770:29, :839:{25,44}, :841:33, :1198:47]
  wire             _GEN_13 = release_state == 4'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :848:25]
  wire             _GEN_14 = release_state == 4'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :852:25]
  assign nodeOut_c_valid = _GEN_14 | _GEN_13 | s2_probe & ~s2_prb_ack_data | s2_release_data_valid & ~(c_first & release_ack_wait);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :331:25, :800:38, :808:{18,117,120,130}, :822:21, :824:28, :826:36, :828:45, :848:{25,47}, :849:22, :852:{25,48}, :853:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:231:25, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_15 = _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign nodeOut_c_bits_opcode = _GEN_15 ? {2'h3, ~_nodeOut_c_valid_T_1} : {2'h2, _inWriteback_T_1};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:852:48, :857:48, :858:21, :861:102, :862:52, :863:23, :868:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign nodeOut_c_bits_size = _GEN_15 ? 4'h6 : probe_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign releaseWay = _GEN_15 ? s2_victim_or_hit_way : s2_probe_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:381:31, :430:33, :811:14, :861:102, :875:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_2_valid = inWriteback & _releaseDataBeat_T_5 < 10'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:802:43, :898:{41,60}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_2_bits_addr = {metaArb_io_in_4_bits_idx, _releaseDataBeat_T_5[2:0], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:802:43, :901:{72,90}, :1198:47]
  assign metaArb_io_in_4_valid = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign metaArb_io_in_7_bits_data = {_GEN_15 ? 2'h0 : _GEN_3 ? 2'h2 : _r_T_108 ? 2'h1 : _r_T_104 ? 2'h0 : {1'h0, _r_T_100 | _r_T_96 | _r_T_92}, probe_bits_address[37:10]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :810:27, :861:102, :874:14, :911:{78,97}, generators/rocket-chip/src/main/scala/util/Misc.scala:38:{36,63}, :56:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg              io_cpu_s2_xcpt_REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:32]
  assign io_cpu_s2_xcpt_pf_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_pf_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ae_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ae_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ma_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ma_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  reg              doUncachedResp;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:946:31]
  wire             io_cpu_replay_next_0 = _io_errors_bus_valid_T & grantIsUncachedData;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:948:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
    wire _GEN_16 = _io_errors_bus_valid_T & ~grantIsCached;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:673:26, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_dataArb_io_in_3_valid_res_T_2)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:1183:15, :1184:{11,12,28}, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $error("Assertion failed\n    at DCache.scala:1184 assert(!needsRead(req) || res)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
      end
      if (~reset & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51) | (&(s1_mask_xwr | ~io_cpu_s1_data_mask)))) begin	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:184:34, :327:{9,10,28,53,69,71,93}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
          $error("Assertion failed\n    at DCache.scala:327 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_pstore_drain_opportunistic_res_T_2)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:1183:15, :1184:{11,12,28}, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $error("Assertion failed\n    at DCache.scala:1184 assert(!needsRead(req) || res)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
      end
      if (~reset & ~(pstore1_rmw | (_dataArb_io_in_0_valid_T_4 | pstore1_held) == pstore1_valid)) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :496:44, :502:29, :504:{72,96}, :505:38, :508:{9,22,63}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
          $error("Assertion failed\n    at DCache.scala:508 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
      end
      if (_GEN_7 & ~reset & ~cached_grant_wait) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :327:9, :673:26, :675:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
          $error("Assertion failed: A GrantData was unexpected by the dcache.\n    at DCache.scala:675 assert(cached_grant_wait, \"A GrantData was unexpected by the dcache.\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
      end
      if (_GEN_16 & grantIsUncached & _GEN_8 & ~reset & ~uncachedInFlight_0) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :327:9, :673:26, :682:35, :684:{17,28}, :685:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:685 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
      end
      if (_GEN_16 & ~grantIsUncached & grantIsVoluntary & ~reset & ~release_ack_wait) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :327:9, :663:32, :673:26, :682:35, :705:36, :706:13, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
          $error("Assertion failed: A ReleaseAck was unexpected by the dcache.\n    at DCache.scala:706 assert(release_ack_wait, \"A ReleaseAck was unexpected by the dcache.\") // TODO should handle Ack coming back on same cycle!\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
      end
      if (~reset & (auto_out_e_ready & nodeOut_e_valid) != (_io_errors_bus_valid_T & ~(|r_counter) & grantIsCached)) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :712:{18,36,47,64}, :714:{9,24,43,54}, :720:51, :721:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
          $error("Assertion failed\n    at DCache.scala:714 assert(tl_out.e.fire === (tl_out.d.fire && d_first && grantIsCached))\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
      end
      if (s2_want_victimize & ~reset & ~(s2_valid_flush_line | s2_flush_valid_pre_tag_ecc | io_cpu_s2_nack_0)) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :339:54, :353:43, :417:75, :425:{77,123}, :443:{38,64,86}, :815:{13,34,52}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
          $error("Assertion failed\n    at DCache.scala:815 assert(s2_valid_flush_line || s2_flush_valid || io.cpu.s2_nack)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
      end
      if (doUncachedResp & ~reset & s2_valid_hit_pre_data_ecc_and_waw) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :416:89, :946:31, :950:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
          $error("Assertion failed\n    at DCache.scala:950 assert(!s2_valid_hit)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [31:0]      io_cpu_resp_bits_data_zeroed = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :377:18, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire             _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:45:26, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire [15:0]      io_cpu_resp_bits_data_zeroed_1 = s2_req_addr[1] ? io_cpu_resp_bits_data_zeroed[31:16] : io_cpu_resp_bits_data_zeroed[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [7:0]       io_cpu_resp_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_addr[0] ? io_cpu_resp_bits_data_zeroed_1[15:8] : io_cpu_resp_bits_data_zeroed_1[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, :44:23, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_zeroed = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :377:18, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  reg              REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1006:18]
  assign metaArb_io_in_5_bits_idx = flushCounter[3:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29, :1015:44]
  wire [8:0]       io_cpu_perf_release_beats1 = nodeOut_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:102:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]       io_cpu_perf_release_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [3:0]       _release_state_T_14 = s2_victim_dirty & ~(s2_valid_flush_line & s2_req_size[1]) ? 4'h1 : 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :339:54, :417:75, :816:{46,60}, :817:{27,44,47}, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire [3:0]       _release_state_T_16 = releaseDone ? 4'h0 : 4'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:835:29, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
  wire [3:0]       _GEN_17 = s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? {1'h0, releaseDone, 2'h3} : _release_state_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:382:33, :826:36, :827:23, :828:45, :831:{23,29}, :835:{23,29}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire [3:0]       _GEN_18 = s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? 4'h3 : 4'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:382:33, :826:36, :827:23, :828:45, :831:23, :835:23, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_19 = _io_errors_bus_valid_T & grantIsCached & d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:629:24, :672:24, :673:26, :676:20, :677:27, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_20 = _GEN_12 & ~metaArb__grant_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:{25,44}, :843:37, :844:23, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}]
  wire [5:0]       flushCounterNext = {1'h0, flushCounter} + 6'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29, :1007:39]
  wire             _GEN_21 = _GEN_13 & releaseDone | _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:{25,47}, :850:{26,42}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
  wire [39:0]      s0_req_addr = {resetting ? {io_cpu_req_bits_addr[39:10], metaArb_io_in_5_bits_idx} : _GEN ? {io_cpu_req_bits_addr[39:10], s2_req_addr[9:6]} : metaArb_io_in_4_valid ? {io_cpu_req_bits_addr[39:10], probe_bits_address[9:6]} : metaArb_io_in_6_valid ? {io_cpu_req_bits_addr[39:38], _GEN_12 ? probe_bits_address[37:6] : auto_out_b_bits_address[37:6]} : io_cpu_req_bits_addr[39:6], io_cpu_req_bits_addr[5:0]};	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25, generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :191:{21,84}, :222:26, :243:89, :337:19, :743:36, :767:26, :771:{30,36,58}, :839:{25,44}, :840:30, :842:{34,40}, :910:36, :1015:44, :1016:36, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19]
  wire [3:0]       _GEN_22 = s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:550:{39,69}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_7 = s1_tlb_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_8 = s1_tlb_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_9 = s1_tlb_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_10 = s1_tlb_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_14 = s1_tlb_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_15 = s1_tlb_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_16 = s1_tlb_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_17 = s1_tlb_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_18 = s1_tlb_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:573:41]
  wire             tlb_cmd_read = s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1 | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10 | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb_cmd_write = s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1 | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10 | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:573:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb_ae_array = (|_GEN_22) & _tlb_pma_io_resp_eff | (tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1) & ~_tlb_pma_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19, :550:{39,77}, :582:{8,37}, :583:{8,19}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [2:0]       _s2_data_T_1 = io_cpu_replay_next_0 | inWriteback | s1_did_read ? (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData) ? {1'h0, inWriteback ? releaseWay : s1_hit_way} : 3'h4) : 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:257:30, :321:{32,61}, :365:22, :375:27, :377:28, :629:24, :672:24, :673:26, :682:35, :689:34, :692:25, :811:14, :861:102, :875:18, :948:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :45:27, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _probe_bits_T = nodeOut_b_ready & auto_out_b_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:768:44, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s1_valid_not_nacked = s1_valid & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :185:{38,41}, :569:36, :822:21, :837:24]
  wire [1:0]       _s1_meta_hit_state_T_8 = (_s1_meta_hit_state_T & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[29:28] : 2'h0) | (_s1_meta_hit_state_T_4 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[59:58] : 2'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27, :313:80, :315:83, :317:{41,59,62}, :318:19, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire             _s2_victim_way_T = s1_valid_not_nacked | s1_flush_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:38, :213:27, :343:29]
  wire             _GEN_23 = s2_valid_hit_pre_data_ecc_and_waw & s2_lr & ~cached_grant_wait | s2_valid_cached_miss;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :231:54, :416:89, :423:60, :476:{23,32,54}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             advance_pstore1 = pstore1_valid & pstore2_valid == pstore_drain;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30, :505:38, :515:44, :520:{61,79}]
  wire             _io_cpu_perf_acquire_T = auto_out_a_ready & tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:602:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_24 = _io_cpu_perf_acquire_T & ~s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :341:19, :422:21, :629:24, :630:24, :632:18, :633:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_25 = _io_cpu_perf_acquire_T & s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :341:19, :629:24, :630:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_26 = ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:48, :629:24, :672:24, :673:26, :682:35, :689:34, :693:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_27 = _GEN_15 & _io_cpu_perf_release_T & c_first;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:672:24, :861:102, :877:{27,39}, :878:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      s1_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25]
      s1_probe <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
      cached_grant_wait <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34]
      resetting <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26]
      flushCounter <= 5'h10;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29]
      release_ack_wait <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33]
      release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
      uncachedInFlight_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33]
      s2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25]
      s2_probe <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
      lrscCount <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
      pstore2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30]
      pstore1_held <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:502:29]
      r_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      grantInProgress <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:665:32]
      blockProbeAfterGrantCount <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42]
      r_counter_1 <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      io_cpu_perf_release_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      s1_valid <= io_cpu_req_ready_0 & io_cpu_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :273:79, :750:68, :753:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_probe <= _GEN_20 | _probe_bits_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :822:21, :839:44, :843:37, :844:23, :845:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      cached_grant_wait <= ~_GEN_19 & (_GEN_25 | cached_grant_wait);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :629:24, :630:24, :672:24, :673:26, :676:20, :677:27]
      resetting <= ~(resetting & flushCounterNext[5:4] == 2'h2) & (REG | resetting);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :1006:{18,34,46}, :1007:39, :1008:{37,57}, :1049:20, :1051:22, :1052:17]
      if (resetting)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26]
        flushCounter <= flushCounterNext[4:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29, :1007:39, :1050:18]
      release_ack_wait <= _GEN_27 | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary) & release_ack_wait;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :629:24, :663:32, :672:24, :673:26, :682:35, :705:36, :707:24, :861:102, :877:{27,39}, :878:26, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (~metaArb__grant_T_2 & metaArb_io_in_4_valid)	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
      else if (_GEN_15) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (releaseDone)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
          release_state <= 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (_GEN_14) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:852:25]
          if (_GEN_13) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:848:25]
            if (releaseDone | _GEN_20)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :850:{26,42}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
              release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
            else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
              release_state <= _GEN_18;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
            else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
              release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
          end
          else if (_GEN_20)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23]
            release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
          else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
            release_state <= s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? 4'h3 : _release_state_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :382:33, :826:36, :827:23, :828:45, :831:23, :835:{23,29}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
          else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
            release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
        end
        else if (_GEN_21)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
          release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
          release_state <= _GEN_17;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
        else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
          release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      end
      else if (_inWriteback_T_1) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (releaseDone)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
          release_state <= 4'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (_GEN_21)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
          release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
          release_state <= _GEN_18;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
        else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
          release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      end
      else if (_GEN_14) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:852:25]
        if (releaseDone)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
          release_state <= 4'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (_GEN_21)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
          release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
          release_state <= _GEN_18;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
        else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
          release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      end
      else if (_GEN_21)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
        release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
      else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
        release_state <= _GEN_17;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
      else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
        release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      uncachedInFlight_0 <= (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _GEN_8)) & (_GEN_24 | uncachedInFlight_0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :629:24, :630:24, :632:18, :633:13, :672:24, :673:26, :682:35, :684:{17,28}, :686:13, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s2_valid <= s1_valid_masked & ~(s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:184:34, :194:25, :211:{30,43,57,71,85}, :329:{25,42,45}]
      s2_probe <= s1_probe;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :331:25]
      if (s1_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
        lrscCount <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
      else if (s2_valid_masked & (|(lrscCount[6:2])))	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:335:42, :470:26, :471:29, :481:29]
        lrscCount <= 7'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
      else if (|lrscCount)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :472:34]
        lrscCount <= lrscCount - 7'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :480:51]
      else if (_GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:476:54]
        lrscCount <= s2_hit ? 7'h4F : 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :477:21, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
      pstore2_valid <= pstore2_valid & ~pstore_drain | advance_pstore1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30, :515:44, :519:91, :520:61, :521:{34,51}]
      pstore1_held <= (_pstore1_held_T & ~s2_sc_fail | pstore1_held) & pstore2_valid & ~pstore_drain;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:475:26, :488:{46,58,61}, :499:30, :502:29, :515:44, :519:{54,71,88,91}]
      if (_io_errors_bus_valid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        r_counter <= (|r_counter) ? _r_counter1_T : r_beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      if (_GEN_7)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:673:26]
        grantInProgress <= ~d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:665:32, :674:23, :676:20, :678:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33]
      if (_GEN_19)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:629:24, :672:24, :673:26, :676:20, :677:27]
        blockProbeAfterGrantCount <= 3'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42]
      else if (|blockProbeAfterGrantCount)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42, :667:35]
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42, :667:99]
      if (_io_cpu_perf_release_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        r_counter_1 <= c_first ? r_beats1_1 : _r_counter1_T_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
        io_cpu_perf_release_counter <= io_cpu_perf_release_counter == 9'h0 ? io_cpu_perf_release_beats1 : io_cpu_perf_release_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      end
    end
    if (s2_want_victimize) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
      probe_bits_param <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_size <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_address <= {s2_valid_flush_line ? s2_req_addr[37:10] : (s2_victim_way_r ? 28'h0 : s2_meta_corrected_r[27:0]) | (s2_victim_way_r ? s2_meta_corrected_r_1[27:0] : 28'h0), s2_req_addr[9:6], 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :337:19, :339:54, :359:{61,99}, :417:75, :429:41, :431:{26,82}, :820:{76,96}, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    else if (_probe_bits_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      probe_bits_param <= auto_out_b_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_size <= auto_out_b_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_address <= auto_out_b_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
    end
    probe_bits_source <= ~s2_want_victimize & (_probe_bits_T ? auto_out_b_bits_source : probe_bits_source);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :425:{77,123}, :814:25, :820:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (metaArb_io_out_valid & ~metaArb_io_out_bits_write) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:{40,43}, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19, :154:31]
      s1_vaddr <= s0_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:191:21, :194:25]
      s1_req_tag <= io_cpu_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_cmd <= io_cpu_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_size <= io_cpu_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_signed <= io_cpu_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_dprv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_tlb_req_vaddr <= s0_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:191:21, :206:29]
      s1_tlb_req_size <= io_cpu_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
      s1_tlb_req_cmd <= io_cpu_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
      s1_tlb_req_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
      s1_did_read <= ~dataArb__grant_T_1 & io_cpu_req_valid & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:257:{30,54,75}, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}]
    end
    s1_flush_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27]
    if (_GEN_27)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:672:24, :861:102, :877:{27,39}, :878:26]
      release_ack_addr <= probe_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :225:29]
    if (_GEN_25)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :227:23, :629:24, :630:24]
      refill_way <= s2_victim_or_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23, :430:33]
    if (_GEN_24) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :629:24, :630:24, :632:18, :633:13]
      uncachedReqs_0_addr <= s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      uncachedReqs_0_tag <= s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      uncachedReqs_0_size <= s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      uncachedReqs_0_signed <= s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
    end
    s2_not_nacked_in_s1 <= ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:41, :333:36, :569:36, :822:21, :837:24]
    if (_GEN_26) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:48, :672:24, :673:26, :682:35]
      if (_s2_victim_way_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:29]
        s2_req_addr <= {2'h0, s1_tlb_req_vaddr[37:12], s1_vaddr[11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :206:29, :296:{99,125}, :337:19, :345:17]
        s2_req_tag <= s1_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
        s2_req_cmd <= s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
        s2_req_size <= s1_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
        s2_req_signed <= s1_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      end
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:48, :672:24, :673:26, :682:35]
      s2_req_addr <= {2'h0, s1_tlb_req_vaddr[37:12], s1_vaddr[11:3], uncachedReqs_0_addr[2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :206:29, :235:25, :296:99, :337:19, :697:23, :699:41, :700:45]
      s2_req_tag <= uncachedReqs_0_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      s2_req_cmd <= 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
      s2_req_size <= uncachedReqs_0_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      s2_req_signed <= uncachedReqs_0_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
    end
    if (_s2_victim_way_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:29]
      s2_req_dprv <= s1_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      s2_tlb_xcpt_ae_ld <= tlb_cmd_read & (tlb_ae_array | ~(_tlb_pma_io_resp_r & (|(s1_tlb_req_vaddr[39:12])) & _tlb_pmp_io_r));	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:117:19, :206:29, :340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19, :422:19, :429:{30,55}, :582:37, :586:{24,44,46}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_tlb_xcpt_ae_st <= (tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17) & (tlb_ae_array | ~(_tlb_pma_io_resp_w & (|(s1_tlb_req_vaddr[39:12])) & _tlb_pmp_io_w)) | tlb_cmd_put_partial & ~(_tlb_pma_io_resp_pp | _tlb_pma_io_resp_cacheable) | (tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10) & ~(_tlb_pma_io_resp_al | _tlb_pma_io_resp_cacheable) | (tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18) & ~(_tlb_pma_io_resp_aa | _tlb_pma_io_resp_cacheable);	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:117:19, :206:29, :340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19, :422:19, :430:{30,55}, :544:39, :545:39, :546:39, :573:41, :577:35, :582:37, :588:{8,35,37,53}, :589:{8,26,53}, :590:{8,26,53}, :591:{8,29}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
      s2_tlb_xcpt_ma_ld <= (|_GEN_22) & tlb_cmd_read;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:550:{39,77}, :645:31, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_tlb_xcpt_ma_st <= (|_GEN_22) & tlb_cmd_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:550:{39,77}, :646:31, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_pma_cacheable <= _tlb_pma_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:341:19, generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
      s2_vaddr_r <= s1_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :349:31]
      s2_hit_state_state <= _s1_meta_hit_state_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:318:19, :384:31]
      s2_victim_way_r <= _lfsr_prng_io_out_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    end
    s2_tlb_xcpt_pf_ld <= ~_s2_victim_way_T & s2_tlb_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :343:{29,48}, :346:17]
    s2_tlb_xcpt_pf_st <= ~_s2_victim_way_T & s2_tlb_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :343:{29,48}, :346:17]
    if (_GEN_26) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:342:34, :343:48, :672:24, :673:26, :682:35]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:342:34, :672:24, :673:26, :682:35]
      s2_uncached_resp_addr <= uncachedReqs_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :342:34]
    s2_flush_valid_pre_tag_ecc <= s1_flush_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27, :353:43]
    if (_s2_victim_way_T | s1_probe) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :343:29, :355:62]
      s2_meta_corrected_r <= _rockettile_dcache_tag_array_RW0_rdata[29:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_1 <= _rockettile_dcache_tag_array_RW0_rdata[59:30];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    end
    if (s1_valid | inWriteback | io_cpu_replay_next_0)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :364:{23,38}, :948:39, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_data <= (_s2_data_T_1[0] ? _data_io_resp_0 : 64'h0) | (_s2_data_T_1[1] ? _data_io_resp_1 : 64'h0) | (_s2_data_T_1[2] ? auto_out_d_bits_data : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20, :377:{18,28}, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    if (s1_probe) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
      s2_probe_way <= s1_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:381:31, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
      s2_probe_state_state <= _s1_meta_hit_state_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:318:19, :382:33]
    end
    if (s1_valid_not_nacked)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:38]
      s2_hit_way <= s1_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:383:29, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
    if (_GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:476:54]
      lrscAddr <= s2_req_addr[39:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :473:21, :474:49]
    if (s1_valid_not_nacked & s1_write) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:38, :490:63, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      pstore1_cmd <= s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :490:30]
      pstore1_addr <= s1_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :491:31]
      pstore1_data <= io_cpu_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31]
      pstore1_way <= s1_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
      pstore1_mask <= _io_cpu_perf_canAcceptLoadThenLoad_T_51 ? io_cpu_s1_data_mask : s1_mask_xwr;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:325:20, :494:31]
      pstore1_rmw <= _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42 | (_io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42) & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
    end
    pstore_drain_on_miss_REG <= io_cpu_s2_nack_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:443:{38,64,86}, :501:56]
    if (advance_pstore1) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:520:61]
      pstore2_addr <= pstore1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:491:31, :522:31]
      pstore2_way <= pstore1_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30, :523:30]
      pstore2_storegen_data_r <= _amoalus_0_io_out[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_1 <= _amoalus_0_io_out[15:8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_2 <= _amoalus_0_io_out[23:16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_3 <= _amoalus_0_io_out[31:24];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_4 <= _amoalus_0_io_out[39:32];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_5 <= _amoalus_0_io_out[47:40];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_6 <= _amoalus_0_io_out[55:48];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_7 <= _amoalus_0_io_out[63:56];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_mask <= pstore1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31, :529:19]
    end
    blockUncachedGrant <= _GEN_11 ? dataArb_io_in_0_valid : dataArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :719:26, :748:33, :749:24, :750:68, :753:29, :755:32, :757:28, src/main/scala/chisel3/util/Arbiter.scala:154:31]
    s1_release_data_valid <= ~dataArb__grant_T & dataArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:799:38, :898:41, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:799:38, :800:{38,61,64}, :801:44]
    io_cpu_s2_xcpt_REG <= s1_valid & ~io_cpu_s1_kill & (s1_read | s1_write | s1_req_cmd == 5'h5 & s1_req_size[0] | s1_req_cmd == 5'h17) & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :184:37, :185:41, :194:25, :210:30, :212:{34,50,64}, :268:{38,55,69}, :271:{52,71}, :569:36, :822:21, :837:24, :930:65, :931:32, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
    doUncachedResp <= io_cpu_replay_next_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:946:31, :948:39]
    REG <= reset;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1006:18]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:195];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        for (logic [7:0] i = 8'h0; i < 8'hC4; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        s1_valid = _RANDOM[8'h91][27];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :180:25]
        s1_probe = _RANDOM[8'h91][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :180:25, :181:25]
        probe_bits_param = _RANDOM[8'h92][1:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
        probe_bits_size = _RANDOM[8'h92][5:2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
        probe_bits_source = _RANDOM[8'h92][6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
        probe_bits_address = {_RANDOM[8'h92][31:7], _RANDOM[8'h93][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
        s1_vaddr = {_RANDOM[8'h95][31:24], _RANDOM[8'h96]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_tag = _RANDOM[8'h97][5:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_cmd = _RANDOM[8'h97][10:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_size = _RANDOM[8'h97][12:11];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_signed = _RANDOM[8'h97][13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_dprv = _RANDOM[8'h97][15:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_tlb_req_vaddr = {_RANDOM[8'h99][31:29], _RANDOM[8'h9A], _RANDOM[8'h9B][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_tlb_req_size = _RANDOM[8'h9B][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_tlb_req_cmd = _RANDOM[8'h9B][12:8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_tlb_req_prv = _RANDOM[8'h9B][14:13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_flush_valid = _RANDOM[8'h9B][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29, :213:27]
        cached_grant_wait = _RANDOM[8'h9F][24];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34]
        resetting = _RANDOM[8'h9F][25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34, :222:26]
        flushCounter = _RANDOM[8'h9F][30:26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34, :223:29]
        release_ack_wait = _RANDOM[8'h9F][31];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34, :224:33]
        release_ack_addr = {_RANDOM[8'hA0], _RANDOM[8'hA1][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29]
        release_state = _RANDOM[8'hA1][9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :226:30]
        refill_way = _RANDOM[8'hA1][11:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :227:23]
        uncachedInFlight_0 = _RANDOM[8'hA1][12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :234:33]
        uncachedReqs_0_addr = {_RANDOM[8'hA1][31:13], _RANDOM[8'hA2][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :235:25]
        uncachedReqs_0_tag = _RANDOM[8'hA2][26:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :235:25]
        uncachedReqs_0_size = _RANDOM[8'hA3][1:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :235:25]
        uncachedReqs_0_signed = _RANDOM[8'hA3][2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :235:25]
        s1_did_read = _RANDOM[8'hA5][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30]
        s2_valid = _RANDOM[8'hA5][20];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :329:25]
        s2_probe = _RANDOM[8'hA5][21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :331:25]
        s2_not_nacked_in_s1 = _RANDOM[8'hA5][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :333:36]
        s2_req_addr = {_RANDOM[8'hA5][31:23], _RANDOM[8'hA6][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :337:19]
        s2_req_tag = {_RANDOM[8'hA6][31], _RANDOM[8'hA7][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_cmd = _RANDOM[8'hA7][9:5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_size = _RANDOM[8'hA7][11:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_signed = _RANDOM[8'hA7][12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_dprv = _RANDOM[8'hA7][14:13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_tlb_xcpt_pf_ld = _RANDOM[8'hAC][12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_pf_st = _RANDOM[8'hAC][13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ae_ld = _RANDOM[8'hAC][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ae_st = _RANDOM[8'hAC][19];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ma_ld = _RANDOM[8'hAC][21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ma_st = _RANDOM[8'hAC][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_pma_cacheable = _RANDOM[8'hAF][30];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
        s2_uncached_resp_addr = {_RANDOM[8'hB0][31:8], _RANDOM[8'hB1][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :342:34]
        s2_vaddr_r = {_RANDOM[8'hB1][31:16], _RANDOM[8'hB2][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :342:34, :349:31]
        s2_flush_valid_pre_tag_ecc = _RANDOM[8'hB2][24];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :349:31, :353:43]
        s2_meta_corrected_r = {_RANDOM[8'hB2][31:29], _RANDOM[8'hB3][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :349:31, :359:61]
        s2_meta_corrected_r_1 = {_RANDOM[8'hB3][31:27], _RANDOM[8'hB4][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_data = {_RANDOM[8'hB4][31:25], _RANDOM[8'hB5], _RANDOM[8'hB6][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61, :377:18]
        s2_probe_way = _RANDOM[8'hB6][26:25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18, :381:31]
        s2_probe_state_state = _RANDOM[8'hB6][28:27];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18, :382:33]
        s2_hit_way = _RANDOM[8'hB6][30:29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18, :383:29]
        s2_hit_state_state = {_RANDOM[8'hB6][31], _RANDOM[8'hB7][0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18, :384:31]
        s2_victim_way_r = _RANDOM[8'hB7][2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :384:31, :429:41]
        lrscCount = _RANDOM[8'hB7][9:3];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :384:31, :470:26]
        lrscAddr = {_RANDOM[8'hB7][31:10], _RANDOM[8'hB8][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :384:31, :473:21]
        pstore1_cmd = _RANDOM[8'hB8][17:13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :473:21, :490:30]
        pstore1_addr = {_RANDOM[8'hB8][31:18], _RANDOM[8'hB9][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :473:21, :491:31]
        pstore1_data = {_RANDOM[8'hB9][31:26], _RANDOM[8'hBA], _RANDOM[8'hBB][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :491:31, :492:31]
        pstore1_way = _RANDOM[8'hBB][27:26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :493:30]
        pstore1_mask = {_RANDOM[8'hBB][31:28], _RANDOM[8'hBC][3:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :494:31]
        pstore1_rmw = _RANDOM[8'hBC][4];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :494:31, :496:44]
        pstore2_valid = _RANDOM[8'hBC][5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :494:31, :499:30]
        pstore_drain_on_miss_REG = _RANDOM[8'hBC][6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :494:31, :501:56]
        pstore1_held = _RANDOM[8'hBC][7];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :494:31, :502:29]
        pstore2_addr = {_RANDOM[8'hBC][31:8], _RANDOM[8'hBD][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :494:31, :522:31]
        pstore2_way = _RANDOM[8'hBD][17:16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :523:30]
        pstore2_storegen_data_r = _RANDOM[8'hBD][25:18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :526:22]
        pstore2_storegen_data_r_1 = {_RANDOM[8'hBD][31:26], _RANDOM[8'hBE][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :526:22]
        pstore2_storegen_data_r_2 = _RANDOM[8'hBE][9:2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_3 = _RANDOM[8'hBE][17:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_4 = _RANDOM[8'hBE][25:18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_5 = {_RANDOM[8'hBE][31:26], _RANDOM[8'hBF][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_6 = _RANDOM[8'hBF][9:2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_7 = _RANDOM[8'hBF][17:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_mask = _RANDOM[8'hBF][25:18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22, :529:19]
        r_counter = {_RANDOM[8'hBF][31:27], _RANDOM[8'hC0][3:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        grantInProgress = _RANDOM[8'hC0][4];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :665:32, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        blockProbeAfterGrantCount = _RANDOM[8'hC0][7:5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :666:42, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        blockUncachedGrant = _RANDOM[8'hC0][8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :748:33, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        r_counter_1 = _RANDOM[8'hC0][17:9];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        s1_release_data_valid = _RANDOM[8'hC0][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :799:38, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        s2_release_data_valid = _RANDOM[8'hC0][19];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :800:38, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        io_cpu_s2_xcpt_REG = _RANDOM[8'hC0][20];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:32, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        doUncachedResp = _RANDOM[8'hC2][21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31]
        REG = _RANDOM[8'hC2][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31, :1006:18]
        io_cpu_perf_release_counter = _RANDOM[8'hC3][8:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PMPChecker_s3 tlb_pmp (	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
    .io_prv         (s1_tlb_req_prv),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask),
    .io_addr        (s1_tlb_req_vaddr[37:0]),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:417:15]
    .io_size        (s1_tlb_req_size),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
    .io_r           (_tlb_pmp_io_r),
    .io_w           (_tlb_pmp_io_w)
  );	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  PMAChecker tlb_pma (	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
    .io_paddr          (s1_tlb_req_vaddr),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
    .io_resp_cacheable (_tlb_pma_io_resp_cacheable),
    .io_resp_r         (_tlb_pma_io_resp_r),
    .io_resp_w         (_tlb_pma_io_resp_w),
    .io_resp_pp        (_tlb_pma_io_resp_pp),
    .io_resp_al        (_tlb_pma_io_resp_al),
    .io_resp_aa        (_tlb_pma_io_resp_aa),
    .io_resp_x         (/* unused */),
    .io_resp_eff       (_tlb_pma_io_resp_eff)
  );	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_9 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_10 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_11 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_12 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  PMAChecker pma_checker_pma (	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
    .io_paddr          (s1_vaddr),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
    .io_resp_cacheable (/* unused */),
    .io_resp_r         (/* unused */),
    .io_resp_w         (/* unused */),
    .io_resp_pp        (/* unused */),
    .io_resp_al        (/* unused */),
    .io_resp_aa        (/* unused */),
    .io_resp_x         (/* unused */),
    .io_resp_eff       (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_9 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_10 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_11 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_GEN_7 & d_last),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:672:24, :673:26, :676:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33, generators/rocket-chip/src/main/scala/util/Replacement.scala:38:11]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (/* unused */),
    .io_out_2     (/* unused */),
    .io_out_3     (/* unused */),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  rockettile_dcache_tag_array rockettile_dcache_tag_array (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (resetting ? metaArb_io_in_5_bits_idx : _GEN ? metaArb_io_in_3_bits_idx : metaArb_io_in_4_valid ? metaArb_io_in_4_bits_idx : metaArb_io_in_6_valid ? metaArb_io_in_6_bits_idx : metaArb_io_in_7_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :261:58, :451:76, :767:26, :770:29, :839:44, :840:30, :841:33, :1015:44, :1198:47, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19]
    .RW0_en    (rockettile_dcache_tag_array_s1_meta_en | rockettile_dcache_tag_array_MPORT_en),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:308:27, :312:59, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),	// @[src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .RW0_wdata ({2{resetting ? 30'h0 : metaArb_io_in_2_valid ? metaArb_io_in_2_bits_data : metaArb_io_in_3_valid ? metaArb_io_in_3_bits_data : metaArb_io_in_7_bits_data}}),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :444:62, :465:97, :739:{43,53}, :744:134, :911:97, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .RW0_rdata (_rockettile_dcache_tag_array_RW0_rdata),
    .RW0_wmask (resetting ? 2'h3 : metaArb_io_in_2_valid ? s2_victim_or_hit_way : metaArb_io_in_3_valid ? refill_way : releaseWay)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :227:23, :430:33, :444:62, :739:{43,53}, :811:14, :861:102, :875:18, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  DCacheDataArray data (	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
    .clock               (clock),
    .io_req_valid        (dataArb_io_out_valid),	// @[src/main/scala/chisel3/util/Arbiter.scala:154:31]
    .io_req_bits_addr    (dataArb_io_in_0_valid ? _dataArb_io_in_0_bits_wordMask_wordMask_T : dataArb_io_in_1_valid ? dataArb_io_in_1_bits_addr : dataArb_io_in_2_valid ? dataArb_io_in_2_bits_addr : dataArb_io_in_3_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:243:30, :515:44, :547:36, :719:26, :726:32, :750:68, :753:29, :755:32, :898:41, :901:72, src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19]
    .io_req_bits_write   (dataArb_io_in_0_valid ? pstore_drain : dataArb_io_in_1_valid & dataArb_io_in_1_bits_write),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :719:26, :725:33, :750:68, :753:29, :755:32, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_req_bits_wdata   (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_wdata : auto_out_d_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :549:63, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_req_bits_eccMask (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_eccMask : 8'hFF),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :555:47, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_req_bits_way_en  (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_way_en : dataArb_io_in_1_valid ? refill_way : 2'h3),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23, :515:44, :548:38, :719:26, :750:68, :753:29, :755:32, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_resp_0           (_data_io_resp_0),
    .io_resp_1           (_data_io_resp_1)
  );	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  AMOALU amoalus_0 (	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:980:26]
    .io_mask (pstore1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31]
    .io_cmd  (pstore1_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:490:30]
    .io_lhs  (s2_data),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:377:18]
    .io_rhs  (pstore1_data),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31]
    .io_out  (_amoalus_0_io_out)
  );	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:980:26]
  assign auto_out_a_valid = tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :602:32]
  assign auto_out_a_bits_opcode = s2_pma_cacheable ? 3'h6 : s2_write ? (_io_cpu_store_pending_T_1 ? 3'h1 : s2_read ? (_io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 ? 3'h2 : _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5 ? 3'h3 : 3'h0) : 3'h0) : 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_a_bits_param = s2_pma_cacheable ? {1'h0, _GEN_2[_r_T]} : ~s2_write | _io_cpu_store_pending_T_1 | ~s2_read ? 3'h0 : _io_cpu_store_pending_T_16 ? 3'h3 : _io_cpu_store_pending_T_15 ? 3'h2 : _io_cpu_store_pending_T_14 ? 3'h1 : _io_cpu_store_pending_T_13 ? 3'h0 : _io_cpu_store_pending_T_12 ? 3'h4 : _io_cpu_store_pending_T_8 ? 3'h2 : _io_cpu_store_pending_T_7 ? 3'h1 : _io_cpu_store_pending_T_6 | ~_io_cpu_store_pending_T_5 ? 3'h0 : 3'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19, :585:81, :606:23, :607:{8,9}, :608:8, :609:{8,9}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:348:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_a_bits_size = s2_pma_cacheable ? 4'h6 : _GEN_6 ? {2'h0, s2_req_size} : 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :341:19, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:463:15]
  assign auto_out_a_bits_source = ~s2_pma_cacheable & (~s2_write | _io_cpu_store_pending_T_1 | ~s2_read | _io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19, :585:81, :606:23, :607:{8,9}, :608:8, :609:{8,9}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_a_bits_address = s2_pma_cacheable ? {s2_req_addr[37:6], 6'h0} : _GEN_6 ? s2_req_addr[37:0] : 38'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :341:19, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:351:15, :465:15]
  assign auto_out_a_bits_user_amba_prot_bufferable = s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
  assign auto_out_a_bits_user_amba_prot_modifiable = s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
  assign auto_out_a_bits_user_amba_prot_readalloc = s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
  assign auto_out_a_bits_user_amba_prot_writealloc = s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
  assign auto_out_a_bits_user_amba_prot_privileged = (&s2_req_dprv) | s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :341:19, :615:{34,46}]
  assign auto_out_a_bits_mask = s2_pma_cacheable ? 8'hFF : s2_write ? (_io_cpu_store_pending_T_1 ? pstore1_mask : s2_read ? atomics_mask : {put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & s2_req_addr[0], put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & ~(s2_req_addr[0]), put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & s2_req_addr[0], put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & ~(s2_req_addr[0]), put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & s2_req_addr[0], put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & ~(s2_req_addr[0]), put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & s2_req_addr[0], put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & ~(s2_req_addr[0])}) : {get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & s2_req_addr[0], get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & ~(s2_req_addr[0]), get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & s2_req_addr[0], get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & ~(s2_req_addr[0]), get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & s2_req_addr[0], get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & ~(s2_req_addr[0]), get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & s2_req_addr[0], get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & ~(s2_req_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :341:19, :494:31, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign auto_out_a_bits_data = s2_pma_cacheable | ~s2_write | ~(_io_cpu_store_pending_T_1 | ~s2_read | _io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5) ? 64'h0 : pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19, :492:31, :585:81, :606:23, :607:{8,9}, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_b_ready = nodeOut_b_ready;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :768:44]
  assign auto_out_c_valid = nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :808:18, :822:21, :824:28, :848:47, :849:22, :852:48, :853:22]
  assign auto_out_c_bits_opcode = nodeOut_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :857:48, :861:102, :862:52]
  assign auto_out_c_bits_param = _GEN_15 ? ((&s2_victim_state_state) | s2_victim_state_state == 2'h2 ? 3'h1 : s2_victim_state_state == 2'h1 ? 3'h2 : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0) : _inWriteback_T_1 | _GEN_14 | ~(~s2_probe | s2_prb_ack_data | ~(|s2_probe_state_state)) ? (_GEN_3 ? 3'h3 : _r_T_108 ? 3'h4 : _r_T_104 ? 3'h5 : _r_T_100 | _r_T_96 ? 3'h0 : _r_T_92 ? 3'h4 : _r_T_88 ? 3'h5 : _r_T_85 | _r_T_59 == 4'hA ? 3'h1 : _r_T_59 == 4'h9 ? 3'h2 : _r_T_59 == 4'h8 ? 3'h5 : 3'h0) : 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :331:25, :382:33, :432:28, :809:17, :822:21, :824:28, :826:36, :828:45, :852:{25,48}, :854:21, :857:48, :858:21, :861:102, :862:52, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, :120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:38:{9,36}, :56:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_c_bits_size = nodeOut_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :857:48, :861:102, :862:52]
  assign auto_out_c_bits_source = probe_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
  assign auto_out_c_bits_address = probe_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
  assign auto_out_c_bits_data = s2_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :669:18, :720:51, :722:20, :750:68, :751:22]
  assign auto_out_e_valid = nodeOut_e_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :712:{18,36,47,64}, :720:51, :721:20]
  assign auto_out_e_bits_sink = auto_out_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  assign io_cpu_req_ready = io_cpu_req_ready_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :273:79, :750:68, :753:29]
  assign io_cpu_s2_nack = io_cpu_s2_nack_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :443:{38,64,86}]
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc_and_waw | doUncachedResp;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :416:89, :946:31, :947:51]
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :342:34, :915:37, :946:31, :949:25, :952:27]
  assign io_cpu_resp_bits_tag = s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_size = s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_signed = s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_dv = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  assign io_cpu_resp_bits_data = {s2_req_size == 2'h0 | s2_sc ? {56{s2_req_signed & io_cpu_resp_bits_data_zeroed_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & io_cpu_resp_bits_data_zeroed_1[15]}} : {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_zeroed[31]}} : s2_data[63:32], io_cpu_resp_bits_data_zeroed[31:16]}, io_cpu_resp_bits_data_zeroed_1[15:8]}, io_cpu_resp_bits_data_zeroed_2[7:1], io_cpu_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :44:23, :45:{20,26,34,49,72,81,94}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :377:18, :475:26, :972:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_cpu_resp_bits_mask = 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  assign io_cpu_resp_bits_replay = doUncachedResp;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31]
  assign io_cpu_resp_bits_has_data = s2_read;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_cpu_resp_bits_data_word_bypass = {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_zeroed[31]}} : s2_data[63:32], io_cpu_resp_bits_data_word_bypass_zeroed};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :45:{16,20,26,49,72,81}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :377:18]
  assign io_cpu_resp_bits_data_raw = s2_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18]
  assign io_cpu_resp_bits_store_data = pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31]
  assign io_cpu_replay_next = io_cpu_replay_next_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :948:39]
  assign io_cpu_s2_xcpt_ma_ld = io_cpu_s2_xcpt_ma_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_ma_st = io_cpu_s2_xcpt_ma_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_pf_ld = io_cpu_s2_xcpt_pf_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_pf_st = io_cpu_s2_xcpt_pf_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_ae_ld = io_cpu_s2_xcpt_ae_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_ae_st = io_cpu_s2_xcpt_ae_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_ordered = ~(s1_valid | s2_valid | cached_grant_wait | uncachedInFlight_0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :180:25, :221:34, :234:33, :329:25, :927:{21,57,94,115}]
  assign io_cpu_perf_release = (io_cpu_perf_release_counter == 9'h1 | io_cpu_perf_release_beats1 == 9'h0) & _io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_cpu_perf_grant = auto_out_d_valid & d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :1076:39, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33]
  assign io_ptw_req_bits_bits_need_gpa = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  assign io_ptw_req_bits_bits_stage2 = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
endmodule

