#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 19 23:04:12 2024
# Process ID: 35032
# Current directory: C:/Users/chris/Downloads/The-FPGA-Programming-Handbook-Second-Edition-main/CH3/SystemVerilog/build/project_2.runs/synth_1
# Command line: vivado.exe -log add_sub.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add_sub.tcl
# Log file: C:/Users/chris/Downloads/The-FPGA-Programming-Handbook-Second-Edition-main/CH3/SystemVerilog/build/project_2.runs/synth_1/add_sub.vds
# Journal file: C:/Users/chris/Downloads/The-FPGA-Programming-Handbook-Second-Edition-main/CH3/SystemVerilog/build/project_2.runs/synth_1\vivado.jou
# Running On: DESKTOP-OR8CU7N, OS: Windows, CPU Frequency: 3394 MHz, CPU Physical cores: 16, Host memory: 34284 MB
#-----------------------------------------------------------
source add_sub.tcl -notrace
