--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 263 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.142ns.
--------------------------------------------------------------------------------
Slack:                  14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.518ns (1.239 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X20Y11.A3      net (fanout=24)       2.469   ld/M_slowclock_value[2]
    SLICE_X20Y11.A       Tilo                  0.254   ld/M_cSignal_d[0]
                                                       ld/Mram_M_cSignal_d16
    OLOGIC_X9Y2.D1       net (fanout=1)        1.248   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (1.908ns logic, 3.717ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  14.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.516ns (1.239 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_11
    SLICE_X20Y11.A5      net (fanout=18)       2.379   ld/M_slowclock_value[1]
    SLICE_X20Y11.A       Tilo                  0.254   ld/M_cSignal_d[0]
                                                       ld/Mram_M_cSignal_d16
    OLOGIC_X9Y2.D1       net (fanout=1)        1.248   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (1.908ns logic, 3.627ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.518ns (1.239 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X20Y11.A6      net (fanout=24)       2.254   ld/M_slowclock_value[3]
    SLICE_X20Y11.A       Tilo                  0.254   ld/M_cSignal_d[0]
                                                       ld/Mram_M_cSignal_d16
    OLOGIC_X9Y2.D1       net (fanout=1)        1.248   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (1.908ns logic, 3.502ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.533ns (1.245 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y62.SR     net (fanout=23)       3.860   M_reset_cond_out
    OLOGIC_X11Y62.CLK0   Tosrck                1.022   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (1.547ns logic, 3.860ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_10 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.516ns (1.239 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_10 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_10
    SLICE_X20Y11.A4      net (fanout=17)       2.059   ld/M_slowclock_value[0]
    SLICE_X20Y11.A       Tilo                  0.254   ld/M_cSignal_d[0]
                                                       ld/Mram_M_cSignal_d16
    OLOGIC_X9Y2.D1       net (fanout=1)        1.248   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.908ns logic, 3.307ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.533ns (1.245 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y60.SR     net (fanout=23)       3.644   M_reset_cond_out
    OLOGIC_X11Y60.CLK0   Tosrck                1.022   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.547ns logic, 3.644ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_aSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.533ns (1.245 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_aSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y61.SR     net (fanout=23)       3.644   M_reset_cond_out
    OLOGIC_X11Y61.CLK0   Tosrck                1.022   M_aSignal_q_14
                                                       ld/M_aSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.547ns logic, 3.644ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_10_1 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.523ns (1.244 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_10_1 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AQ      Tcko                  0.525   ld/M_ctr_q_10_1
                                                       ld/slowclock/M_ctr_q_10_1
    SLICE_X20Y34.B2      net (fanout=6)        0.556   ld/M_ctr_q_10_1
    SLICE_X20Y34.B       Tilo                  0.254   ld/M_ctr_q_10_1
                                                       ld/Mram_M_cSignal_d112
    OLOGIC_X11Y2.D1      net (fanout=1)        2.631   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.957ns logic, 3.187ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  15.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.521ns (1.244 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_11
    SLICE_X20Y34.B4      net (fanout=18)       0.547   ld/M_slowclock_value[1]
    SLICE_X20Y34.B       Tilo                  0.254   ld/M_ctr_q_10_1
                                                       ld/Mram_M_cSignal_d112
    OLOGIC_X11Y2.D1      net (fanout=1)        2.631   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (1.908ns logic, 3.178ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  15.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.523ns (1.244 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X20Y34.B5      net (fanout=24)       0.502   ld/M_slowclock_value[3]
    SLICE_X20Y34.B       Tilo                  0.254   ld/M_ctr_q_10_1
                                                       ld/Mram_M_cSignal_d112
    OLOGIC_X11Y2.D1      net (fanout=1)        2.631   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.908ns logic, 3.133ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  15.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.520ns (1.243 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_11
    SLICE_X23Y11.A3      net (fanout=18)       2.257   ld/M_slowclock_value[1]
    SLICE_X23Y11.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        0.853   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (1.913ns logic, 3.110ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  15.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.523ns (1.244 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X20Y34.B6      net (fanout=24)       0.434   ld/M_slowclock_value[2]
    SLICE_X20Y34.B       Tilo                  0.254   ld/M_ctr_q_10_1
                                                       ld/Mram_M_cSignal_d112
    OLOGIC_X11Y2.D1      net (fanout=1)        2.631   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (1.908ns logic, 3.065ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  15.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.531ns (1.243 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y58.SR     net (fanout=23)       3.376   M_reset_cond_out
    OLOGIC_X12Y58.CLK0   Tosrck                1.022   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.547ns logic, 3.376ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.243 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y11.A5      net (fanout=24)       2.137   ld/M_slowclock_value[3]
    SLICE_X23Y11.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        0.853   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (1.913ns logic, 2.990ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.527ns (1.157 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_11
    SLICE_X22Y61.A3      net (fanout=18)       2.425   ld/M_slowclock_value[1]
    SLICE_X22Y61.A       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        0.510   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.889ns logic, 2.935ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.243 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y11.A6      net (fanout=24)       2.050   ld/M_slowclock_value[2]
    SLICE_X23Y11.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        0.853   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (1.913ns logic, 2.903ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  15.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.157 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X22Y61.A2      net (fanout=24)       2.402   ld/M_slowclock_value[3]
    SLICE_X22Y61.A       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        0.510   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (1.889ns logic, 2.912ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  15.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_10 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.520ns (1.243 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_10 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_10
    SLICE_X23Y11.A4      net (fanout=17)       2.019   ld/M_slowclock_value[0]
    SLICE_X23Y11.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        0.853   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (1.913ns logic, 2.872ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  15.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_10 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.527ns (1.157 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_10 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_10
    SLICE_X22Y61.A4      net (fanout=17)       2.362   ld/M_slowclock_value[0]
    SLICE_X22Y61.A       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        0.510   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.889ns logic, 2.872ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  15.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.157 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y61.D3      net (fanout=24)       2.422   ld/M_slowclock_value[2]
    SLICE_X22Y61.D       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        0.414   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.889ns logic, 2.836ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  15.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 1)
  Clock Path Skew:      0.527ns (1.155 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y60.D3      net (fanout=24)       2.274   ld/M_slowclock_value[2]
    SLICE_X23Y60.D       Tilo                  0.259   ld/M_cSignal_d[13]
                                                       ld/Mram_M_cSignal_d131
    OLOGIC_X12Y58.D1     net (fanout=1)        0.531   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (1.913ns logic, 2.805ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  15.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_aSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.157 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_aSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y61.D3      net (fanout=24)       2.471   ld/M_slowclock_value[2]
    SLICE_X23Y61.D       Tilo                  0.259   ld/Sh1787
                                                       ld/Sh17871
    OLOGIC_X11Y61.D1     net (fanout=1)        0.327   ld/Sh1787
    OLOGIC_X11Y61.CLK0   Todck                 1.178   M_aSignal_q_14
                                                       ld/M_aSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (1.913ns logic, 2.798ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  15.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11_1 (FF)
  Destination:          ld/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.519ns (1.149 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11_1 to ld/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y34.AQ      Tcko                  0.430   ld/M_ctr_q_11_1
                                                       ld/slowclock/M_ctr_q_11_1
    SLICE_X23Y34.C1      net (fanout=6)        1.058   ld/M_ctr_q_11_1
    SLICE_X23Y34.C       Tilo                  0.259   ld/M_ctr_q_11_1
                                                       ld/Mram_M_cSignal_d101
    OLOGIC_X12Y46.D1     net (fanout=1)        1.721   ld/M_cSignal_d[10]
    OLOGIC_X12Y46.CLK0   Todck                 1.178   M_cSignal_q_10
                                                       ld/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (1.867ns logic, 2.779ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  15.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_10 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.527ns (1.157 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_10 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_10
    SLICE_X22Y61.D5      net (fanout=17)       2.326   ld/M_slowclock_value[0]
    SLICE_X22Y61.D       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        0.414   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.889ns logic, 2.740ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  15.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.157 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y61.A6      net (fanout=24)       2.223   ld/M_slowclock_value[2]
    SLICE_X22Y61.A       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        0.510   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (1.889ns logic, 2.733ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  15.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.527ns (1.155 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y60.D4      net (fanout=24)       2.175   ld/M_slowclock_value[3]
    SLICE_X23Y60.D       Tilo                  0.259   ld/M_cSignal_d[13]
                                                       ld/Mram_M_cSignal_d131
    OLOGIC_X12Y58.D1     net (fanout=1)        0.531   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (1.913ns logic, 2.706ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_10 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.525ns (1.155 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_10 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_10
    SLICE_X23Y60.D5      net (fanout=17)       2.118   ld/M_slowclock_value[0]
    SLICE_X23Y60.D       Tilo                  0.259   ld/M_cSignal_d[13]
                                                       ld/Mram_M_cSignal_d131
    OLOGIC_X12Y58.D1     net (fanout=1)        0.531   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.913ns logic, 2.649ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  15.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11 (FF)
  Destination:          ld/M_cSignal_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.455ns (1.178 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11 to ld/M_cSignal_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_11
    SLICE_X23Y20.A2      net (fanout=18)       1.960   ld/M_slowclock_value[1]
    SLICE_X23Y20.A       Tilo                  0.259   ld/Sh1776
                                                       ld/Mram_M_cSignal_d31
    OLOGIC_X12Y20.D1     net (fanout=1)        0.595   ld/M_cSignal_d[3]
    OLOGIC_X12Y20.CLK0   Todck                 1.178   M_cSignal_q_3
                                                       ld/M_cSignal_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.913ns logic, 2.555ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.517ns (1.145 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X20Y34.C1      net (fanout=24)       0.831   ld/M_slowclock_value[2]
    SLICE_X20Y34.C       Tilo                  0.255   ld/M_ctr_q_10_1
                                                       ld/Mram_M_cSignal_d121
    OLOGIC_X12Y50.D1     net (fanout=1)        1.777   ld/M_cSignal_d[12]
    OLOGIC_X12Y50.CLK0   Todck                 1.178   M_cSignal_q_12
                                                       ld/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.909ns logic, 2.608ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  15.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_11 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.527ns (1.157 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_11 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   ld/M_slowclock_value[1]
                                                       ld/slowclock/M_ctr_q_11
    SLICE_X22Y61.D6      net (fanout=18)       2.218   ld/M_slowclock_value[1]
    SLICE_X22Y61.D       Tilo                  0.235   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        0.414   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.889ns logic, 2.632ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_3/CLK0
  Logical resource: ld/M_aSignal_q_3/CK0
  Location pin: OLOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_4/CLK0
  Logical resource: ld/M_aSignal_q_4/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_5/CLK0
  Logical resource: ld/M_aSignal_q_5/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_0/CLK0
  Logical resource: ld/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_1/CLK0
  Logical resource: ld/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_2/CLK0
  Logical resource: ld/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_3/CLK0
  Logical resource: ld/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_4/CLK0
  Logical resource: ld/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_5/CLK0
  Logical resource: ld/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_12/CLK0
  Logical resource: ld/M_aSignal_q_12/CK0
  Location pin: OLOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_6/CLK0
  Logical resource: ld/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_7/CLK0
  Logical resource: ld/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_14/CLK0
  Logical resource: ld/M_aSignal_q_14/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_8/CLK0
  Logical resource: ld/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_9/CLK0
  Logical resource: ld/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_10/CLK0
  Logical resource: ld/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_11/CLK0
  Logical resource: ld/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_12/CLK0
  Logical resource: ld/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_13/CLK0
  Logical resource: ld/M_cSignal_q_13/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_14/CLK0
  Logical resource: ld/M_cSignal_q_14/CK0
  Location pin: OLOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_15/CLK0
  Logical resource: ld/M_cSignal_q_15/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/M_ctr_q_10_1/CLK
  Logical resource: ld/slowclock/M_ctr_q_10_1/CK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_0/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_1/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_2/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_3/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[7]/CLK
  Logical resource: ld/slowclock/M_ctr_q_4/CK
  Location pin: SLICE_X22Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[7]/CLK
  Logical resource: ld/slowclock/M_ctr_q_5/CK
  Location pin: SLICE_X22Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.142|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 263 paths, 0 nets, and 197 connections

Design statistics:
   Minimum period:   5.142ns{1}   (Maximum frequency: 194.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 21:52:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



