

================================================================
== Synthesis Summary Report of 'SpMV'
================================================================
+ General Information: 
    * Date:           Wed Jan  8 20:12:25 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-------------+-------------+-----+
    |                Modules               | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |        |             |             |     |
    |                & Loops               | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |      FF     |     LUT     | URAM|
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-------------+-------------+-----+
    |+ SpMV                                |     -|  0.00|        -|       -|         -|        -|     -|        no|  8 (2%)|  3 (1%)|  11269 (10%)|  13462 (25%)|    -|
    | + SpMV_Pipeline_spmv_loop_internal   |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal1  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal2  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal3  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal4  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal5  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal6  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal7  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal8  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    | + SpMV_Pipeline_spmv_loop_internal9  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|    365 (~0%)|    373 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|        15|        1|     -|       yes|       -|       -|            -|            -|    -|
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem1 | READ_ONLY  | 5 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem2 | READ_ONLY  | 9 -> 16    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem3 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem4 | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | values_1        | 0x10   | 32    | W      | Data signal of values            |                                                                      |
| s_axi_control | values_2        | 0x14   | 32    | W      | Data signal of values            |                                                                      |
| s_axi_control | columnIndexes_1 | 0x1c   | 32    | W      | Data signal of columnIndexes     |                                                                      |
| s_axi_control | columnIndexes_2 | 0x20   | 32    | W      | Data signal of columnIndexes     |                                                                      |
| s_axi_control | rowPointers_1   | 0x28   | 32    | W      | Data signal of rowPointers       |                                                                      |
| s_axi_control | rowPointers_2   | 0x2c   | 32    | W      | Data signal of rowPointers       |                                                                      |
| s_axi_control | numOfRows       | 0x34   | 32    | W      | Data signal of numOfRows         |                                                                      |
| s_axi_control | vector_1        | 0x3c   | 32    | W      | Data signal of vector            |                                                                      |
| s_axi_control | vector_2        | 0x40   | 32    | W      | Data signal of vector            |                                                                      |
| s_axi_control | output_r_1      | 0x48   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2      | 0x4c   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+-------------+
| Argument      | Direction | Datatype    |
+---------------+-----------+-------------+
| values        | in        | int*        |
| columnIndexes | in        | ap_uint<5>* |
| rowPointers   | in        | ap_uint<9>* |
| numOfRows     | in        | ap_uint<5>  |
| vector        | in        | int*        |
| output        | out       | int*        |
+---------------+-----------+-------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| values        | m_axi_gmem0   | interface |          | channel=0                                 |
| values        | s_axi_control | register  | offset   | name=values_1 offset=0x10 range=32        |
| values        | s_axi_control | register  | offset   | name=values_2 offset=0x14 range=32        |
| columnIndexes | m_axi_gmem1   | interface |          | channel=0                                 |
| columnIndexes | s_axi_control | register  | offset   | name=columnIndexes_1 offset=0x1c range=32 |
| columnIndexes | s_axi_control | register  | offset   | name=columnIndexes_2 offset=0x20 range=32 |
| rowPointers   | m_axi_gmem2   | interface |          | channel=0                                 |
| rowPointers   | s_axi_control | register  | offset   | name=rowPointers_1 offset=0x28 range=32   |
| rowPointers   | s_axi_control | register  | offset   | name=rowPointers_2 offset=0x2c range=32   |
| numOfRows     | s_axi_control | register  |          | name=numOfRows offset=0x34 range=32       |
| vector        | m_axi_gmem3   | interface |          | channel=0                                 |
| vector        | s_axi_control | register  | offset   | name=vector_1 offset=0x3c range=32        |
| vector        | s_axi_control | register  | offset   | name=vector_2 offset=0x40 range=32        |
| output        | m_axi_gmem4   | interface |          | channel=0                                 |
| output        | s_axi_control | register  | offset   | name=output_r_1 offset=0x48 range=32      |
| output        | s_axi_control | register  | offset   | name=output_r_2 offset=0x4c range=32      |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+--------------------+----------------+
| HW Interface | Direction | Length   | Width | Loop               | Loop Location  |
+--------------+-----------+----------+-------+--------------------+----------------+
| m_axi_gmem0  | read      | variable | 32    | spmv_loop_internal | SpMV.cpp:37:32 |
| m_axi_gmem1  | read      | variable | 8     | spmv_loop_internal | SpMV.cpp:37:32 |
| m_axi_gmem4  | write     | 10       | 32    |                    |                |
+--------------+-----------+----------+-------+--------------------+----------------+

* All M_AXI Variable Accesses
+--------------+---------------+-----------------+-----------+--------------+----------+--------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable      | Access Location | Direction | Burst Status | Length   | Loop               | Loop Location  | Resolution | Problem                                                                                               |
+--------------+---------------+-----------------+-----------+--------------+----------+--------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | values        | SpMV.cpp:40:21  | read      | Inferred     | variable | spmv_loop_internal | SpMV.cpp:37:32 |            |                                                                                                       |
| m_axi_gmem1  | columnIndexes | SpMV.cpp:42:44  | read      | Inferred     | variable | spmv_loop_internal | SpMV.cpp:37:32 |            |                                                                                                       |
| m_axi_gmem3  | vector        | SpMV.cpp:44:36  | read      | Fail         |          | spmv_loop_internal | SpMV.cpp:37:32 | 214-229    | Could not analyze pattern                                                                             |
| m_axi_gmem4  | output        | SpMV.cpp:52:19  | write     | Widen Fail   |          |                    |                | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem4  | output        | SpMV.cpp:52:19  | write     | Inferred     | 10       |                    |                |            |                                                                                                       |
+--------------+---------------+-----------------+-----------+--------------+----------+--------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------------+--------+----------+---------+
| Name                                 | DSP | Pragma | Variable       | Op     | Impl     | Latency |
+--------------------------------------+-----+--------+----------------+--------+----------+---------+
| + SpMV                               | 3   |        |                |        |          |         |
|   icmp_ln35_fu_1136_p2               |     |        | icmp_ln35      | seteq  | auto     | 0       |
|   grp_fu_1001_p2                     |     |        | empty          | add    | fabric   | 0       |
|   icmp_ln37_fu_1186_p2               |     |        | icmp_ln37      | setgt  | auto     | 0       |
|   select_ln37_2_fu_1190_p3           |     |        | select_ln37_2  | select | auto_sel | 0       |
|   sub_ln37_fu_1200_p2                |     |        | sub_ln37       | sub    | fabric   | 0       |
|   icmp_ln37_1_fu_1210_p2             |     |        | icmp_ln37_1    | setgt  | auto     | 0       |
|   select_ln37_1_fu_1216_p3           |     |        | select_ln37_1  | select | auto_sel | 0       |
|   add_ln37_fu_1235_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|   add_ln37_1_fu_1250_p2              |     |        | add_ln37_1     | add    | fabric   | 0       |
|   icmp_ln35_1_fu_1289_p2             |     |        | icmp_ln35_1    | seteq  | auto     | 0       |
|   grp_fu_1001_p2                     |     |        | add_ln37_2     | add    | fabric   | 0       |
|   grp_fu_1016_p2                     |     |        | empty_41       | add    | fabric   | 0       |
|   icmp_ln37_2_fu_1329_p2             |     |        | icmp_ln37_2    | setgt  | auto     | 0       |
|   select_ln37_fu_1333_p3             |     |        | select_ln37    | select | auto_sel | 0       |
|   sub_ln37_1_fu_1343_p2              |     |        | sub_ln37_1     | sub    | fabric   | 0       |
|   icmp_ln37_3_fu_1353_p2             |     |        | icmp_ln37_3    | setgt  | auto     | 0       |
|   select_ln37_3_fu_1359_p3           |     |        | select_ln37_3  | select | auto_sel | 0       |
|   add_ln37_3_fu_1378_p2              |     |        | add_ln37_3     | add    | fabric   | 0       |
|   add_ln37_4_fu_1393_p2              |     |        | add_ln37_4     | add    | fabric   | 0       |
|   icmp_ln35_2_fu_1423_p2             |     |        | icmp_ln35_2    | setgt  | auto     | 0       |
|   grp_fu_1016_p2                     |     |        | add_ln37_5     | add    | fabric   | 0       |
|   grp_fu_1031_p2                     |     |        | empty_45       | add    | fabric   | 0       |
|   icmp_ln37_4_fu_1462_p2             |     |        | icmp_ln37_4    | setgt  | auto     | 0       |
|   select_ln37_4_fu_1466_p3           |     |        | select_ln37_4  | select | auto_sel | 0       |
|   sub_ln37_2_fu_1476_p2              |     |        | sub_ln37_2     | sub    | fabric   | 0       |
|   icmp_ln37_5_fu_1486_p2             |     |        | icmp_ln37_5    | setgt  | auto     | 0       |
|   select_ln37_5_fu_1492_p3           |     |        | select_ln37_5  | select | auto_sel | 0       |
|   add_ln37_6_fu_1511_p2              |     |        | add_ln37_6     | add    | fabric   | 0       |
|   add_ln37_7_fu_1526_p2              |     |        | add_ln37_7     | add    | fabric   | 0       |
|   icmp_ln35_3_fu_1565_p2             |     |        | icmp_ln35_3    | seteq  | auto     | 0       |
|   grp_fu_1031_p2                     |     |        | add_ln37_8     | add    | fabric   | 0       |
|   grp_fu_1046_p2                     |     |        | empty_49       | add    | fabric   | 0       |
|   icmp_ln37_6_fu_1605_p2             |     |        | icmp_ln37_6    | setgt  | auto     | 0       |
|   select_ln37_6_fu_1609_p3           |     |        | select_ln37_6  | select | auto_sel | 0       |
|   sub_ln37_3_fu_1619_p2              |     |        | sub_ln37_3     | sub    | fabric   | 0       |
|   icmp_ln37_7_fu_1629_p2             |     |        | icmp_ln37_7    | setgt  | auto     | 0       |
|   select_ln37_7_fu_1635_p3           |     |        | select_ln37_7  | select | auto_sel | 0       |
|   add_ln37_9_fu_1654_p2              |     |        | add_ln37_9     | add    | fabric   | 0       |
|   add_ln37_10_fu_1669_p2             |     |        | add_ln37_10    | add    | fabric   | 0       |
|   icmp_ln35_4_fu_1699_p2             |     |        | icmp_ln35_4    | setgt  | auto     | 0       |
|   grp_fu_1046_p2                     |     |        | add_ln37_11    | add    | fabric   | 0       |
|   grp_fu_1061_p2                     |     |        | empty_53       | add    | fabric   | 0       |
|   icmp_ln37_8_fu_1738_p2             |     |        | icmp_ln37_8    | setgt  | auto     | 0       |
|   select_ln37_8_fu_1742_p3           |     |        | select_ln37_8  | select | auto_sel | 0       |
|   sub_ln37_4_fu_1752_p2              |     |        | sub_ln37_4     | sub    | fabric   | 0       |
|   icmp_ln37_9_fu_1762_p2             |     |        | icmp_ln37_9    | setgt  | auto     | 0       |
|   select_ln37_9_fu_1768_p3           |     |        | select_ln37_9  | select | auto_sel | 0       |
|   add_ln37_12_fu_1787_p2             |     |        | add_ln37_12    | add    | fabric   | 0       |
|   add_ln37_13_fu_1802_p2             |     |        | add_ln37_13    | add    | fabric   | 0       |
|   icmp_ln35_5_fu_1832_p2             |     |        | icmp_ln35_5    | setgt  | auto     | 0       |
|   grp_fu_1061_p2                     |     |        | add_ln37_14    | add    | fabric   | 0       |
|   grp_fu_1076_p2                     |     |        | empty_57       | add    | fabric   | 0       |
|   icmp_ln37_10_fu_1871_p2            |     |        | icmp_ln37_10   | setgt  | auto     | 0       |
|   select_ln37_10_fu_1875_p3          |     |        | select_ln37_10 | select | auto_sel | 0       |
|   sub_ln37_5_fu_1885_p2              |     |        | sub_ln37_5     | sub    | fabric   | 0       |
|   icmp_ln37_11_fu_1895_p2            |     |        | icmp_ln37_11   | setgt  | auto     | 0       |
|   select_ln37_11_fu_1901_p3          |     |        | select_ln37_11 | select | auto_sel | 0       |
|   add_ln37_15_fu_1920_p2             |     |        | add_ln37_15    | add    | fabric   | 0       |
|   add_ln37_16_fu_1935_p2             |     |        | add_ln37_16    | add    | fabric   | 0       |
|   icmp_ln35_6_fu_1965_p2             |     |        | icmp_ln35_6    | setgt  | auto     | 0       |
|   grp_fu_1076_p2                     |     |        | add_ln37_17    | add    | fabric   | 0       |
|   grp_fu_1091_p2                     |     |        | empty_61       | add    | fabric   | 0       |
|   icmp_ln37_12_fu_2004_p2            |     |        | icmp_ln37_12   | setgt  | auto     | 0       |
|   select_ln37_12_fu_2008_p3          |     |        | select_ln37_12 | select | auto_sel | 0       |
|   sub_ln37_6_fu_2018_p2              |     |        | sub_ln37_6     | sub    | fabric   | 0       |
|   icmp_ln37_13_fu_2028_p2            |     |        | icmp_ln37_13   | setgt  | auto     | 0       |
|   select_ln37_13_fu_2034_p3          |     |        | select_ln37_13 | select | auto_sel | 0       |
|   add_ln37_18_fu_2053_p2             |     |        | add_ln37_18    | add    | fabric   | 0       |
|   add_ln37_19_fu_2068_p2             |     |        | add_ln37_19    | add    | fabric   | 0       |
|   icmp_ln35_7_fu_2107_p2             |     |        | icmp_ln35_7    | seteq  | auto     | 0       |
|   grp_fu_1091_p2                     |     |        | add_ln37_20    | add    | fabric   | 0       |
|   grp_fu_1106_p2                     |     |        | empty_65       | add    | fabric   | 0       |
|   icmp_ln37_14_fu_2147_p2            |     |        | icmp_ln37_14   | setgt  | auto     | 0       |
|   select_ln37_14_fu_2151_p3          |     |        | select_ln37_14 | select | auto_sel | 0       |
|   sub_ln37_7_fu_2161_p2              |     |        | sub_ln37_7     | sub    | fabric   | 0       |
|   icmp_ln37_15_fu_2171_p2            |     |        | icmp_ln37_15   | setgt  | auto     | 0       |
|   select_ln37_15_fu_2177_p3          |     |        | select_ln37_15 | select | auto_sel | 0       |
|   add_ln37_21_fu_2196_p2             |     |        | add_ln37_21    | add    | fabric   | 0       |
|   add_ln37_22_fu_2211_p2             |     |        | add_ln37_22    | add    | fabric   | 0       |
|   icmp_ln35_8_fu_2241_p2             |     |        | icmp_ln35_8    | setgt  | auto     | 0       |
|   grp_fu_1106_p2                     |     |        | add_ln37_23    | add    | fabric   | 0       |
|   grp_fu_1121_p2                     |     |        | empty_69       | add    | fabric   | 0       |
|   icmp_ln37_16_fu_2280_p2            |     |        | icmp_ln37_16   | setgt  | auto     | 0       |
|   select_ln37_16_fu_2284_p3          |     |        | select_ln37_16 | select | auto_sel | 0       |
|   sub_ln37_8_fu_2294_p2              |     |        | sub_ln37_8     | sub    | fabric   | 0       |
|   icmp_ln37_17_fu_2304_p2            |     |        | icmp_ln37_17   | setgt  | auto     | 0       |
|   select_ln37_17_fu_2310_p3          |     |        | select_ln37_17 | select | auto_sel | 0       |
|   add_ln37_24_fu_2329_p2             |     |        | add_ln37_24    | add    | fabric   | 0       |
|   add_ln37_25_fu_2344_p2             |     |        | add_ln37_25    | add    | fabric   | 0       |
|   icmp_ln35_9_fu_2374_p2             |     |        | icmp_ln35_9    | setgt  | auto     | 0       |
|   grp_fu_1121_p2                     |     |        | add_ln37_26    | add    | fabric   | 0       |
|   empty_73_fu_2389_p2                |     |        | empty_73       | add    | fabric   | 0       |
|   icmp_ln37_18_fu_2454_p2            |     |        | icmp_ln37_18   | setgt  | auto     | 0       |
|   select_ln37_18_fu_2458_p3          |     |        | select_ln37_18 | select | auto_sel | 0       |
|   sub_ln37_9_fu_2468_p2              |     |        | sub_ln37_9     | sub    | fabric   | 0       |
|   icmp_ln37_19_fu_2478_p2            |     |        | icmp_ln37_19   | setgt  | auto     | 0       |
|   select_ln37_19_fu_2484_p3          |     |        | select_ln37_19 | select | auto_sel | 0       |
|   add_ln37_27_fu_2433_p2             |     |        | add_ln37_27    | add    | fabric   | 0       |
|   add_ln37_28_fu_2492_p2             |     |        | add_ln37_28    | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal  | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_8_fu_247_p2                   |     |        | sum_8          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal1 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_fu_247_p2                     |     |        | sum            | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal2 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_fu_247_p2                     |     |        | sum            | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal3 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_7_fu_247_p2                   |     |        | sum_7          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal4 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_6_fu_247_p2                   |     |        | sum_6          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal5 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_5_fu_247_p2                   |     |        | sum_5          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal6 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_4_fu_247_p2                   |     |        | sum_4          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal7 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_3_fu_247_p2                   |     |        | sum_3          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal8 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_2_fu_247_p2                   |     |        | sum_2          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal9 | 0   |        |                |        |          |         |
|    icmp_ln37_fu_176_p2               |     |        | icmp_ln37      | setlt  | auto     | 0       |
|    add_ln44_fu_213_p2                |     |        | add_ln44       | add    | fabric   | 0       |
|    sum_1_fu_247_p2                   |     |        | sum_1          | add    | fabric   | 0       |
|    add_ln37_fu_181_p2                |     |        | add_ln37       | add    | fabric   | 0       |
+--------------------------------------+-----+--------+----------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + SpMV            |           |           | 8    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U   | interface | m_axi     | 2    |      |        |          |      |         |                  |
|   gmem1_m_axi_U   | interface | m_axi     | 1    |      |        |          |      |         |                  |
|   gmem2_m_axi_U   | interface | m_axi     | 1    |      |        |          |      |         |                  |
|   gmem3_m_axi_U   | interface | m_axi     | 2    |      |        |          |      |         |                  |
|   gmem4_m_axi_U   | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------------------------+------------------------------------+
| Type      | Options                                                                           | Location                           |
+-----------+-----------------------------------------------------------------------------------+------------------------------------+
| interface | mode=m_axi port=values bundle=gmem0 offset=slave depth=values_depth               | SpMV.cpp:15 in spmv, values        |
| interface | mode=m_axi port=columnIndexes bundle=gmem1 offset=slave depth=columnIndexes_depth | SpMV.cpp:16 in spmv, columnIndexes |
| interface | mode=m_axi port=rowPointers bundle=gmem2 offset=slave depth=rowPointers_depth     | SpMV.cpp:17 in spmv, rowPointers   |
| interface | mode=m_axi port=vector bundle=gmem3 offset=slave depth=vector_depth               | SpMV.cpp:18 in spmv, vector        |
| interface | mode=m_axi port=output bundle=gmem4 offset=slave depth=output_depth               | SpMV.cpp:19 in spmv, output        |
| interface | s_axilite port=values bundle=control                                              | SpMV.cpp:21 in spmv, values        |
| interface | s_axilite port=columnIndexes bundle=control                                       | SpMV.cpp:22 in spmv, columnIndexes |
| interface | s_axilite port=rowPointers bundle=control                                         | SpMV.cpp:23 in spmv, rowPointers   |
| interface | s_axilite port=numOfRows bundle=control                                           | SpMV.cpp:24 in spmv, numOfRows     |
| interface | s_axilite port=vector bundle=control                                              | SpMV.cpp:25 in spmv, vector        |
| interface | s_axilite port=output bundle=control                                              | SpMV.cpp:26 in spmv, output        |
| interface | s_axilite port=return bundle=control                                              | SpMV.cpp:28 in spmv, return        |
| unroll    |                                                                                   | SpMV.cpp:31 in spmv                |
| pipeline  | II=1                                                                              | SpMV.cpp:38 in spmv                |
+-----------+-----------------------------------------------------------------------------------+------------------------------------+


