<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MS1553_Interface.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MS1553_Controller.ngr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="MS1553_Controller.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SFR_Address_Decoder.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="System.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="System.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="System.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="System.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="System.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="System.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="System.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="System.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="System.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="System.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="System.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="System.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="System.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="System.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="System.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="System.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="System.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="System.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="System.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="System.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="System.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="System.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="System_System_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="System_System_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="System_System_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="System_System_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="System_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="System_cs.ngc"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="System_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="System_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="System_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="System_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="System_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="System_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="System_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="System_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="System_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="System_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="System_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="System_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="System_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="System_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="System_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="System_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ibuf7.spl"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/Clock.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/Clock.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/Clock.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/Clock/Clock.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/Clock/example_design/Clock_exdes.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sfr_8_input.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sfr_8_input.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sfr_8_output.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sfr_8_output.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sfr_8_output_pulse.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sfr_8_output_pulse.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="system.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="system.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="system.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="tri_buf_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IMPACT_MISC" xil_pn:name="xilinx.sys"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1352731654" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1352731654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353006370" xil_pn:in_ck="-366131825017859490" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1353006370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DelayModule.vhd"/>
      <outfile xil_pn:name="Latch.vhd"/>
      <outfile xil_pn:name="Latch16Bit.vhd"/>
      <outfile xil_pn:name="Latch8Bit.vhd"/>
      <outfile xil_pn:name="MEM_SEL_ENA.vhd"/>
      <outfile xil_pn:name="MS1553_Controller_TB.vhd"/>
      <outfile xil_pn:name="MS1553_Reset_Pulse_Gen.vhd"/>
      <outfile xil_pn:name="MS1553_Reset_Pulse_Gen_TB.vhd"/>
      <outfile xil_pn:name="MS1553_master.vhd"/>
      <outfile xil_pn:name="MS1553_master_TB.vhd"/>
      <outfile xil_pn:name="Mem8085_Controller.vhd"/>
      <outfile xil_pn:name="SFR_Address_Decoder.vhd"/>
      <outfile xil_pn:name="SFR_CONFIG.vhd"/>
      <outfile xil_pn:name="SFR_STATUS.vhd"/>
      <outfile xil_pn:name="SFR_TRIG.vhd"/>
      <outfile xil_pn:name="System_TB.vhd"/>
      <outfile xil_pn:name="convers_c.vhd"/>
      <outfile xil_pn:name="holt_initializer.vhd"/>
      <outfile xil_pn:name="holt_initializer_TB.vhd"/>
      <outfile xil_pn:name="holt_mem_trans.vhd"/>
      <outfile xil_pn:name="i8085_c.vhd"/>
      <outfile xil_pn:name="i8085_testbench.vhd"/>
      <outfile xil_pn:name="mem_trans_reader.vhd"/>
      <outfile xil_pn:name="mem_trans_writer.vhd"/>
      <outfile xil_pn:name="sfr8input_testbench.vhd"/>
      <outfile xil_pn:name="sfr_8_input.vhd"/>
      <outfile xil_pn:name="sfr_8_output.vhd"/>
      <outfile xil_pn:name="sfr_8_output_pulse.vhd"/>
      <outfile xil_pn:name="sfr_8_outputpulse_testbench.vhd"/>
      <outfile xil_pn:name="srf8_output_testbench.vhd"/>
      <outfile xil_pn:name="tri_buf_8.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352731681" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-485926970387652681" xil_pn:start_ts="1352731681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1353006223" xil_pn:in_ck="3180090168961018574" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3185794803335620939" xil_pn:start_ts="1353006219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MS1553_Controller.vhf"/>
      <outfile xil_pn:name="System.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1353006223" xil_pn:in_ck="-5467467483282385453" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2361169685954782061" xil_pn:start_ts="1353006223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/Clock.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Clock/example_design/Clock_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1353006376" xil_pn:in_ck="8078629205768527917" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1353006375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DelayModule.vhd"/>
      <outfile xil_pn:name="Latch.vhd"/>
      <outfile xil_pn:name="Latch16Bit.vhd"/>
      <outfile xil_pn:name="Latch8Bit.vhd"/>
      <outfile xil_pn:name="MEM_SEL_ENA.vhd"/>
      <outfile xil_pn:name="MS1553_Controller.vhf"/>
      <outfile xil_pn:name="MS1553_Controller_TB.vhd"/>
      <outfile xil_pn:name="MS1553_Reset_Pulse_Gen.vhd"/>
      <outfile xil_pn:name="MS1553_Reset_Pulse_Gen_TB.vhd"/>
      <outfile xil_pn:name="MS1553_master.vhd"/>
      <outfile xil_pn:name="MS1553_master_TB.vhd"/>
      <outfile xil_pn:name="Mem8085_Controller.vhd"/>
      <outfile xil_pn:name="SFR_Address_Decoder.vhd"/>
      <outfile xil_pn:name="SFR_CONFIG.vhd"/>
      <outfile xil_pn:name="SFR_STATUS.vhd"/>
      <outfile xil_pn:name="SFR_TRIG.vhd"/>
      <outfile xil_pn:name="System.vhf"/>
      <outfile xil_pn:name="System_TB.vhd"/>
      <outfile xil_pn:name="convers_c.vhd"/>
      <outfile xil_pn:name="holt_initializer.vhd"/>
      <outfile xil_pn:name="holt_initializer_TB.vhd"/>
      <outfile xil_pn:name="holt_mem_trans.vhd"/>
      <outfile xil_pn:name="i8085_c.vhd"/>
      <outfile xil_pn:name="i8085_testbench.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Clock.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Clock/example_design/Clock_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Memory.vhd"/>
      <outfile xil_pn:name="mem_trans_reader.vhd"/>
      <outfile xil_pn:name="mem_trans_writer.vhd"/>
      <outfile xil_pn:name="sfr8input_testbench.vhd"/>
      <outfile xil_pn:name="sfr_8_input.vhd"/>
      <outfile xil_pn:name="sfr_8_output.vhd"/>
      <outfile xil_pn:name="sfr_8_output_pulse.vhd"/>
      <outfile xil_pn:name="sfr_8_outputpulse_testbench.vhd"/>
      <outfile xil_pn:name="srf8_output_testbench.vhd"/>
      <outfile xil_pn:name="tri_buf_8.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1353006417" xil_pn:in_ck="8078629205768527917" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5040367080409080888" xil_pn:start_ts="1353006376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="System_System_sch_tb_beh.prj"/>
      <outfile xil_pn:name="System_System_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1353006418" xil_pn:in_ck="-1920685089494335542" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2844522551569615179" xil_pn:start_ts="1353006417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="System_System_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1352757954" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1352757954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352945412" xil_pn:in_ck="3180090168961018574" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8571386316571086825" xil_pn:start_ts="1352945406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MS1553_Controller.vhf"/>
      <outfile xil_pn:name="System.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1352945413" xil_pn:in_ck="-5467467483282385453" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2361169685954782061" xil_pn:start_ts="1352945412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/Clock.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Clock/example_design/Clock_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1352757959" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1352757959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352757959" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2967381958551810603" xil_pn:start_ts="1352757959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352757959" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1352757959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1352757959" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5791436044628378781" xil_pn:start_ts="1352757959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1352945548" xil_pn:in_ck="-3618887348782745153" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5477534438323119291" xil_pn:start_ts="1352945413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MS1553_Controller.ngr"/>
      <outfile xil_pn:name="System.jhd"/>
      <outfile xil_pn:name="System.lso"/>
      <outfile xil_pn:name="System.ngc"/>
      <outfile xil_pn:name="System.ngr"/>
      <outfile xil_pn:name="System.prj"/>
      <outfile xil_pn:name="System.stx"/>
      <outfile xil_pn:name="System.syr"/>
      <outfile xil_pn:name="System.xst"/>
      <outfile xil_pn:name="System_System_sch_tb_beh.prj"/>
      <outfile xil_pn:name="System_System_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="System_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1352945548" xil_pn:in_ck="4027383663119985" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202360769666215" xil_pn:start_ts="1352945548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1352945609" xil_pn:in_ck="-4470617074452257980" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-737264869462259426" xil_pn:start_ts="1352945548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="System.bld"/>
      <outfile xil_pn:name="System.ngd"/>
      <outfile xil_pn:name="System_cs.blc"/>
      <outfile xil_pn:name="System_cs.ngc"/>
      <outfile xil_pn:name="System_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1352945717" xil_pn:in_ck="1958766214479799965" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4807565132092422995" xil_pn:start_ts="1352945609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="System.pcf"/>
      <outfile xil_pn:name="System_map.map"/>
      <outfile xil_pn:name="System_map.mrp"/>
      <outfile xil_pn:name="System_map.ncd"/>
      <outfile xil_pn:name="System_map.ngm"/>
      <outfile xil_pn:name="System_map.xrpt"/>
      <outfile xil_pn:name="System_summary.xml"/>
      <outfile xil_pn:name="System_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1352945829" xil_pn:in_ck="4168570223161767542" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-5071404956225550816" xil_pn:start_ts="1352945717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="System.ncd"/>
      <outfile xil_pn:name="System.pad"/>
      <outfile xil_pn:name="System.par"/>
      <outfile xil_pn:name="System.ptwx"/>
      <outfile xil_pn:name="System.unroutes"/>
      <outfile xil_pn:name="System.xpi"/>
      <outfile xil_pn:name="System_pad.csv"/>
      <outfile xil_pn:name="System_pad.txt"/>
      <outfile xil_pn:name="System_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1352945923" xil_pn:in_ck="4027383663112360" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1352945860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="System.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="system.bgn"/>
      <outfile xil_pn:name="system.bit"/>
      <outfile xil_pn:name="system.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1352767207" xil_pn:in_ck="5512551163962002" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-5324886243551662533" xil_pn:start_ts="1352767203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1352766844" xil_pn:in_ck="5512551163962002" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7525096600467727589" xil_pn:start_ts="1352766834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1352767382" xil_pn:in_ck="5512551163962002" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-737264869462259426" xil_pn:start_ts="1352767381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1352945829" xil_pn:in_ck="1756597788424892697" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1352945807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="System.twr"/>
      <outfile xil_pn:name="System.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
