#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59056980f400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59056980f590 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
L_0x5905698356c0 .functor AND 1, v0x590569859920_0, v0x590569859ba0_0, C4<1>, C4<1>;
L_0x5905698342a0 .functor AND 1, L_0x5905698356c0, v0x59056986d5a0_0, C4<1>, C4<1>;
L_0x59056982f9d0 .functor NOT 1, v0x590569859ba0_0, C4<0>, C4<0>, C4<0>;
L_0x59056981ebd0 .functor NOT 1, v0x590569859920_0, C4<0>, C4<0>, C4<0>;
L_0x590569813e60 .functor OR 1, L_0x59056982f9d0, L_0x59056981ebd0, C4<0>, C4<0>;
L_0x590569813d60 .functor OR 1, L_0x590569813e60, L_0x5905698342a0, C4<0>, C4<0>;
v0x59056986dee0_0 .net *"_ivl_0", 0 0, L_0x5905698356c0;  1 drivers
v0x59056986dfe0_0 .net *"_ivl_4", 0 0, L_0x59056982f9d0;  1 drivers
v0x59056986e0c0_0 .net *"_ivl_6", 0 0, L_0x59056981ebd0;  1 drivers
v0x59056986e1b0_0 .net *"_ivl_8", 0 0, L_0x590569813e60;  1 drivers
v0x59056986e290_0 .var "addr", 31 0;
v0x59056986e350_0 .var "clk", 0 0;
v0x59056986e3f0_0 .net "gnt", 0 0, L_0x59056986f540;  1 drivers
v0x59056986e4c0_0 .net "rdata", 31 0, L_0x59056986f690;  1 drivers
v0x59056986e590_0 .net "ready", 0 0, L_0x590569813d60;  1 drivers
v0x59056986e630_0 .var "req", 0 0;
v0x59056986e700_0 .var "rst", 0 0;
v0x59056986e7a0_0 .net "valid", 0 0, L_0x5905698342a0;  1 drivers
v0x59056986e840_0 .var "valid_q", 0 0;
v0x59056986e8e0_0 .var "wdata", 31 0;
v0x59056986e9a0_0 .var "we", 0 0;
v0x59056986ea70_0 .net "wishbone_ack", 0 0, v0x59056986d5a0_0;  1 drivers
v0x59056986eb60_0 .net "wishbone_addr", 31 0, v0x590569859840_0;  1 drivers
v0x59056986ed60_0 .net "wishbone_cyc", 0 0, v0x590569859920_0;  1 drivers
v0x59056986ee50_0 .net "wishbone_m_data", 31 0, v0x5905698599e0_0;  1 drivers
v0x59056986ef40_0 .net "wishbone_s_data", 31 0, v0x59056986d670_0;  1 drivers
v0x59056986f050_0 .net "wishbone_sel", 3 0, v0x590569859ac0_0;  1 drivers
v0x59056986f160_0 .net "wishbone_stb", 0 0, v0x590569859ba0_0;  1 drivers
v0x59056986f250_0 .net "wishbone_we", 0 0, v0x590569859d20_0;  1 drivers
S_0x59056981bc30 .scope module, "master" "wishbone_master" 3 88, 4 1 0, S_0x59056980f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_RST";
    .port_info 1 /INPUT 1 "i_CLK";
    .port_info 2 /OUTPUT 32 "o_ADDR";
    .port_info 3 /OUTPUT 32 "o_DATA";
    .port_info 4 /INPUT 32 "i_DATA";
    .port_info 5 /OUTPUT 1 "o_WE";
    .port_info 6 /OUTPUT 4 "o_SEL";
    .port_info 7 /OUTPUT 1 "o_STB";
    .port_info 8 /INPUT 1 "i_ACK";
    .port_info 9 /OUTPUT 1 "o_CYC";
    .port_info 10 /OUTPUT 1 "o_TAGN";
    .port_info 11 /INPUT 1 "i_TAGN";
    .port_info 12 /INPUT 1 "i_req";
    .port_info 13 /INPUT 32 "i_addr";
    .port_info 14 /INPUT 32 "i_wdata";
    .port_info 15 /INPUT 1 "i_we";
    .port_info 16 /OUTPUT 32 "o_rdata";
    .port_info 17 /OUTPUT 1 "o_gnt";
P_0x5905698397b0 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x5905698397f0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
enum0x5905697ea550 .enum2/s (32)
   "IDLE" 0,
   "TRANS" 1,
   "WAIT_ACK" 2
 ;
L_0x59056986f540 .functor BUFZ 1, v0x59056986d5a0_0, C4<0>, C4<0>, C4<0>;
L_0x59056986f690 .functor BUFZ 32, v0x59056986d670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5905698353b0_0 .var "addr", 31 0;
v0x590569835450_0 .var "data", 31 0;
v0x590569834c90_0 .net "i_ACK", 0 0, v0x59056986d5a0_0;  alias, 1 drivers
v0x59056982ef10_0 .net "i_CLK", 0 0, v0x59056986e350_0;  1 drivers
v0x59056982faf0_0 .net "i_DATA", 31 0, v0x59056986d670_0;  alias, 1 drivers
v0x590569813cc0_0 .net "i_RST", 0 0, v0x59056986e700_0;  1 drivers
o0x77a183cb7138 .functor BUFZ 1, C4<z>; HiZ drive
v0x590569859360_0 .net "i_TAGN", 0 0, o0x77a183cb7138;  0 drivers
v0x590569859420_0 .net "i_addr", 31 0, v0x59056986e290_0;  1 drivers
v0x590569859500_0 .net "i_req", 0 0, v0x59056986e630_0;  1 drivers
v0x5905698595c0_0 .net "i_wdata", 31 0, v0x59056986e8e0_0;  1 drivers
v0x5905698596a0_0 .net "i_we", 0 0, v0x59056986e9a0_0;  1 drivers
v0x590569859760_0 .var/2s "next_state", 31 0;
v0x590569859840_0 .var "o_ADDR", 31 0;
v0x590569859920_0 .var "o_CYC", 0 0;
v0x5905698599e0_0 .var "o_DATA", 31 0;
v0x590569859ac0_0 .var "o_SEL", 3 0;
v0x590569859ba0_0 .var "o_STB", 0 0;
o0x77a183cb7348 .functor BUFZ 1, C4<z>; HiZ drive
v0x590569859c60_0 .net "o_TAGN", 0 0, o0x77a183cb7348;  0 drivers
v0x590569859d20_0 .var "o_WE", 0 0;
v0x590569859de0_0 .net "o_gnt", 0 0, L_0x59056986f540;  alias, 1 drivers
v0x590569859ea0_0 .net "o_rdata", 31 0, L_0x59056986f690;  alias, 1 drivers
v0x590569859f80_0 .var/2s "state", 31 0;
v0x59056985a060_0 .var "we", 0 0;
E_0x59056980ae10 .event anyedge, v0x590569859f80_0, v0x590569859500_0, v0x590569834c90_0;
E_0x59056980c610 .event anyedge, v0x590569859f80_0, v0x59056985a060_0, v0x5905698353b0_0, v0x590569835450_0;
E_0x59056980ae50 .event posedge, v0x59056982ef10_0;
S_0x59056985a400 .scope module, "slave_0" "wishbone_slave" 3 114, 5 1 0, S_0x59056980f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_RST";
    .port_info 1 /INPUT 1 "i_CLK";
    .port_info 2 /INPUT 32 "i_ADDR";
    .port_info 3 /INPUT 32 "i_DATA";
    .port_info 4 /OUTPUT 32 "o_DATA";
    .port_info 5 /INPUT 1 "i_WE";
    .port_info 6 /INPUT 4 "i_SEL";
    .port_info 7 /INPUT 1 "i_STB";
    .port_info 8 /OUTPUT 1 "o_ACK";
    .port_info 9 /INPUT 1 "i_CYC";
    .port_info 10 /INPUT 1 "i_TAGN";
    .port_info 11 /OUTPUT 1 "o_TAGN";
P_0x59056983c4d0 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
P_0x59056983c510 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x59056986cd70_0 .var "ack", 0 0;
v0x59056986ce50_0 .net "i_ADDR", 31 0, v0x590569859840_0;  alias, 1 drivers
v0x59056986cf10_0 .net "i_CLK", 0 0, v0x59056986e350_0;  alias, 1 drivers
v0x59056986d030_0 .net "i_CYC", 0 0, v0x590569859920_0;  alias, 1 drivers
v0x59056986d0d0_0 .net "i_DATA", 31 0, v0x5905698599e0_0;  alias, 1 drivers
v0x59056986d1c0_0 .net "i_RST", 0 0, v0x59056986e700_0;  alias, 1 drivers
v0x59056986d290_0 .net "i_SEL", 3 0, v0x590569859ac0_0;  alias, 1 drivers
v0x59056986d360_0 .net "i_STB", 0 0, v0x590569859ba0_0;  alias, 1 drivers
o0x77a183cb7a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x59056986d430_0 .net "i_TAGN", 0 0, o0x77a183cb7a98;  0 drivers
v0x59056986d4d0_0 .net "i_WE", 0 0, v0x590569859d20_0;  alias, 1 drivers
v0x59056986d5a0_0 .var "o_ACK", 0 0;
v0x59056986d670_0 .var "o_DATA", 31 0;
o0x77a183cb7ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59056986d740_0 .net "o_TAGN", 0 0, o0x77a183cb7ac8;  0 drivers
v0x59056986d7e0_0 .var "ram_addr", 31 0;
v0x59056986d8b0_0 .var "ram_ce", 0 0;
v0x59056986d980_0 .net "ram_rdata", 31 0, v0x59056986cab0_0;  1 drivers
v0x59056986da50_0 .net "ram_valid", 0 0, v0x59056986cb90_0;  1 drivers
v0x59056986db20_0 .var "ram_wdata", 31 0;
v0x59056986dbf0_0 .var "ram_we", 3 0;
v0x59056986dcc0_0 .var "valid_cycle", 0 0;
v0x59056986dd60_0 .var "valid_req", 0 0;
E_0x5905697e9800/0 .event anyedge, v0x590569859ac0_0, v0x590569859d20_0, v0x590569859840_0, v0x5905698599e0_0;
E_0x5905697e9800/1 .event anyedge, v0x59056986dd60_0, v0x59056986cd70_0;
E_0x5905697e9800 .event/or E_0x5905697e9800/0, E_0x5905697e9800/1;
E_0x59056983b340 .event anyedge, v0x59056986cd70_0, v0x59056986cb90_0, v0x59056986cab0_0;
E_0x59056983c670 .event anyedge, v0x590569859920_0, v0x590569859ba0_0, v0x59056986cb90_0;
S_0x59056985a890 .scope module, "block_ram" "ram" 5 52, 6 1 0, S_0x59056985a400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_CE";
    .port_info 1 /INPUT 1 "i_CLK";
    .port_info 2 /INPUT 32 "i_WDATA";
    .port_info 3 /INPUT 32 "i_ADDR";
    .port_info 4 /INPUT 4 "i_WE";
    .port_info 5 /OUTPUT 32 "o_RDATA";
    .port_info 6 /OUTPUT 1 "o_VALID";
P_0x5905698394b0 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x5905698394f0 .param/l "BYTE_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x590569839530 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
P_0x590569839570 .param/l "N_COLS" 1 6 7, +C4<00000000000000000000000000000100>;
P_0x5905698395b0 .param/l "SRAM_DEPTH" 0 6 5, +C4<00000000000000000000010000000000>;
v0x59056985c4b0_0 .net "i_ADDR", 31 0, v0x59056986d7e0_0;  1 drivers
v0x59056985c5b0_0 .net "i_CE", 0 0, v0x59056986d8b0_0;  1 drivers
v0x59056985c670_0 .net "i_CLK", 0 0, v0x59056986e350_0;  alias, 1 drivers
v0x59056985c740_0 .net "i_WDATA", 31 0, v0x59056986db20_0;  1 drivers
v0x59056985c7e0_0 .net "i_WE", 3 0, v0x59056986dbf0_0;  1 drivers
v0x59056985c910 .array "memory", 1023 0, 31 0;
v0x59056986cab0_0 .var "o_RDATA", 31 0;
v0x59056986cb90_0 .var "o_VALID", 0 0;
S_0x59056985ad10 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 21, 6 21 0, S_0x59056985a890;
 .timescale -9 -12;
v0x5905698354f0_0 .var/i "i", 31 0;
S_0x59056985af70 .scope begin, "MEMORY_READ" "MEMORY_READ" 6 39, 6 39 0, S_0x59056985a890;
 .timescale -9 -12;
S_0x59056985b170 .scope generate, "genblk1[0]" "genblk1[0]" 6 30, 6 30 0, S_0x59056985a890;
 .timescale -9 -12;
P_0x59056985b380 .param/l "i" 1 6 30, +C4<00>;
S_0x59056985b440 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x59056985b170;
 .timescale -9 -12;
S_0x59056985b620 .scope generate, "genblk1[1]" "genblk1[1]" 6 30, 6 30 0, S_0x59056985a890;
 .timescale -9 -12;
P_0x59056985b820 .param/l "i" 1 6 30, +C4<01>;
S_0x59056985b900 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x59056985b620;
 .timescale -9 -12;
S_0x59056985bae0 .scope generate, "genblk1[2]" "genblk1[2]" 6 30, 6 30 0, S_0x59056985a890;
 .timescale -9 -12;
P_0x59056985bd30 .param/l "i" 1 6 30, +C4<010>;
S_0x59056985be10 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x59056985bae0;
 .timescale -9 -12;
S_0x59056985bff0 .scope generate, "genblk1[3]" "genblk1[3]" 6 30, 6 30 0, S_0x59056985a890;
 .timescale -9 -12;
P_0x59056985c1f0 .param/l "i" 1 6 30, +C4<011>;
S_0x59056985c2d0 .scope begin, "MEMORY_WRITE" "MEMORY_WRITE" 6 31, 6 31 0, S_0x59056985bff0;
 .timescale -9 -12;
    .scope S_0x59056981bc30;
T_0 ;
    %wait E_0x59056980ae50;
    %load/vec4 v0x590569813cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x590569859f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x590569859760_0;
    %assign/vec4 v0x590569859f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x59056981bc30;
T_1 ;
    %wait E_0x59056980ae50;
    %load/vec4 v0x590569859500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x590569859420_0;
    %assign/vec4 v0x5905698353b0_0, 0;
    %load/vec4 v0x5905698595c0_0;
    %assign/vec4 v0x590569835450_0, 0;
    %load/vec4 v0x5905698596a0_0;
    %assign/vec4 v0x59056985a060_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59056981bc30;
T_2 ;
Ewait_0 .event/or E_0x59056980c610, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x590569859f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x590569859920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x590569859ba0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x590569859ac0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x590569859d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x590569859840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5905698599e0_0, 0, 32;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x590569859920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x590569859ba0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x590569859ac0_0, 0, 4;
    %load/vec4 v0x59056985a060_0;
    %store/vec4 v0x590569859d20_0, 0, 1;
    %load/vec4 v0x5905698353b0_0;
    %store/vec4 v0x590569859840_0, 0, 32;
    %load/vec4 v0x590569835450_0;
    %store/vec4 v0x5905698599e0_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x590569859920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x590569859ba0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x590569859ac0_0, 0, 4;
    %load/vec4 v0x59056985a060_0;
    %store/vec4 v0x590569859d20_0, 0, 1;
    %load/vec4 v0x5905698353b0_0;
    %store/vec4 v0x590569859840_0, 0, 32;
    %load/vec4 v0x590569835450_0;
    %store/vec4 v0x5905698599e0_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59056981bc30;
T_3 ;
Ewait_1 .event/or E_0x59056980ae10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x590569859f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x590569859760_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x590569859500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x590569859760_0, 0, 32;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x590569859760_0, 0, 32;
    %load/vec4 v0x590569834c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x590569859760_0, 0, 32;
T_3.7 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x590569859760_0, 0, 32;
    %load/vec4 v0x590569834c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x590569859760_0, 0, 32;
T_3.9 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x59056985b170;
T_4 ;
    %wait E_0x59056980ae50;
    %fork t_1, S_0x59056985b440;
    %jmp t_0;
    .scope S_0x59056985b440;
t_1 ;
    %load/vec4 v0x59056985c5b0_0;
    %load/vec4 v0x59056985c7e0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x59056985c740_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x59056985c4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59056985c910, 0, 4;
T_4.0 ;
    %end;
    .scope S_0x59056985b170;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59056985b620;
T_5 ;
    %wait E_0x59056980ae50;
    %fork t_3, S_0x59056985b900;
    %jmp t_2;
    .scope S_0x59056985b900;
t_3 ;
    %load/vec4 v0x59056985c5b0_0;
    %load/vec4 v0x59056985c7e0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x59056985c740_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x59056985c4b0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x59056985c910, 4, 5;
T_5.0 ;
    %end;
    .scope S_0x59056985b620;
t_2 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59056985bae0;
T_6 ;
    %wait E_0x59056980ae50;
    %fork t_5, S_0x59056985be10;
    %jmp t_4;
    .scope S_0x59056985be10;
t_5 ;
    %load/vec4 v0x59056985c5b0_0;
    %load/vec4 v0x59056985c7e0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x59056985c740_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x59056985c4b0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x59056985c910, 4, 5;
T_6.0 ;
    %end;
    .scope S_0x59056985bae0;
t_4 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59056985bff0;
T_7 ;
    %wait E_0x59056980ae50;
    %fork t_7, S_0x59056985c2d0;
    %jmp t_6;
    .scope S_0x59056985c2d0;
t_7 ;
    %load/vec4 v0x59056985c5b0_0;
    %load/vec4 v0x59056985c7e0_0;
    %parti/s 1, 3, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x59056985c740_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x59056985c4b0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x59056985c910, 4, 5;
T_7.0 ;
    %end;
    .scope S_0x59056985bff0;
t_6 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59056985a890;
T_8 ;
    %fork t_9, S_0x59056985ad10;
    %jmp t_8;
    .scope S_0x59056985ad10;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5905698354f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5905698354f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5905698354f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59056985c910, 0, 4;
    %load/vec4 v0x5905698354f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5905698354f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x59056985a890;
t_8 %join;
    %end;
    .thread T_8;
    .scope S_0x59056985a890;
T_9 ;
    %wait E_0x59056980ae50;
    %fork t_11, S_0x59056985af70;
    %jmp t_10;
    .scope S_0x59056985af70;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986cab0_0, 0;
    %load/vec4 v0x59056985c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x59056985c4b0_0;
    %load/vec4a v0x59056985c910, 4;
    %assign/vec4 v0x59056986cab0_0, 0;
T_9.0 ;
    %end;
    .scope S_0x59056985a890;
t_10 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59056985a890;
T_10 ;
    %wait E_0x59056980ae50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986cb90_0, 0;
    %load/vec4 v0x59056985c5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986cb90_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x59056985a400;
T_11 ;
Ewait_2 .event/or E_0x59056983c670, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x59056986d030_0;
    %store/vec4 v0x59056986dcc0_0, 0, 1;
    %load/vec4 v0x59056986dcc0_0;
    %load/vec4 v0x59056986d360_0;
    %and;
    %store/vec4 v0x59056986dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59056986cd70_0, 0, 1;
    %load/vec4 v0x59056986dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x59056986da50_0;
    %store/vec4 v0x59056986cd70_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x59056985a400;
T_12 ;
Ewait_3 .event/or E_0x59056983b340, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x59056986cd70_0;
    %store/vec4 v0x59056986d5a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59056986d670_0, 0, 32;
    %load/vec4 v0x59056986da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x59056986d980_0;
    %store/vec4 v0x59056986d670_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x59056985a400;
T_13 ;
Ewait_4 .event/or E_0x5905697e9800, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x59056986d290_0;
    %load/vec4 v0x59056986d4d0_0;
    %replicate 4;
    %and;
    %store/vec4 v0x59056986dbf0_0, 0, 4;
    %load/vec4 v0x59056986ce50_0;
    %store/vec4 v0x59056986d7e0_0, 0, 32;
    %load/vec4 v0x59056986d0d0_0;
    %store/vec4 v0x59056986db20_0, 0, 32;
    %load/vec4 v0x59056986dd60_0;
    %load/vec4 v0x59056986cd70_0;
    %inv;
    %and;
    %store/vec4 v0x59056986d8b0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x59056980f590;
T_14 ;
    %wait E_0x59056980ae50;
    %load/vec4 v0x59056986ed60_0;
    %load/vec4 v0x59056986f160_0;
    %and;
    %load/vec4 v0x59056986ea70_0;
    %and;
    %store/vec4 v0x59056986e840_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59056980f590;
T_15 ;
    %vpi_call/w 3 32 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59056980f590 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986e700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e350_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 287454020, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 1432778632, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59056986e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59056986e9a0_0, 0;
    %delay 100000000, 0;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x59056980f590;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v0x59056986e350_0;
    %inv;
    %store/vec4 v0x59056986e350_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.v";
    "rtl/wishbone_master.sv";
    "rtl/wishbone_slave.sv";
    "rtl/ram.sv";
