Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 05:16:15 2019
| Host         : travis-job-7af23ce7-8b08-4b4f-b3ac-2346e3adec7f running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    60 |
| Unused register locations in slices containing registers |   167 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           32 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             147 |           54 |
| Yes          | No                    | No                     |               6 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             482 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
| Clock Signal |                              Enable Signal                             |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  sys_clk     | soc_spiflash_i_i_1_n_0                                                 | sys_rst                                               |                1 |              1 |
|  clk200_clk  |                                                                        |                                                       |                1 |              1 |
|  sys_clk     |                                                                        | soc_basesoc_sdram_tccdcon_ready_i_1_n_0               |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                      | sys_rst                                               |                1 |              1 |
|  sys_clk     | soc_basesoc_sdram_tfawcon_ready_reg04_in                               | soc_basesoc_sdram_tfawcon_ready_i_1_n_0               |                1 |              1 |
|  clk200_clk  |                                                                        | vns_xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     |                                                                        | vns_xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     | vns_multiplexer_next_state                                             | sys_rst                                               |                1 |              4 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1_n_0   | sys_rst                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                            | sys_rst                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                            | sys_rst                                               |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_phy_sink_ready1290_out                                | soc_basesoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                            | sys_rst                                               |                1 |              4 |
|  sys_clk     | soc_basesoc_sdram_time1[3]_i_1_n_0                                     | sys_rst                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                            | sys_rst                                               |                2 |              4 |
|  clk200_clk  | soc_reset_counter[3]_i_1_n_0                                           | clk200_rst                                            |                1 |              4 |
|  sys_clk     | soc_basesoc_tag_port_we                                                |                                                       |                1 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                            | sys_rst                                               |                3 |              4 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1_n_0   | sys_rst                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                            | sys_rst                                               |                3 |              4 |
|  sys_clk     | vns_bankmachine0_next_state                                            | sys_rst                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                            | sys_rst                                               |                2 |              4 |
|  sys_clk     | soc_basesoc_sdram_generator_counter[4]_i_1_n_0                         | sys_rst                                               |                1 |              5 |
|  sys_clk     | soc_basesoc_sdram_time0[4]_i_1_n_0                                     | sys_rst                                               |                2 |              5 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_syncfifo_re                                   |                                                       |                1 |              6 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read            | sys_rst                                               |                2 |              7 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read            | sys_rst                                               |                3 |              7 |
|  sys_clk     | soc_dna_cnt[6]_i_1_n_0                                                 | sys_rst                                               |                3 |              7 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_1_n_0 | sys_rst                                               |                2 |              7 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read            | sys_rst                                               |                2 |              7 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_1_n_0 | sys_rst                                               |                2 |              7 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_1_n_0 | sys_rst                                               |                2 |              7 |
|  sys_clk     | soc_basesoc_uart_phy_tx_reg[7]_i_1_n_0                                 | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_spiflash_counter                                                   | sys_rst                                               |                3 |              8 |
|  sys_clk     | soc_spiflash_i                                                         | sys_rst                                               |                2 |              8 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_syncfifo_re                                   | sys_rst                                               |                3 |              9 |
|  sys_clk     | sel                                                                    | soc_basesoc_sdram_timer_count[9]_i_1_n_0              |                3 |             10 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_row                                     | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_row                                     | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_row                                     | sys_rst                                               |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_row                                     | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_row                                     | sys_rst                                               |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_row[13]_i_1_n_0                         | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_row                                     | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_row                                     | sys_rst                                               |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0    | sys_rst                                               |                5 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce                      | sys_rst                                               |                5 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce                      | sys_rst                                               |                5 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce                      | sys_rst                                               |                5 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce                      | sys_rst                                               |                6 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce                      | sys_rst                                               |                5 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce                      | sys_rst                                               |                5 |             16 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_i_1_n_0    | sys_rst                                               |                6 |             16 |
|  sys_clk     | soc_spiflash_sr[31]_i_2_n_0                                            | soc_spiflash_sr[31]_i_1_n_0                           |                7 |             24 |
|  sys_clk     |                                                                        | soc_basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                9 |             31 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0       |                                                       |                4 |             32 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0       |                                                       |                4 |             32 |
|  sys_clk     | soc_dna_status[56]_i_1_n_0                                             | sys_rst                                               |               15 |             57 |
|  sys_clk     |                                                                        | sys_rst                                               |               44 |            115 |
|  sys_clk     |                                                                        |                                                       |               57 |            258 |
+--------------+------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     2 |
| 4      |                    15 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     7 |
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     1 |
| 14     |                     8 |
| 16+    |                    15 |
+--------+-----------------------+


