--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/mooselliot/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12738 paths analyzed, 1748 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.984ns.
--------------------------------------------------------------------------------
Slack:                  13.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_5 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.331 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_5 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.BQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_5
    SLICE_X2Y27.A1       net (fanout=2)        1.205   M_snake_snk_hd_pos[5]
    SLICE_X2Y27.A        Tilo                  0.235   M_aselector_out[6]
                                                       M_aselector_out<5>_mand1
    SLICE_X6Y27.BX       net (fanout=1)        0.916   M_aselector_out<5>_mand1
    SLICE_X6Y27.COUT     Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.932ns (1.874ns logic, 5.058ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.AQ       Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_0
    SLICE_X6Y25.A1       net (fanout=1)        0.991   M_snake_snk_hd_pos[0]
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (2.475ns logic, 4.460ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  13.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.331 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_1 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    SLICE_X2Y26.A6       net (fanout=1)        0.809   M_gamefsm_q_FSM_FFd9_1
    SLICE_X2Y26.A        Tilo                  0.235   M_clogic_alufn[4]
                                                       M_game_opcode<10>1
    SLICE_X6Y26.AX       net (fanout=1)        1.111   M_clogic_alufn[4]
    SLICE_X6Y26.COUT     Taxcy                 0.259   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (2.027ns logic, 4.860ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  13.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.874ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.AQ       Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_0
    SLICE_X6Y25.A1       net (fanout=1)        0.991   M_snake_snk_hd_pos[0]
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.DMUX     Topad                 0.667   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (2.199ns logic, 4.675ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  13.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.331 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_1 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    SLICE_X2Y26.A6       net (fanout=1)        0.809   M_gamefsm_q_FSM_FFd9_1
    SLICE_X2Y26.A        Tilo                  0.235   M_clogic_alufn[4]
                                                       M_game_opcode<10>1
    SLICE_X6Y26.AX       net (fanout=1)        1.111   M_clogic_alufn[4]
    SLICE_X6Y26.DMUX     Taxd                  0.492   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (1.789ns logic, 5.075ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               score/M_score_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.833ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: score/M_score_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.525   M_score_out
                                                       score/M_score_q_0
    SLICE_X6Y25.A4       net (fanout=1)        0.794   M_score_out
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (2.570ns logic, 4.263ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  13.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_8 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_8 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.AQ       Tcko                  0.476   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_8
    SLICE_X6Y30.A2       net (fanout=2)        1.164   M_snake_snk_hd_pos[8]
    SLICE_X6Y30.A        Tilo                  0.235   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out121
    SLICE_X6Y28.AX       net (fanout=1)        0.746   M_aselector_out[8]
    SLICE_X6Y28.COUT     Taxcy                 0.281   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.913ns logic, 4.844ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               score/M_score_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.772ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: score/M_score_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.525   M_score_out
                                                       score/M_score_q_0
    SLICE_X6Y25.A4       net (fanout=1)        0.794   M_score_out
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.DMUX     Topad                 0.667   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.772ns (2.294ns logic, 4.478ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  13.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.331 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4_1 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd4_1
                                                       game/M_gamefsm_q_FSM_FFd4_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   M_gamefsm_q_FSM_FFd4_1
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (2.475ns logic, 4.291ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  13.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               food/M_pos_z_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.331 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: food/M_pos_z_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.AQ       Tcko                  0.430   M_food_food_pos[4]
                                                       food/M_pos_z_q_0
    SLICE_X6Y25.B1       net (fanout=1)        1.173   M_food_food_pos[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (2.240ns logic, 4.493ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_6 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.713ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.331 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_6 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.CQ       Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_6
    SLICE_X2Y27.B3       net (fanout=2)        1.063   M_snake_snk_hd_pos[6]
    SLICE_X2Y27.B        Tilo                  0.235   M_aselector_out[6]
                                                       aselector/Mmux_out101
    SLICE_X6Y27.CX       net (fanout=1)        0.902   M_aselector_out[6]
    SLICE_X6Y27.COUT     Tcxcy                 0.134   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (1.811ns logic, 4.902ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.331 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4_1 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd4_1
                                                       game/M_gamefsm_q_FSM_FFd4_1
    SLICE_X6Y25.A5       net (fanout=1)        0.822   M_gamefsm_q_FSM_FFd4_1
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.DMUX     Topad                 0.667   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.705ns (2.199ns logic, 4.506ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  13.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.687ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.AQ       Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_0
    SLICE_X6Y25.A1       net (fanout=1)        0.991   M_snake_snk_hd_pos[0]
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.AMUX     Tcina                 0.210   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X7Y26.C6       net (fanout=1)        0.759   a[15]_GND_3_o_add_2_OUT[4]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (2.214ns logic, 4.473ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.194 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_2 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_2
    SLICE_X2Y26.A5       net (fanout=1)        0.615   M_gamefsm_q_FSM_FFd7_2
    SLICE_X2Y26.A        Tilo                  0.235   M_clogic_alufn[4]
                                                       M_game_opcode<10>1
    SLICE_X6Y26.AX       net (fanout=1)        1.111   M_clogic_alufn[4]
    SLICE_X6Y26.COUT     Taxcy                 0.259   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (2.027ns logic, 4.666ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.AQ       Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_0
    SLICE_X6Y25.A1       net (fanout=1)        0.991   M_snake_snk_hd_pos[0]
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y26.A4       net (fanout=2)        0.477   M_aselector_out[0]
    SLICE_X6Y26.COUT     Topcya                0.495   M_food_food_pos[10]
                                                       M_aselector_out[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (2.263ns logic, 4.408ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  13.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               food/M_pos_z_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.331 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: food/M_pos_z_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.AQ       Tcko                  0.430   M_food_food_pos[4]
                                                       food/M_pos_z_q_0
    SLICE_X6Y25.B1       net (fanout=1)        1.173   M_food_food_pos[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.DMUX     Topad                 0.667   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (1.964ns logic, 4.708ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  13.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.670ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.194 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_2 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.BQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_2
    SLICE_X2Y26.A5       net (fanout=1)        0.615   M_gamefsm_q_FSM_FFd7_2
    SLICE_X2Y26.A        Tilo                  0.235   M_clogic_alufn[4]
                                                       M_game_opcode<10>1
    SLICE_X6Y26.AX       net (fanout=1)        1.111   M_clogic_alufn[4]
    SLICE_X6Y26.DMUX     Taxd                  0.492   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (1.789ns logic, 4.881ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.331 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_1 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    SLICE_X2Y26.A6       net (fanout=1)        0.809   M_gamefsm_q_FSM_FFd9_1
    SLICE_X2Y26.A        Tilo                  0.235   M_clogic_alufn[4]
                                                       M_game_opcode<10>1
    SLICE_X6Y26.AX       net (fanout=1)        1.111   M_clogic_alufn[4]
    SLICE_X6Y26.COUT     Taxcy                 0.259   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.AMUX     Tcina                 0.210   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X7Y26.C6       net (fanout=1)        0.759   a[15]_GND_3_o_add_2_OUT[4]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (1.766ns logic, 4.873ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   M_clogic_wescr
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X2Y27.B5       net (fanout=29)       0.970   M_clogic_wescr
    SLICE_X2Y27.B        Tilo                  0.235   M_aselector_out[6]
                                                       aselector/Mmux_out101
    SLICE_X6Y27.CX       net (fanout=1)        0.902   M_aselector_out[6]
    SLICE_X6Y27.COUT     Tcxcy                 0.134   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (1.811ns logic, 4.809ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.194 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_3 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.CQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_3
    SLICE_X2Y27.B4       net (fanout=12)       0.970   M_gamefsm_q_FSM_FFd7_3
    SLICE_X2Y27.B        Tilo                  0.235   M_aselector_out[6]
                                                       aselector/Mmux_out101
    SLICE_X6Y27.CX       net (fanout=1)        0.902   M_aselector_out[6]
    SLICE_X6Y27.COUT     Tcxcy                 0.134   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (1.811ns logic, 4.809ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  13.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   M_clogic_wescr
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X2Y27.A6       net (fanout=29)       0.880   M_clogic_wescr
    SLICE_X2Y27.A        Tilo                  0.235   M_aselector_out[6]
                                                       M_aselector_out<5>_mand1
    SLICE_X6Y27.BX       net (fanout=1)        0.916   M_aselector_out<5>_mand1
    SLICE_X6Y27.COUT     Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.874ns logic, 4.733ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  13.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   M_clogic_wescr
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X6Y30.A3       net (fanout=29)       1.044   M_clogic_wescr
    SLICE_X6Y30.A        Tilo                  0.235   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out121
    SLICE_X6Y28.AX       net (fanout=1)        0.746   M_aselector_out[8]
    SLICE_X6Y28.COUT     Taxcy                 0.281   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (1.867ns logic, 4.724ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.AQ       Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_0
    SLICE_X6Y25.A1       net (fanout=1)        0.991   M_snake_snk_hd_pos[0]
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y26.A4       net (fanout=2)        0.477   M_aselector_out[0]
    SLICE_X6Y26.DMUX     Topad                 0.669   M_food_food_pos[10]
                                                       M_aselector_out[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X7Y26.C2       net (fanout=1)        0.964   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.589ns (1.966ns logic, 4.623ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  13.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.194 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_3 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y26.CQ       Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_3
    SLICE_X2Y27.A5       net (fanout=12)       0.863   M_gamefsm_q_FSM_FFd7_3
    SLICE_X2Y27.A        Tilo                  0.235   M_aselector_out[6]
                                                       M_aselector_out<5>_mand1
    SLICE_X6Y27.BX       net (fanout=1)        0.916   M_aselector_out<5>_mand1
    SLICE_X6Y27.COUT     Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (1.874ns logic, 4.716ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               score/M_score_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: score/M_score_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.525   M_score_out
                                                       score/M_score_q_0
    SLICE_X6Y25.A4       net (fanout=1)        0.794   M_score_out
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y25.B6       net (fanout=2)        0.149   M_aselector_out[0]
    SLICE_X6Y25.B        Tilo                  0.235   M_food_food_pos[9]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
    SLICE_X6Y26.A5       net (fanout=1)        0.380   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.AMUX     Tcina                 0.210   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X7Y26.C6       net (fanout=1)        0.759   a[15]_GND_3_o_add_2_OUT[4]
    SLICE_X7Y26.C        Tilo                  0.259   M_clogic_wescr
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A2       net (fanout=5)        1.353   aluout[15]_GND_13_o_equal_5_o<15>31
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (2.309ns logic, 4.276ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.574ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_2 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y29.CQ       Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_2
    SLICE_X7Y25.A3       net (fanout=2)        0.827   M_snake_snk_hd_pos[2]
    SLICE_X7Y25.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd4_1
                                                       M_aselector_out<2>_mand1
    SLICE_X6Y26.CX       net (fanout=1)        0.881   M_aselector_out<2>_mand1
    SLICE_X6Y26.COUT     Tcxcy                 0.134   M_food_food_pos[10]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.574ns (1.926ns logic, 4.648ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  13.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.504ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.748 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y53.SR      net (fanout=101)      5.458   M_reset_cond_out
    SLICE_X20Y53.CLK     Tsrck                 0.470   render/M_led_state_q[31]
                                                       render/M_led_state_q_31
    -------------------------------------------------  ---------------------------
    Total                                      6.504ns (1.046ns logic, 5.458ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  13.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_snk_hd_state_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.748 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_snk_hd_state_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X21Y53.SR      net (fanout=101)      5.458   M_reset_cond_out
    SLICE_X21Y53.CLK     Tsrck                 0.468   render/M_snk_hd_state_q[31]
                                                       render/M_snk_hd_state_q_31
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (1.044ns logic, 5.458ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  13.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               score/M_score_q_0 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.331 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: score/M_score_q_0 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.525   M_score_out
                                                       score/M_score_q_0
    SLICE_X6Y25.A4       net (fanout=1)        0.794   M_score_out
    SLICE_X6Y25.A        Tilo                  0.235   M_food_food_pos[9]
                                                       aselector/Mmux_out14
    SLICE_X6Y26.A4       net (fanout=2)        0.477   M_aselector_out[0]
    SLICE_X6Y26.COUT     Topcya                0.495   M_food_food_pos[10]
                                                       M_aselector_out[0]_rt
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_clogic_wesnkpos
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X6Y29.DMUX     Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X5Y27.B5       net (fanout=6)        0.713   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X5Y27.B        Tilo                  0.259   game/M_gamefsm_q_FSM_FFd8
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>33_SW3
    SLICE_X7Y27.A1       net (fanout=1)        1.380   game/N40
    SLICE_X7Y27.A        Tilo                  0.259   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X5Y28.BX       net (fanout=1)        0.838   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X5Y28.CLK      Tdick                 0.114   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (2.358ns logic, 4.211ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          render/M_led_state_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.748 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to render/M_led_state_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y53.SR      net (fanout=101)      5.458   M_reset_cond_out
    SLICE_X20Y53.CLK     Tsrck                 0.461   render/M_led_state_q[31]
                                                       render/M_led_state_q_30
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (1.037ns logic, 5.458ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_12/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12738 paths, 0 nets, and 1506 connections

Design statistics:
   Minimum period:   6.984ns{1}   (Maximum frequency: 143.184MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  3 14:46:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



