module tb_bit_reverser;
    reg [7:0] in;
    wire [7:0] out;

    bit_reverser uut(.in(in), .out(out));

    initial begin
        $dumpfile("bit_reverser.vcd"); $dumpvars(0, tb_bit_reverser);
        in = 8'b10101010; #10;
        in = 8'b11110000; #10;
        in = 8'b00001111; #10;
        $finish;
    end
endmodule
