<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Micri_blaze_usonic_myip_usonic_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_usonic_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 28 00:55:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:22faf0ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:22faf0ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Micri_blaze_usonic_myip_usonic_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 28 00:55:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:22faf0ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_usonic_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 28 00:55:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d84ac185</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Micri_blaze_usonic_myip_usonic_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Oct 28 00:55:49 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d84ac185</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>echo</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_debug</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/src/clock_library.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/src/controler_usonic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/src/exam2_sequential_logic_edge_detecter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/hdl/myip_usonic_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/hdl/myip_usonic_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Micri_blaze_usonic_myip_usonic_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/src/clock_library.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/src/controler_usonic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/src/exam2_sequential_logic_edge_detecter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/hdl/myip_usonic_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/95ef/hdl/myip_usonic_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Micri_blaze_usonic_myip_usonic_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Micri_blaze_usonic_myip_usonic_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myip_usonic_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a480b32_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22519d86_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b58fd31_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb976be_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e2c52f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa5b159_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b45b17_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6307295b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c44b7c7_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3e5ebd_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2705b1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20743970_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d918d66_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44146465_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3e9f31_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b643d36_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc92e1e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e0d2e4_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8ff96b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375d7ccb_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff18f97_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2805b0b7_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a590f3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e1250e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617117d1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19371749_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f08da4_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5916ea17_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89eb8a3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41775427_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbc7c03_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7effb7_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f4e6b3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1330aa3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50870b51_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0aa1a4_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10603138_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18549a2c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5844673e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257b170f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24496805_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12863462_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c379799_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fc8041_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d73debb_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66983110_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4438fbe3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13911107_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7ccd61_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f05e0af_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640b3266_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd22e84_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511ab50e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bc83cb_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21eb98d5_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a0d42_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b27fd26_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b88f21_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337a7a94_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797d1878_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cecde_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db89648_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf7df36_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4a6966_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609e90c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6504703d_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32953a2b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c284099_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7f4d8c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667c6533_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc7b314_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533a87ab_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df88207_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c43352_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1609ce9c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cf86d6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102ff606_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32925bc4_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719ef6e0_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dae4fb8_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dfd1f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7406dde3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1271e826_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c0c1e1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47aa91f8_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b30db13_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a9d841_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b55ca3c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b339f0_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5932d7dc_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3826e45b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dc64e2_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9646d5_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a2de5b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53444d98_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5825dd_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200362c9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b8ebd6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4581f9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d167a4d_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21299c29_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190fe3b1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2887ea_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620a64e3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140a9251_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b33d11f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617e95f7_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f07683e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350c097c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce79166_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3bedbe_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788cde95_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3fe138_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36731ba1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b0da16_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff6a06c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64eb5419_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb55764_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cde0a1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2e0944_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e19a213_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e3f68c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4e6925_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72864dc6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548b3a52_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438d0fda_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f74961a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f59bb81_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c7abc9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c768c3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce68509_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c647525_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6100bd9c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d20b3f2_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbcb558_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5510460f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1338f35a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b93b50_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e136c2b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_usonic_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="206b0a70"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a9bee9db"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f2333fbd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="60a34454"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
