* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Jan 23 2020 15:51:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  44
    LUTs:                 73
    RAMs:                 0
    IOBs:                 15
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 73/7680
        Combinational Logic Cells: 29       out of   7680      0.377604%
        Sequential Logic Cells:    44       out of   7680      0.572917%
        Logic Tiles:               14       out of   960       1.45833%
    Registers: 
        Logic Registers:           44       out of   7680      0.572917%
        IO Registers:              1        out of   1280      0.078125
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   63        1.5873%
        Output Pins:               14       out of   63        22.2222%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 3        out of   15        20%
    Bank 0: 8        out of   17        47.0588%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function        Signal Name
    ----------  ---------  -----------  -------  -------  -----------        -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input       CLK     

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function        Signal Name
    ----------  ---------  -----------  -------  -------  -----------        -----------
    A3          Output     SB_LVCMOS    No       0        Simple Output      USBPU   
    A6          Output     SB_LVCMOS    No       0        Output Registered  INHA    
    A7          Output     SB_LVCMOS    No       0        Simple Output      INHB    
    A8          Output     SB_LVCMOS    No       0        Simple Output      INHC    
    B3          Output     SB_LVCMOS    No       0        Simple Output      LED     
    B6          Output     SB_LVCMOS    No       0        Simple Output      INLA    
    B7          Output     SB_LVCMOS    No       0        Simple Output      INLB    
    B8          Output     SB_LVCMOS    No       0        Simple Output      INLC    
    C9          Output     SB_LVCMOS    No       1        Simple Output      SCL     
    D8          Output     SB_LVCMOS    No       1        Simple Output      CS      
    E2          Output     SB_LVCMOS    No       3        Simple Output      NEOPXL  
    G9          Output     SB_LVCMOS    No       1        Simple Output      CS_CLK  
    H1          Output     SB_LVCMOS    No       2        Simple Output      DE      
    J1          Output     SB_LVCMOS    No       2        Simple Output      TX      

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   45      CLK_c  


Router Summary:
---------------
    Status:  Successful
    Runtime: 12 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      462 out of 146184      0.31604%
                          Span 4       36 out of  29696      0.121228%
                         Span 12        1 out of   5632      0.0177557%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect       12 out of   6720      0.178571%

