// Seed: 4280422896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_7;
  assign module_1.type_26 = 0;
  logic [7:0] id_8;
  supply1 id_9 = 1 ** 1;
  wire id_10 = id_7, id_11, id_12;
  wire id_13;
  assign id_8[1] = 1;
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply1 id_4
    , id_43,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output wor id_10,
    output wand id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    input supply0 id_16,
    input uwire id_17,
    input tri id_18,
    output wire id_19,
    output wire id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    output supply1 id_24,
    input uwire id_25,
    input wire id_26,
    input uwire id_27,
    input uwire id_28,
    input wor id_29,
    input wand id_30,
    input supply0 id_31,
    input tri1 id_32,
    input tri0 id_33,
    input tri id_34,
    input tri1 id_35,
    input wand id_36,
    input tri1 id_37,
    input wand id_38,
    output uwire id_39
    , id_44,
    input wor id_40,
    output tri0 id_41
);
  tri1 id_45 = 1 == id_22;
  xnor primCall (
      id_14,
      id_27,
      id_35,
      id_6,
      id_36,
      id_18,
      id_25,
      id_5,
      id_34,
      id_13,
      id_15,
      id_2,
      id_31,
      id_7,
      id_22,
      id_26,
      id_30,
      id_23,
      id_45,
      id_21,
      id_9,
      id_37,
      id_1,
      id_16,
      id_32,
      id_17,
      id_28,
      id_12,
      id_44,
      id_29,
      id_40,
      id_43,
      id_38
  );
  module_0 modCall_1 (
      id_45,
      id_44,
      id_43,
      id_43,
      id_43,
      id_45
  );
endmodule
