#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 10 18:38:26 2020
# Process ID: 30895
# Current directory: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top.vdi
# Journal file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1463.602 ; gain = 283.965 ; free physical = 612 ; free virtual = 45447
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.617 ; gain = 37.016 ; free physical = 602 ; free virtual = 45437

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1909ba011

Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1957.180 ; gain = 456.562 ; free physical = 213 ; free virtual = 44949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1909ba011

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 217 ; free virtual = 44953
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1909ba011

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 217 ; free virtual = 44953
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f7e5aa79

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 216 ; free virtual = 44953
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f7e5aa79

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 216 ; free virtual = 44953
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e2d9df82

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 216 ; free virtual = 44953
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e2d9df82

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 216 ; free virtual = 44953
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 216 ; free virtual = 44953
Ending Logic Optimization Task | Checksum: e2d9df82

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 216 ; free virtual = 44953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e2d9df82

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 217 ; free virtual = 44953

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e2d9df82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.180 ; gain = 0.000 ; free physical = 217 ; free virtual = 44953
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1957.180 ; gain = 493.578 ; free physical = 217 ; free virtual = 44953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1989.195 ; gain = 0.000 ; free physical = 210 ; free virtual = 44947
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/carlos/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2021.211 ; gain = 32.016 ; free physical = 234 ; free virtual = 44897
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 245 ; free virtual = 44884
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb82b062

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 245 ; free virtual = 44884
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 245 ; free virtual = 44884

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1892af2f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 234 ; free virtual = 44878

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e24de1ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 232 ; free virtual = 44877

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e24de1ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 232 ; free virtual = 44877
Phase 1 Placer Initialization | Checksum: 1e24de1ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 232 ; free virtual = 44877

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20912ada1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2039.848 ; gain = 18.637 ; free physical = 225 ; free virtual = 44869

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.871 ; gain = 0.000 ; free physical = 214 ; free virtual = 44858

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a0df72d9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 213 ; free virtual = 44858
Phase 2 Global Placement | Checksum: 26991c564

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 211 ; free virtual = 44856

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26991c564

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 211 ; free virtual = 44856

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17948751c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 211 ; free virtual = 44855

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d3b7a20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 211 ; free virtual = 44855

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d3b7a20

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 211 ; free virtual = 44855

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 235f2ca0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21d19fcf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21d19fcf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851
Phase 3 Detail Placement | Checksum: 21d19fcf0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 174bc2c54

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 174bc2c54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fb767253

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851
Phase 4.1 Post Commit Optimization | Checksum: 1fb767253

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 232 ; free virtual = 44851

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb767253

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 233 ; free virtual = 44852

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fb767253

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 233 ; free virtual = 44852

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e8a06cdf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 233 ; free virtual = 44852
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8a06cdf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 233 ; free virtual = 44852
Ending Placer Task | Checksum: ee5e0940

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 243 ; free virtual = 44862
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2066.871 ; gain = 45.660 ; free physical = 243 ; free virtual = 44862
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2066.871 ; gain = 0.000 ; free physical = 242 ; free virtual = 44863
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2066.871 ; gain = 0.000 ; free physical = 228 ; free virtual = 44847
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2066.871 ; gain = 0.000 ; free physical = 233 ; free virtual = 44854
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2066.871 ; gain = 0.000 ; free physical = 234 ; free virtual = 44854
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: da3e5e9e ConstDB: 0 ShapeSum: 141faaa2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b1a2e8c0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2129.699 ; gain = 62.828 ; free physical = 232 ; free virtual = 44365
Post Restoration Checksum: NetGraph: c2b7bfb8 NumContArr: eeeb2908 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b1a2e8c0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2129.699 ; gain = 62.828 ; free physical = 232 ; free virtual = 44365

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b1a2e8c0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2144.699 ; gain = 77.828 ; free physical = 217 ; free virtual = 44350

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b1a2e8c0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 2144.699 ; gain = 77.828 ; free physical = 217 ; free virtual = 44350
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f2229322

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 234 ; free virtual = 44341
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.517  | TNS=0.000  | WHS=-0.097 | THS=-0.942 |

Phase 2 Router Initialization | Checksum: 2647e3838

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 233 ; free virtual = 44340

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1872e3c97

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44344

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.396  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 184247c37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345
Phase 4 Rip-up And Reroute | Checksum: 184247c37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 184247c37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 184247c37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345
Phase 5 Delay and Skew Optimization | Checksum: 184247c37

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 205bcd823

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.551  | TNS=0.000  | WHS=0.218  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 205bcd823

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345
Phase 6 Post Hold Fix | Checksum: 205bcd823

Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00854303 %
  Global Horizontal Routing Utilization  = 0.00397228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 217a19383

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44345

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 217a19383

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44344

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2114fd415

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44344

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.551  | TNS=0.000  | WHS=0.218  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2114fd415

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 237 ; free virtual = 44344
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 254 ; free virtual = 44362

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2157.754 ; gain = 90.883 ; free physical = 254 ; free virtual = 44362
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2157.754 ; gain = 0.000 ; free physical = 253 ; free virtual = 44361
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.074 ; gain = 302.273 ; free physical = 550 ; free virtual = 44193
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 18:41:55 2020...
