
VFD_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001658  0800911c  0800911c  0000a11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a774  0800a774  0000c1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a774  0800a774  0000b774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a77c  0800a77c  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a77c  0800a77c  0000b77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a780  0800a780  0000b780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a784  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002930  200001e0  0800a964  0000c1e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002b10  0800a964  0000cb10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128db  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e12  00000000  00000000  0001eaeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  00021900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e69  00000000  00000000  00022b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e08  00000000  00000000  000239e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000156f8  00000000  00000000  0003c7e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092873  00000000  00000000  00051ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4754  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e78  00000000  00000000  000e4798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000ea610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009104 	.word	0x08009104

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08009104 	.word	0x08009104

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_ldivmod>:
 80002b0:	b97b      	cbnz	r3, 80002d2 <__aeabi_ldivmod+0x22>
 80002b2:	b972      	cbnz	r2, 80002d2 <__aeabi_ldivmod+0x22>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bfbe      	ittt	lt
 80002b8:	2000      	movlt	r0, #0
 80002ba:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002be:	e006      	blt.n	80002ce <__aeabi_ldivmod+0x1e>
 80002c0:	bf08      	it	eq
 80002c2:	2800      	cmpeq	r0, #0
 80002c4:	bf1c      	itt	ne
 80002c6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002ca:	f04f 30ff 	movne.w	r0, #4294967295
 80002ce:	f000 b9d3 	b.w	8000678 <__aeabi_idiv0>
 80002d2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002da:	2900      	cmp	r1, #0
 80002dc:	db09      	blt.n	80002f2 <__aeabi_ldivmod+0x42>
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db1a      	blt.n	8000318 <__aeabi_ldivmod+0x68>
 80002e2:	f000 f84d 	bl	8000380 <__udivmoddi4>
 80002e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ee:	b004      	add	sp, #16
 80002f0:	4770      	bx	lr
 80002f2:	4240      	negs	r0, r0
 80002f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	db1b      	blt.n	8000334 <__aeabi_ldivmod+0x84>
 80002fc:	f000 f840 	bl	8000380 <__udivmoddi4>
 8000300:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000304:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000308:	b004      	add	sp, #16
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	4252      	negs	r2, r2
 8000312:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000316:	4770      	bx	lr
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	f000 f82f 	bl	8000380 <__udivmoddi4>
 8000322:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032a:	b004      	add	sp, #16
 800032c:	4240      	negs	r0, r0
 800032e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000332:	4770      	bx	lr
 8000334:	4252      	negs	r2, r2
 8000336:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033a:	f000 f821 	bl	8000380 <__udivmoddi4>
 800033e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000342:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000346:	b004      	add	sp, #16
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	4770      	bx	lr

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b988 	b.w	8000678 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	468e      	mov	lr, r1
 8000388:	4604      	mov	r4, r0
 800038a:	4688      	mov	r8, r1
 800038c:	2b00      	cmp	r3, #0
 800038e:	d14a      	bne.n	8000426 <__udivmoddi4+0xa6>
 8000390:	428a      	cmp	r2, r1
 8000392:	4617      	mov	r7, r2
 8000394:	d962      	bls.n	800045c <__udivmoddi4+0xdc>
 8000396:	fab2 f682 	clz	r6, r2
 800039a:	b14e      	cbz	r6, 80003b0 <__udivmoddi4+0x30>
 800039c:	f1c6 0320 	rsb	r3, r6, #32
 80003a0:	fa01 f806 	lsl.w	r8, r1, r6
 80003a4:	fa20 f303 	lsr.w	r3, r0, r3
 80003a8:	40b7      	lsls	r7, r6
 80003aa:	ea43 0808 	orr.w	r8, r3, r8
 80003ae:	40b4      	lsls	r4, r6
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	fa1f fc87 	uxth.w	ip, r7
 80003b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003bc:	0c23      	lsrs	r3, r4, #16
 80003be:	fb0e 8811 	mls	r8, lr, r1, r8
 80003c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003c6:	fb01 f20c 	mul.w	r2, r1, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0x62>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003d4:	f080 80ea 	bcs.w	80005ac <__udivmoddi4+0x22c>
 80003d8:	429a      	cmp	r2, r3
 80003da:	f240 80e7 	bls.w	80005ac <__udivmoddi4+0x22c>
 80003de:	3902      	subs	r1, #2
 80003e0:	443b      	add	r3, r7
 80003e2:	1a9a      	subs	r2, r3, r2
 80003e4:	b2a3      	uxth	r3, r4
 80003e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003f6:	459c      	cmp	ip, r3
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x8e>
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000400:	f080 80d6 	bcs.w	80005b0 <__udivmoddi4+0x230>
 8000404:	459c      	cmp	ip, r3
 8000406:	f240 80d3 	bls.w	80005b0 <__udivmoddi4+0x230>
 800040a:	443b      	add	r3, r7
 800040c:	3802      	subs	r0, #2
 800040e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000412:	eba3 030c 	sub.w	r3, r3, ip
 8000416:	2100      	movs	r1, #0
 8000418:	b11d      	cbz	r5, 8000422 <__udivmoddi4+0xa2>
 800041a:	40f3      	lsrs	r3, r6
 800041c:	2200      	movs	r2, #0
 800041e:	e9c5 3200 	strd	r3, r2, [r5]
 8000422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000426:	428b      	cmp	r3, r1
 8000428:	d905      	bls.n	8000436 <__udivmoddi4+0xb6>
 800042a:	b10d      	cbz	r5, 8000430 <__udivmoddi4+0xb0>
 800042c:	e9c5 0100 	strd	r0, r1, [r5]
 8000430:	2100      	movs	r1, #0
 8000432:	4608      	mov	r0, r1
 8000434:	e7f5      	b.n	8000422 <__udivmoddi4+0xa2>
 8000436:	fab3 f183 	clz	r1, r3
 800043a:	2900      	cmp	r1, #0
 800043c:	d146      	bne.n	80004cc <__udivmoddi4+0x14c>
 800043e:	4573      	cmp	r3, lr
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0xc8>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 8105 	bhi.w	8000652 <__udivmoddi4+0x2d2>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb6e 0203 	sbc.w	r2, lr, r3
 800044e:	2001      	movs	r0, #1
 8000450:	4690      	mov	r8, r2
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0e5      	beq.n	8000422 <__udivmoddi4+0xa2>
 8000456:	e9c5 4800 	strd	r4, r8, [r5]
 800045a:	e7e2      	b.n	8000422 <__udivmoddi4+0xa2>
 800045c:	2a00      	cmp	r2, #0
 800045e:	f000 8090 	beq.w	8000582 <__udivmoddi4+0x202>
 8000462:	fab2 f682 	clz	r6, r2
 8000466:	2e00      	cmp	r6, #0
 8000468:	f040 80a4 	bne.w	80005b4 <__udivmoddi4+0x234>
 800046c:	1a8a      	subs	r2, r1, r2
 800046e:	0c03      	lsrs	r3, r0, #16
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	b280      	uxth	r0, r0
 8000476:	b2bc      	uxth	r4, r7
 8000478:	2101      	movs	r1, #1
 800047a:	fbb2 fcfe 	udiv	ip, r2, lr
 800047e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000486:	fb04 f20c 	mul.w	r2, r4, ip
 800048a:	429a      	cmp	r2, r3
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x11e>
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000494:	d202      	bcs.n	800049c <__udivmoddi4+0x11c>
 8000496:	429a      	cmp	r2, r3
 8000498:	f200 80e0 	bhi.w	800065c <__udivmoddi4+0x2dc>
 800049c:	46c4      	mov	ip, r8
 800049e:	1a9b      	subs	r3, r3, r2
 80004a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ac:	fb02 f404 	mul.w	r4, r2, r4
 80004b0:	429c      	cmp	r4, r3
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0x144>
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0x142>
 80004bc:	429c      	cmp	r4, r3
 80004be:	f200 80ca 	bhi.w	8000656 <__udivmoddi4+0x2d6>
 80004c2:	4602      	mov	r2, r0
 80004c4:	1b1b      	subs	r3, r3, r4
 80004c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004ca:	e7a5      	b.n	8000418 <__udivmoddi4+0x98>
 80004cc:	f1c1 0620 	rsb	r6, r1, #32
 80004d0:	408b      	lsls	r3, r1
 80004d2:	fa22 f706 	lsr.w	r7, r2, r6
 80004d6:	431f      	orrs	r7, r3
 80004d8:	fa0e f401 	lsl.w	r4, lr, r1
 80004dc:	fa20 f306 	lsr.w	r3, r0, r6
 80004e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004e8:	4323      	orrs	r3, r4
 80004ea:	fa00 f801 	lsl.w	r8, r0, r1
 80004ee:	fa1f fc87 	uxth.w	ip, r7
 80004f2:	fbbe f0f9 	udiv	r0, lr, r9
 80004f6:	0c1c      	lsrs	r4, r3, #16
 80004f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000500:	fb00 fe0c 	mul.w	lr, r0, ip
 8000504:	45a6      	cmp	lr, r4
 8000506:	fa02 f201 	lsl.w	r2, r2, r1
 800050a:	d909      	bls.n	8000520 <__udivmoddi4+0x1a0>
 800050c:	193c      	adds	r4, r7, r4
 800050e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000512:	f080 809c 	bcs.w	800064e <__udivmoddi4+0x2ce>
 8000516:	45a6      	cmp	lr, r4
 8000518:	f240 8099 	bls.w	800064e <__udivmoddi4+0x2ce>
 800051c:	3802      	subs	r0, #2
 800051e:	443c      	add	r4, r7
 8000520:	eba4 040e 	sub.w	r4, r4, lr
 8000524:	fa1f fe83 	uxth.w	lr, r3
 8000528:	fbb4 f3f9 	udiv	r3, r4, r9
 800052c:	fb09 4413 	mls	r4, r9, r3, r4
 8000530:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000534:	fb03 fc0c 	mul.w	ip, r3, ip
 8000538:	45a4      	cmp	ip, r4
 800053a:	d908      	bls.n	800054e <__udivmoddi4+0x1ce>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000542:	f080 8082 	bcs.w	800064a <__udivmoddi4+0x2ca>
 8000546:	45a4      	cmp	ip, r4
 8000548:	d97f      	bls.n	800064a <__udivmoddi4+0x2ca>
 800054a:	3b02      	subs	r3, #2
 800054c:	443c      	add	r4, r7
 800054e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000552:	eba4 040c 	sub.w	r4, r4, ip
 8000556:	fba0 ec02 	umull	lr, ip, r0, r2
 800055a:	4564      	cmp	r4, ip
 800055c:	4673      	mov	r3, lr
 800055e:	46e1      	mov	r9, ip
 8000560:	d362      	bcc.n	8000628 <__udivmoddi4+0x2a8>
 8000562:	d05f      	beq.n	8000624 <__udivmoddi4+0x2a4>
 8000564:	b15d      	cbz	r5, 800057e <__udivmoddi4+0x1fe>
 8000566:	ebb8 0203 	subs.w	r2, r8, r3
 800056a:	eb64 0409 	sbc.w	r4, r4, r9
 800056e:	fa04 f606 	lsl.w	r6, r4, r6
 8000572:	fa22 f301 	lsr.w	r3, r2, r1
 8000576:	431e      	orrs	r6, r3
 8000578:	40cc      	lsrs	r4, r1
 800057a:	e9c5 6400 	strd	r6, r4, [r5]
 800057e:	2100      	movs	r1, #0
 8000580:	e74f      	b.n	8000422 <__udivmoddi4+0xa2>
 8000582:	fbb1 fcf2 	udiv	ip, r1, r2
 8000586:	0c01      	lsrs	r1, r0, #16
 8000588:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800058c:	b280      	uxth	r0, r0
 800058e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000592:	463b      	mov	r3, r7
 8000594:	4638      	mov	r0, r7
 8000596:	463c      	mov	r4, r7
 8000598:	46b8      	mov	r8, r7
 800059a:	46be      	mov	lr, r7
 800059c:	2620      	movs	r6, #32
 800059e:	fbb1 f1f7 	udiv	r1, r1, r7
 80005a2:	eba2 0208 	sub.w	r2, r2, r8
 80005a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005aa:	e766      	b.n	800047a <__udivmoddi4+0xfa>
 80005ac:	4601      	mov	r1, r0
 80005ae:	e718      	b.n	80003e2 <__udivmoddi4+0x62>
 80005b0:	4610      	mov	r0, r2
 80005b2:	e72c      	b.n	800040e <__udivmoddi4+0x8e>
 80005b4:	f1c6 0220 	rsb	r2, r6, #32
 80005b8:	fa2e f302 	lsr.w	r3, lr, r2
 80005bc:	40b7      	lsls	r7, r6
 80005be:	40b1      	lsls	r1, r6
 80005c0:	fa20 f202 	lsr.w	r2, r0, r2
 80005c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005c8:	430a      	orrs	r2, r1
 80005ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80005ce:	b2bc      	uxth	r4, r7
 80005d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005d4:	0c11      	lsrs	r1, r2, #16
 80005d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005da:	fb08 f904 	mul.w	r9, r8, r4
 80005de:	40b0      	lsls	r0, r6
 80005e0:	4589      	cmp	r9, r1
 80005e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005e6:	b280      	uxth	r0, r0
 80005e8:	d93e      	bls.n	8000668 <__udivmoddi4+0x2e8>
 80005ea:	1879      	adds	r1, r7, r1
 80005ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80005f0:	d201      	bcs.n	80005f6 <__udivmoddi4+0x276>
 80005f2:	4589      	cmp	r9, r1
 80005f4:	d81f      	bhi.n	8000636 <__udivmoddi4+0x2b6>
 80005f6:	eba1 0109 	sub.w	r1, r1, r9
 80005fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fe:	fb09 f804 	mul.w	r8, r9, r4
 8000602:	fb0e 1119 	mls	r1, lr, r9, r1
 8000606:	b292      	uxth	r2, r2
 8000608:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800060c:	4542      	cmp	r2, r8
 800060e:	d229      	bcs.n	8000664 <__udivmoddi4+0x2e4>
 8000610:	18ba      	adds	r2, r7, r2
 8000612:	f109 31ff 	add.w	r1, r9, #4294967295
 8000616:	d2c4      	bcs.n	80005a2 <__udivmoddi4+0x222>
 8000618:	4542      	cmp	r2, r8
 800061a:	d2c2      	bcs.n	80005a2 <__udivmoddi4+0x222>
 800061c:	f1a9 0102 	sub.w	r1, r9, #2
 8000620:	443a      	add	r2, r7
 8000622:	e7be      	b.n	80005a2 <__udivmoddi4+0x222>
 8000624:	45f0      	cmp	r8, lr
 8000626:	d29d      	bcs.n	8000564 <__udivmoddi4+0x1e4>
 8000628:	ebbe 0302 	subs.w	r3, lr, r2
 800062c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000630:	3801      	subs	r0, #1
 8000632:	46e1      	mov	r9, ip
 8000634:	e796      	b.n	8000564 <__udivmoddi4+0x1e4>
 8000636:	eba7 0909 	sub.w	r9, r7, r9
 800063a:	4449      	add	r1, r9
 800063c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000640:	fbb1 f9fe 	udiv	r9, r1, lr
 8000644:	fb09 f804 	mul.w	r8, r9, r4
 8000648:	e7db      	b.n	8000602 <__udivmoddi4+0x282>
 800064a:	4673      	mov	r3, lr
 800064c:	e77f      	b.n	800054e <__udivmoddi4+0x1ce>
 800064e:	4650      	mov	r0, sl
 8000650:	e766      	b.n	8000520 <__udivmoddi4+0x1a0>
 8000652:	4608      	mov	r0, r1
 8000654:	e6fd      	b.n	8000452 <__udivmoddi4+0xd2>
 8000656:	443b      	add	r3, r7
 8000658:	3a02      	subs	r2, #2
 800065a:	e733      	b.n	80004c4 <__udivmoddi4+0x144>
 800065c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000660:	443b      	add	r3, r7
 8000662:	e71c      	b.n	800049e <__udivmoddi4+0x11e>
 8000664:	4649      	mov	r1, r9
 8000666:	e79c      	b.n	80005a2 <__udivmoddi4+0x222>
 8000668:	eba1 0109 	sub.w	r1, r1, r9
 800066c:	46c4      	mov	ip, r8
 800066e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000672:	fb09 f804 	mul.w	r8, r9, r4
 8000676:	e7c4      	b.n	8000602 <__udivmoddi4+0x282>

08000678 <__aeabi_idiv0>:
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <HAL_UART_RxCpltCallback>:
#include <math.h>

Wifi_t Wifi;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	if (huart->Instance == _WIFI_USART.Instance)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b04      	ldr	r3, [pc, #16]	@ (800069c <HAL_UART_RxCpltCallback+0x20>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	429a      	cmp	r2, r3
 800068e:	d101      	bne.n	8000694 <HAL_UART_RxCpltCallback+0x18>
	{
		Wifi_RxCallBack();
 8000690:	f000 fb3a 	bl	8000d08 <Wifi_RxCallBack>
	}
}
 8000694:	bf00      	nop
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20002858 	.word	0x20002858

080006a0 <Wifi_SendRaw>:
uint8_t Wifi_SendRaw(uint8_t *data, uint16_t len)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	807b      	strh	r3, [r7, #2]
	if (len <= _WIFI_TX_SIZE)
 80006ac:	887b      	ldrh	r3, [r7, #2]
 80006ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80006b2:	d813      	bhi.n	80006dc <Wifi_SendRaw+0x3c>
	{
		memcpy(Wifi.TxBuffer, data, len);
 80006b4:	887b      	ldrh	r3, [r7, #2]
 80006b6:	461a      	mov	r2, r3
 80006b8:	6879      	ldr	r1, [r7, #4]
 80006ba:	480b      	ldr	r0, [pc, #44]	@ (80006e8 <Wifi_SendRaw+0x48>)
 80006bc:	f007 f83f 	bl	800773e <memcpy>
		if (HAL_UART_Transmit(&_WIFI_USART, data, len, 900) == HAL_OK) return 0x01;
 80006c0:	887a      	ldrh	r2, [r7, #2]
 80006c2:	f44f 7361 	mov.w	r3, #900	@ 0x384
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	4808      	ldr	r0, [pc, #32]	@ (80006ec <Wifi_SendRaw+0x4c>)
 80006ca:	f005 f978 	bl	80059be <HAL_UART_Transmit>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d101      	bne.n	80006d8 <Wifi_SendRaw+0x38>
 80006d4:	2301      	movs	r3, #1
 80006d6:	e002      	b.n	80006de <Wifi_SendRaw+0x3e>
		else return 0x00;
 80006d8:	2300      	movs	r3, #0
 80006da:	e000      	b.n	80006de <Wifi_SendRaw+0x3e>
	}
	else return 0x00;
 80006dc:	2300      	movs	r3, #0
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200011fd 	.word	0x200011fd
 80006ec:	20002858 	.word	0x20002858

080006f0 <Wifi_SendString>:

uint8_t Wifi_SendString(char *data)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	return Wifi_SendRaw((uint8_t*) data, strlen(data));
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff fd7b 	bl	80001f4 <strlen>
 80006fe:	4603      	mov	r3, r0
 8000700:	b29b      	uxth	r3, r3
 8000702:	4619      	mov	r1, r3
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f7ff ffcb 	bl	80006a0 <Wifi_SendRaw>
 800070a:	4603      	mov	r3, r0
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Wifi_WaitForString>:
	HAL_Delay(DelayUs);
	return 0x01;
}

uint8_t Wifi_WaitForString(uint32_t TimeOut_ms, uint8_t *result, uint8_t CountOfParameter, ...)
{
 8000714:	b40c      	push	{r2, r3}
 8000716:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800071a:	b089      	sub	sp, #36	@ 0x24
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
 8000722:	466b      	mov	r3, sp
 8000724:	461e      	mov	r6, r3
	if (result == NULL) return 0x00;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d101      	bne.n	8000730 <Wifi_WaitForString+0x1c>
 800072c:	2300      	movs	r3, #0
 800072e:	e074      	b.n	800081a <Wifi_WaitForString+0x106>
	if (CountOfParameter == 0) return 0x00;
 8000730:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000734:	2b00      	cmp	r3, #0
 8000736:	d101      	bne.n	800073c <Wifi_WaitForString+0x28>
 8000738:	2300      	movs	r3, #0
 800073a:	e06e      	b.n	800081a <Wifi_WaitForString+0x106>

	*result = 0;
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]

	va_list tag;
	va_start(tag, CountOfParameter);
 8000742:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000746:	60bb      	str	r3, [r7, #8]
	char *arg[CountOfParameter];
 8000748:	f897 1040 	ldrb.w	r1, [r7, #64]	@ 0x40
 800074c:	460b      	mov	r3, r1
 800074e:	3b01      	subs	r3, #1
 8000750:	613b      	str	r3, [r7, #16]
 8000752:	b2cb      	uxtb	r3, r1
 8000754:	2200      	movs	r2, #0
 8000756:	4698      	mov	r8, r3
 8000758:	4691      	mov	r9, r2
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000766:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800076a:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800076e:	b2cb      	uxtb	r3, r1
 8000770:	2200      	movs	r2, #0
 8000772:	461c      	mov	r4, r3
 8000774:	4615      	mov	r5, r2
 8000776:	f04f 0200 	mov.w	r2, #0
 800077a:	f04f 0300 	mov.w	r3, #0
 800077e:	016b      	lsls	r3, r5, #5
 8000780:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000784:	0162      	lsls	r2, r4, #5
 8000786:	460b      	mov	r3, r1
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	3307      	adds	r3, #7
 800078c:	08db      	lsrs	r3, r3, #3
 800078e:	00db      	lsls	r3, r3, #3
 8000790:	ebad 0d03 	sub.w	sp, sp, r3
 8000794:	466b      	mov	r3, sp
 8000796:	3303      	adds	r3, #3
 8000798:	089b      	lsrs	r3, r3, #2
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < CountOfParameter; i++)
 800079e:	2300      	movs	r3, #0
 80007a0:	77fb      	strb	r3, [r7, #31]
 80007a2:	e00a      	b.n	80007ba <Wifi_WaitForString+0xa6>
		arg[i] = va_arg(tag, char*);
 80007a4:	7ffa      	ldrb	r2, [r7, #31]
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	1d19      	adds	r1, r3, #4
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	6819      	ldr	r1, [r3, #0]
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t i = 0; i < CountOfParameter; i++)
 80007b4:	7ffb      	ldrb	r3, [r7, #31]
 80007b6:	3301      	adds	r3, #1
 80007b8:	77fb      	strb	r3, [r7, #31]
 80007ba:	7ffa      	ldrb	r2, [r7, #31]
 80007bc:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80007c0:	429a      	cmp	r2, r3
 80007c2:	d3ef      	bcc.n	80007a4 <Wifi_WaitForString+0x90>
	va_end(tag);

	for (uint32_t t = 0; t < TimeOut_ms; t += 20)
 80007c4:	2300      	movs	r3, #0
 80007c6:	61bb      	str	r3, [r7, #24]
 80007c8:	e022      	b.n	8000810 <Wifi_WaitForString+0xfc>
	{
		HAL_Delay(20);
 80007ca:	2014      	movs	r0, #20
 80007cc:	f002 fda0 	bl	8003310 <HAL_Delay>
		for (uint8_t mx = 0; mx < CountOfParameter; mx++)
 80007d0:	2300      	movs	r3, #0
 80007d2:	75fb      	strb	r3, [r7, #23]
 80007d4:	e014      	b.n	8000800 <Wifi_WaitForString+0xec>
		{
			if (strstr((char*) Wifi.RxBuffer, arg[mx]) != NULL)
 80007d6:	7dfa      	ldrb	r2, [r7, #23]
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007de:	4619      	mov	r1, r3
 80007e0:	4812      	ldr	r0, [pc, #72]	@ (800082c <Wifi_WaitForString+0x118>)
 80007e2:	f006 fb22 	bl	8006e2a <strstr>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d006      	beq.n	80007fa <Wifi_WaitForString+0xe6>
			{
				*result = mx + 1;
 80007ec:	7dfb      	ldrb	r3, [r7, #23]
 80007ee:	3301      	adds	r3, #1
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	701a      	strb	r2, [r3, #0]
				return 0x01;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e00f      	b.n	800081a <Wifi_WaitForString+0x106>
		for (uint8_t mx = 0; mx < CountOfParameter; mx++)
 80007fa:	7dfb      	ldrb	r3, [r7, #23]
 80007fc:	3301      	adds	r3, #1
 80007fe:	75fb      	strb	r3, [r7, #23]
 8000800:	7dfa      	ldrb	r2, [r7, #23]
 8000802:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000806:	429a      	cmp	r2, r3
 8000808:	d3e5      	bcc.n	80007d6 <Wifi_WaitForString+0xc2>
	for (uint32_t t = 0; t < TimeOut_ms; t += 20)
 800080a:	69bb      	ldr	r3, [r7, #24]
 800080c:	3314      	adds	r3, #20
 800080e:	61bb      	str	r3, [r7, #24]
 8000810:	69ba      	ldr	r2, [r7, #24]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	429a      	cmp	r2, r3
 8000816:	d3d8      	bcc.n	80007ca <Wifi_WaitForString+0xb6>
			}
		}
	}
	return 0x00;
 8000818:	2300      	movs	r3, #0
 800081a:	46b5      	mov	sp, r6
}
 800081c:	4618      	mov	r0, r3
 800081e:	3724      	adds	r7, #36	@ 0x24
 8000820:	46bd      	mov	sp, r7
 8000822:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000826:	b002      	add	sp, #8
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	200001fd 	.word	0x200001fd

08000830 <WiFi_GetTime>:

uint8_t WiFi_GetTime(time_t *time)
{
 8000830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000834:	b088      	sub	sp, #32
 8000836:	af00      	add	r7, sp, #0
 8000838:	60f8      	str	r0, [r7, #12]
//	static uint8_t ntp_request[48] = { 0xB1, 0x01, 0x00, 0x00 };
	static uint8_t ntp_request[48] = { 0xE3, 0x00, 0x05, 0xEC, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x31, 0x4E, 0x31, 0x34 };
	uint64_t ntp_time = 0;
 800083a:	f04f 0200 	mov.w	r2, #0
 800083e:	f04f 0300 	mov.w	r3, #0
 8000842:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int16_t index_data;
	uint8_t result;
	do{
		Wifi_RxClear();
 8000846:	f000 fa37 	bl	8000cb8 <Wifi_RxClear>

		if(!Wifi_TcpIp_StartUdpConnection(2, "0.ru.pool.ntp.org", 123, 1))
 800084a:	2301      	movs	r3, #1
 800084c:	227b      	movs	r2, #123	@ 0x7b
 800084e:	493b      	ldr	r1, [pc, #236]	@ (800093c <WiFi_GetTime+0x10c>)
 8000850:	2002      	movs	r0, #2
 8000852:	f000 fcf5 	bl	8001240 <Wifi_TcpIp_StartUdpConnection>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d05e      	beq.n	800091a <WiFi_GetTime+0xea>
			break;

		if(!Wifi_TcpIp_SendDataUdp(2, 48, ntp_request))
 800085c:	4a38      	ldr	r2, [pc, #224]	@ (8000940 <WiFi_GetTime+0x110>)
 800085e:	2130      	movs	r1, #48	@ 0x30
 8000860:	2002      	movs	r0, #2
 8000862:	f000 fe05 	bl	8001470 <Wifi_TcpIp_SendDataUdp>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d058      	beq.n	800091e <WiFi_GetTime+0xee>
			break;

		Wifi_RxClear();
 800086c:	f000 fa24 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_MED, &result, 1, "+IPD") == 0x00)
 8000870:	f107 0116 	add.w	r1, r7, #22
 8000874:	4b33      	ldr	r3, [pc, #204]	@ (8000944 <WiFi_GetTime+0x114>)
 8000876:	2201      	movs	r2, #1
 8000878:	f241 3088 	movw	r0, #5000	@ 0x1388
 800087c:	f7ff ff4a 	bl	8000714 <Wifi_WaitForString>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d04d      	beq.n	8000922 <WiFi_GetTime+0xf2>
			break;


		for (uint8_t i = 0; i < 8; i++)
 8000886:	2300      	movs	r3, #0
 8000888:	75fb      	strb	r3, [r7, #23]
 800088a:	e025      	b.n	80008d8 <WiFi_GetTime+0xa8>
			ntp_time |= (uint64_t) Wifi.RxBuffer[i + 50] << (8 * (7 - i));
 800088c:	7dfb      	ldrb	r3, [r7, #23]
 800088e:	3332      	adds	r3, #50	@ 0x32
 8000890:	4a2d      	ldr	r2, [pc, #180]	@ (8000948 <WiFi_GetTime+0x118>)
 8000892:	4413      	add	r3, r2
 8000894:	785b      	ldrb	r3, [r3, #1]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	2200      	movs	r2, #0
 800089a:	4698      	mov	r8, r3
 800089c:	4691      	mov	r9, r2
 800089e:	7dfb      	ldrb	r3, [r7, #23]
 80008a0:	f1c3 0307 	rsb	r3, r3, #7
 80008a4:	00db      	lsls	r3, r3, #3
 80008a6:	f1a3 0120 	sub.w	r1, r3, #32
 80008aa:	f1c3 0220 	rsb	r2, r3, #32
 80008ae:	fa09 f503 	lsl.w	r5, r9, r3
 80008b2:	fa08 f101 	lsl.w	r1, r8, r1
 80008b6:	430d      	orrs	r5, r1
 80008b8:	fa28 f202 	lsr.w	r2, r8, r2
 80008bc:	4315      	orrs	r5, r2
 80008be:	fa08 f403 	lsl.w	r4, r8, r3
 80008c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80008c6:	ea42 0a04 	orr.w	sl, r2, r4
 80008ca:	ea43 0b05 	orr.w	fp, r3, r5
 80008ce:	e9c7 ab06 	strd	sl, fp, [r7, #24]
		for (uint8_t i = 0; i < 8; i++)
 80008d2:	7dfb      	ldrb	r3, [r7, #23]
 80008d4:	3301      	adds	r3, #1
 80008d6:	75fb      	strb	r3, [r7, #23]
 80008d8:	7dfb      	ldrb	r3, [r7, #23]
 80008da:	2b07      	cmp	r3, #7
 80008dc:	d9d6      	bls.n	800088c <WiFi_GetTime+0x5c>

		if (ntp_time < 2208988800UL)
 80008de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80008e2:	491a      	ldr	r1, [pc, #104]	@ (800094c <WiFi_GetTime+0x11c>)
 80008e4:	428a      	cmp	r2, r1
 80008e6:	f173 0300 	sbcs.w	r3, r3, #0
 80008ea:	d31c      	bcc.n	8000926 <WiFi_GetTime+0xf6>
			break;

		*time = (time_t) ((uint32_t) (ntp_time >> 32) - 2208977997UL);
 80008ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80008f0:	f04f 0200 	mov.w	r2, #0
 80008f4:	f04f 0300 	mov.w	r3, #0
 80008f8:	000a      	movs	r2, r1
 80008fa:	2300      	movs	r3, #0
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <WiFi_GetTime+0x120>)
 80008fe:	4413      	add	r3, r2
 8000900:	2200      	movs	r2, #0
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	607a      	str	r2, [r7, #4]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	e9d7 1200 	ldrd	r1, r2, [r7]
 800090c:	e9c3 1200 	strd	r1, r2, [r3]

		Wifi_TcpIp_Close(2);
 8000910:	2002      	movs	r0, #2
 8000912:	f000 fcf5 	bl	8001300 <Wifi_TcpIp_Close>
		return 0x01;
 8000916:	2301      	movs	r3, #1
 8000918:	e00a      	b.n	8000930 <WiFi_GetTime+0x100>
			break;
 800091a:	bf00      	nop
 800091c:	e004      	b.n	8000928 <WiFi_GetTime+0xf8>
			break;
 800091e:	bf00      	nop
 8000920:	e002      	b.n	8000928 <WiFi_GetTime+0xf8>
			break;
 8000922:	bf00      	nop
 8000924:	e000      	b.n	8000928 <WiFi_GetTime+0xf8>
			break;
 8000926:	bf00      	nop
	}while(0);

	Wifi_TcpIp_Close(2);
 8000928:	2002      	movs	r0, #2
 800092a:	f000 fce9 	bl	8001300 <Wifi_TcpIp_Close>
	return 0x00;
 800092e:	2300      	movs	r3, #0
}
 8000930:	4618      	mov	r0, r3
 8000932:	3720      	adds	r7, #32
 8000934:	46bd      	mov	sp, r7
 8000936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800093a:	bf00      	nop
 800093c:	0800911c 	.word	0x0800911c
 8000940:	20000000 	.word	0x20000000
 8000944:	08009130 	.word	0x08009130
 8000948:	200001fc 	.word	0x200001fc
 800094c:	83aa7e80 	.word	0x83aa7e80
 8000950:	7c55abb3 	.word	0x7c55abb3

08000954 <WiFi_GetWeather>:

uint8_t WiFi_GetWeather(struct weather_t weather[4])
{
 8000954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000958:	b092      	sub	sp, #72	@ 0x48
 800095a:	af00      	add	r7, sp, #0
 800095c:	61f8      	str	r0, [r7, #28]
	static char weather_request[] = "GET /data/2.5/forecast?units=metric&id=515012&cnt=8&appid=6a88b56548bc1e37c7236afb26b66103 HTTP/1.1\r\nHost: api.openweathermap.org\r\n\r\n";
	char ip_weather[] = "api.openweathermap.org";
 800095e:	4bac      	ldr	r3, [pc, #688]	@ (8000c10 <WiFi_GetWeather+0x2bc>)
 8000960:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000964:	461d      	mov	r5, r3
 8000966:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000968:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800096a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800096e:	6020      	str	r0, [r4, #0]
 8000970:	3404      	adds	r4, #4
 8000972:	8021      	strh	r1, [r4, #0]
 8000974:	3402      	adds	r4, #2
 8000976:	0c0b      	lsrs	r3, r1, #16
 8000978:	7023      	strb	r3, [r4, #0]
	uint8_t result;
	do{
		Wifi_RxClear();
 800097a:	f000 f99d 	bl	8000cb8 <Wifi_RxClear>

		if(!Wifi_TcpIp_StartTcpConnection(0, ip_weather, 80, 2000))
 800097e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000982:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000986:	2250      	movs	r2, #80	@ 0x50
 8000988:	2000      	movs	r0, #0
 800098a:	f000 fbcd 	bl	8001128 <Wifi_TcpIp_StartTcpConnection>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	f000 812e 	beq.w	8000bf2 <WiFi_GetWeather+0x29e>
			break;

		if(!Wifi_TcpIp_SendDataTcp(0, strlen(weather_request), (uint8_t*)weather_request))
 8000996:	489f      	ldr	r0, [pc, #636]	@ (8000c14 <WiFi_GetWeather+0x2c0>)
 8000998:	f7ff fc2c 	bl	80001f4 <strlen>
 800099c:	4603      	mov	r3, r0
 800099e:	b29b      	uxth	r3, r3
 80009a0:	4a9c      	ldr	r2, [pc, #624]	@ (8000c14 <WiFi_GetWeather+0x2c0>)
 80009a2:	4619      	mov	r1, r3
 80009a4:	2000      	movs	r0, #0
 80009a6:	f000 fdcf 	bl	8001548 <Wifi_TcpIp_SendDataTcp>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	f000 8122 	beq.w	8000bf6 <WiFi_GetWeather+0x2a2>
			break;

		if (Wifi_WaitForString(_WIFI_WAIT_TIME_MED, &result, 1, "}}") == 0x00)
 80009b2:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 80009b6:	4b98      	ldr	r3, [pc, #608]	@ (8000c18 <WiFi_GetWeather+0x2c4>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	f241 3088 	movw	r0, #5000	@ 0x1388
 80009be:	f7ff fea9 	bl	8000714 <Wifi_WaitForString>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	f000 8118 	beq.w	8000bfa <WiFi_GetWeather+0x2a6>
			break;

		for(uint8_t i = 0; i<4; i++)
 80009ca:	2300      	movs	r3, #0
 80009cc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80009d0:	e105      	b.n	8000bde <WiFi_GetWeather+0x28a>
		{
			int index = str_find("\"dt\":", (char*)Wifi.RxBuffer, i+1);
 80009d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009d6:	3301      	adds	r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	461a      	mov	r2, r3
 80009dc:	498f      	ldr	r1, [pc, #572]	@ (8000c1c <WiFi_GetWeather+0x2c8>)
 80009de:	4890      	ldr	r0, [pc, #576]	@ (8000c20 <WiFi_GetWeather+0x2cc>)
 80009e0:	f002 f95c 	bl	8002c9c <str_find>
 80009e4:	6438      	str	r0, [r7, #64]	@ 0x40
			weather[i].time = 0;
 80009e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009ea:	011b      	lsls	r3, r3, #4
 80009ec:	69fa      	ldr	r2, [r7, #28]
 80009ee:	18d1      	adds	r1, r2, r3
 80009f0:	f04f 0200 	mov.w	r2, #0
 80009f4:	f04f 0300 	mov.w	r3, #0
 80009f8:	e9c1 2300 	strd	r2, r3, [r1]
			for(uint8_t d = 0; d < 10; d++)
 80009fc:	2300      	movs	r3, #0
 80009fe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8000a02:	e047      	b.n	8000a94 <WiFi_GetWeather+0x140>
				weather[i].time = weather[i].time * 10 + Wifi.RxBuffer[index + d] - '0';
 8000a04:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a08:	011b      	lsls	r3, r3, #4
 8000a0a:	69fa      	ldr	r2, [r7, #28]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8000a12:	4622      	mov	r2, r4
 8000a14:	462b      	mov	r3, r5
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 0100 	mov.w	r1, #0
 8000a1e:	0099      	lsls	r1, r3, #2
 8000a20:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000a24:	0090      	lsls	r0, r2, #2
 8000a26:	4602      	mov	r2, r0
 8000a28:	460b      	mov	r3, r1
 8000a2a:	eb12 0804 	adds.w	r8, r2, r4
 8000a2e:	eb43 0905 	adc.w	r9, r3, r5
 8000a32:	eb18 0308 	adds.w	r3, r8, r8
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	eb49 0309 	adc.w	r3, r9, r9
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	e9d7 8900 	ldrd	r8, r9, [r7]
 8000a42:	4640      	mov	r0, r8
 8000a44:	4649      	mov	r1, r9
 8000a46:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000a4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a4c:	4413      	add	r3, r2
 8000a4e:	4a75      	ldr	r2, [pc, #468]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000a50:	4413      	add	r3, r2
 8000a52:	785b      	ldrb	r3, [r3, #1]
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	2200      	movs	r2, #0
 8000a58:	613b      	str	r3, [r7, #16]
 8000a5a:	617a      	str	r2, [r7, #20]
 8000a5c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8000a60:	4623      	mov	r3, r4
 8000a62:	eb10 0a03 	adds.w	sl, r0, r3
 8000a66:	462b      	mov	r3, r5
 8000a68:	eb41 0b03 	adc.w	fp, r1, r3
 8000a6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a70:	011b      	lsls	r3, r3, #4
 8000a72:	69fa      	ldr	r2, [r7, #28]
 8000a74:	4413      	add	r3, r2
 8000a76:	f1ba 0230 	subs.w	r2, sl, #48	@ 0x30
 8000a7a:	60ba      	str	r2, [r7, #8]
 8000a7c:	f14b 32ff 	adc.w	r2, fp, #4294967295
 8000a80:	60fa      	str	r2, [r7, #12]
 8000a82:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000a86:	e9c3 1200 	strd	r1, r2, [r3]
			for(uint8_t d = 0; d < 10; d++)
 8000a8a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000a8e:	3301      	adds	r3, #1
 8000a90:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8000a94:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000a98:	2b09      	cmp	r3, #9
 8000a9a:	d9b3      	bls.n	8000a04 <WiFi_GetWeather+0xb0>

			index = str_find("\"temp\":", (char*)Wifi.RxBuffer, i+1);
 8000a9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	495d      	ldr	r1, [pc, #372]	@ (8000c1c <WiFi_GetWeather+0x2c8>)
 8000aa8:	485f      	ldr	r0, [pc, #380]	@ (8000c28 <WiFi_GetWeather+0x2d4>)
 8000aaa:	f002 f8f7 	bl	8002c9c <str_find>
 8000aae:	6438      	str	r0, [r7, #64]	@ 0x40

			if(Wifi.RxBuffer[index] == '-') {
 8000ab0:	4a5c      	ldr	r2, [pc, #368]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000ab2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ab4:	4413      	add	r3, r2
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b2d      	cmp	r3, #45	@ 0x2d
 8000abc:	d135      	bne.n	8000b2a <WiFi_GetWeather+0x1d6>
				if(Wifi.RxBuffer[index+2] == '.')
 8000abe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ac0:	3302      	adds	r3, #2
 8000ac2:	4a58      	ldr	r2, [pc, #352]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000ac4:	4413      	add	r3, r2
 8000ac6:	785b      	ldrb	r3, [r3, #1]
 8000ac8:	2b2e      	cmp	r3, #46	@ 0x2e
 8000aca:	d10f      	bne.n	8000aec <WiFi_GetWeather+0x198>
					weather[i].temp = 0 - (Wifi.RxBuffer[index+1]- '0');
 8000acc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ace:	3301      	adds	r3, #1
 8000ad0:	4a54      	ldr	r2, [pc, #336]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000ad2:	4413      	add	r3, r2
 8000ad4:	785b      	ldrb	r3, [r3, #1]
 8000ad6:	f1c3 0330 	rsb	r3, r3, #48	@ 0x30
 8000ada:	b299      	uxth	r1, r3
 8000adc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ae0:	011b      	lsls	r3, r3, #4
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	b20a      	sxth	r2, r1
 8000ae8:	811a      	strh	r2, [r3, #8]
 8000aea:	e050      	b.n	8000b8e <WiFi_GetWeather+0x23a>
				else
					weather[i].temp = 0 - ((Wifi.RxBuffer[index+1]- '0')*10 + (Wifi.RxBuffer[index+2] - '0'));
 8000aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000aee:	3301      	adds	r3, #1
 8000af0:	4a4c      	ldr	r2, [pc, #304]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000af2:	4413      	add	r3, r2
 8000af4:	785b      	ldrb	r3, [r3, #1]
 8000af6:	3b30      	subs	r3, #48	@ 0x30
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	0352      	lsls	r2, r2, #13
 8000afe:	1ad2      	subs	r2, r2, r3
 8000b00:	0092      	lsls	r2, r2, #2
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b0a:	3202      	adds	r2, #2
 8000b0c:	4945      	ldr	r1, [pc, #276]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000b0e:	440a      	add	r2, r1
 8000b10:	7852      	ldrb	r2, [r2, #1]
 8000b12:	1a9b      	subs	r3, r3, r2
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	3330      	adds	r3, #48	@ 0x30
 8000b18:	b299      	uxth	r1, r3
 8000b1a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b1e:	011b      	lsls	r3, r3, #4
 8000b20:	69fa      	ldr	r2, [r7, #28]
 8000b22:	4413      	add	r3, r2
 8000b24:	b20a      	sxth	r2, r1
 8000b26:	811a      	strh	r2, [r3, #8]
 8000b28:	e031      	b.n	8000b8e <WiFi_GetWeather+0x23a>
			}
			else {
				if(Wifi.RxBuffer[index+1] == '.')
 8000b2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	4a3d      	ldr	r2, [pc, #244]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000b30:	4413      	add	r3, r2
 8000b32:	785b      	ldrb	r3, [r3, #1]
 8000b34:	2b2e      	cmp	r3, #46	@ 0x2e
 8000b36:	d10e      	bne.n	8000b56 <WiFi_GetWeather+0x202>
					weather[i].temp = (Wifi.RxBuffer[index]- '0');
 8000b38:	4a3a      	ldr	r2, [pc, #232]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b3c:	4413      	add	r3, r2
 8000b3e:	3301      	adds	r3, #1
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	3b30      	subs	r3, #48	@ 0x30
 8000b44:	b299      	uxth	r1, r3
 8000b46:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b4a:	011b      	lsls	r3, r3, #4
 8000b4c:	69fa      	ldr	r2, [r7, #28]
 8000b4e:	4413      	add	r3, r2
 8000b50:	b20a      	sxth	r2, r1
 8000b52:	811a      	strh	r2, [r3, #8]
 8000b54:	e01b      	b.n	8000b8e <WiFi_GetWeather+0x23a>
				else
					weather[i].temp = (Wifi.RxBuffer[index]- '0')*10 + (Wifi.RxBuffer[index+1] - '0');
 8000b56:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b5a:	4413      	add	r3, r2
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	3b30      	subs	r3, #48	@ 0x30
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	461a      	mov	r2, r3
 8000b66:	0092      	lsls	r2, r2, #2
 8000b68:	4413      	add	r3, r2
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b70:	3201      	adds	r2, #1
 8000b72:	492c      	ldr	r1, [pc, #176]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000b74:	440a      	add	r2, r1
 8000b76:	7852      	ldrb	r2, [r2, #1]
 8000b78:	4413      	add	r3, r2
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	3b30      	subs	r3, #48	@ 0x30
 8000b7e:	b299      	uxth	r1, r3
 8000b80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b84:	011b      	lsls	r3, r3, #4
 8000b86:	69fa      	ldr	r2, [r7, #28]
 8000b88:	4413      	add	r3, r2
 8000b8a:	b20a      	sxth	r2, r1
 8000b8c:	811a      	strh	r2, [r3, #8]
			}
			index = str_find("\"icon\":\"", (char*)Wifi.RxBuffer, i+1);
 8000b8e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b92:	3301      	adds	r3, #1
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	4920      	ldr	r1, [pc, #128]	@ (8000c1c <WiFi_GetWeather+0x2c8>)
 8000b9a:	4824      	ldr	r0, [pc, #144]	@ (8000c2c <WiFi_GetWeather+0x2d8>)
 8000b9c:	f002 f87e 	bl	8002c9c <str_find>
 8000ba0:	6438      	str	r0, [r7, #64]	@ 0x40
			weather[i].ico_id = (Wifi.RxBuffer[index]- '0')*10 + (Wifi.RxBuffer[index+1] - '0');
 8000ba2:	4a20      	ldr	r2, [pc, #128]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ba6:	4413      	add	r3, r2
 8000ba8:	3301      	adds	r3, #1
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	0092      	lsls	r2, r2, #2
 8000bb0:	4413      	add	r3, r2
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bb8:	3301      	adds	r3, #1
 8000bba:	491a      	ldr	r1, [pc, #104]	@ (8000c24 <WiFi_GetWeather+0x2d0>)
 8000bbc:	440b      	add	r3, r1
 8000bbe:	785b      	ldrb	r3, [r3, #1]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bc8:	011b      	lsls	r3, r3, #4
 8000bca:	69f9      	ldr	r1, [r7, #28]
 8000bcc:	440b      	add	r3, r1
 8000bce:	3a10      	subs	r2, #16
 8000bd0:	b2d2      	uxtb	r2, r2
 8000bd2:	729a      	strb	r2, [r3, #10]
		for(uint8_t i = 0; i<4; i++)
 8000bd4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bd8:	3301      	adds	r3, #1
 8000bda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000bde:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	f67f aef5 	bls.w	80009d2 <WiFi_GetWeather+0x7e>
		}
		Wifi_TcpIp_Close(0);
 8000be8:	2000      	movs	r0, #0
 8000bea:	f000 fb89 	bl	8001300 <Wifi_TcpIp_Close>
		return 0x01;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e008      	b.n	8000c04 <WiFi_GetWeather+0x2b0>
			break;
 8000bf2:	bf00      	nop
 8000bf4:	e002      	b.n	8000bfc <WiFi_GetWeather+0x2a8>
			break;
 8000bf6:	bf00      	nop
 8000bf8:	e000      	b.n	8000bfc <WiFi_GetWeather+0x2a8>
			break;
 8000bfa:	bf00      	nop

	}while(0);

	Wifi_TcpIp_Close(0);
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 fb7f 	bl	8001300 <Wifi_TcpIp_Close>
	return 0x00;
 8000c02:	2300      	movs	r3, #0
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3748      	adds	r7, #72	@ 0x48
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000c0e:	bf00      	nop
 8000c10:	08009158 	.word	0x08009158
 8000c14:	20000030 	.word	0x20000030
 8000c18:	08009138 	.word	0x08009138
 8000c1c:	200001fd 	.word	0x200001fd
 8000c20:	0800913c 	.word	0x0800913c
 8000c24:	200001fc 	.word	0x200001fc
 8000c28:	08009144 	.word	0x08009144
 8000c2c:	0800914c 	.word	0x0800914c

08000c30 <Wifi_ExtractPostParam>:

uint8_t Wifi_ExtractPostParam(char* key, char* output, size_t max_len) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
    char* start = strstr((char*)Wifi.RxBuffer, key);
 8000c3c:	68f9      	ldr	r1, [r7, #12]
 8000c3e:	481d      	ldr	r0, [pc, #116]	@ (8000cb4 <Wifi_ExtractPostParam+0x84>)
 8000c40:	f006 f8f3 	bl	8006e2a <strstr>
 8000c44:	61b8      	str	r0, [r7, #24]
    if (start) {
 8000c46:	69bb      	ldr	r3, [r7, #24]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d02b      	beq.n	8000ca4 <Wifi_ExtractPostParam+0x74>
        start += strlen(key); // пропустить ключ
 8000c4c:	68f8      	ldr	r0, [r7, #12]
 8000c4e:	f7ff fad1 	bl	80001f4 <strlen>
 8000c52:	4602      	mov	r2, r0
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	4413      	add	r3, r2
 8000c58:	61bb      	str	r3, [r7, #24]
        char* end = strchr(start, '&');
 8000c5a:	2126      	movs	r1, #38	@ 0x26
 8000c5c:	69b8      	ldr	r0, [r7, #24]
 8000c5e:	f006 f8b2 	bl	8006dc6 <strchr>
 8000c62:	61f8      	str	r0, [r7, #28]
        if (!end) end = strchr(start, '\0');
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d107      	bne.n	8000c7a <Wifi_ExtractPostParam+0x4a>
 8000c6a:	69b8      	ldr	r0, [r7, #24]
 8000c6c:	f7ff fac2 	bl	80001f4 <strlen>
 8000c70:	4603      	mov	r3, r0
 8000c72:	461a      	mov	r2, r3
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	4413      	add	r3, r2
 8000c78:	61fb      	str	r3, [r7, #28]
        size_t len = (end - start < max_len - 1) ? end - start : max_len - 1;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	69f9      	ldr	r1, [r7, #28]
 8000c80:	69ba      	ldr	r2, [r7, #24]
 8000c82:	1a8a      	subs	r2, r1, r2
 8000c84:	4293      	cmp	r3, r2
 8000c86:	bf28      	it	cs
 8000c88:	4613      	movcs	r3, r2
 8000c8a:	617b      	str	r3, [r7, #20]
        strncpy(output, start, len);
 8000c8c:	697a      	ldr	r2, [r7, #20]
 8000c8e:	69b9      	ldr	r1, [r7, #24]
 8000c90:	68b8      	ldr	r0, [r7, #8]
 8000c92:	f006 f8b7 	bl	8006e04 <strncpy>
        output[len] = '\0';
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	701a      	strb	r2, [r3, #0]
        return 0x01; // найдено
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e003      	b.n	8000cac <Wifi_ExtractPostParam+0x7c>
    } else {
        output[0] = '\0';
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
        return 0x00;// не найдено
 8000caa:	2300      	movs	r3, #0
    }
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3720      	adds	r7, #32
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	200001fd 	.word	0x200001fd

08000cb8 <Wifi_RxClear>:
	}
	*dst = '\0';
}

void Wifi_RxClear(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
	memset(Wifi.RxBuffer, 0, _WIFI_RX_SIZE);
 8000cbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4808      	ldr	r0, [pc, #32]	@ (8000ce4 <Wifi_RxClear+0x2c>)
 8000cc4:	f006 f877 	bl	8006db6 <memset>
	Wifi.RxIndex = 0;
 8000cc8:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <Wifi_RxClear+0x30>)
 8000cca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
	HAL_UART_Receive_IT(&_WIFI_USART, &Wifi.usartBuff, 1);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	4904      	ldr	r1, [pc, #16]	@ (8000ce8 <Wifi_RxClear+0x30>)
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <Wifi_RxClear+0x34>)
 8000cda:	f004 ff02 	bl	8005ae2 <HAL_UART_Receive_IT>
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200001fd 	.word	0x200001fd
 8000ce8:	200001fc 	.word	0x200001fc
 8000cec:	20002858 	.word	0x20002858

08000cf0 <Wifi_TxClear>:

void Wifi_TxClear(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	memset(Wifi.TxBuffer, 0, _WIFI_TX_SIZE);
 8000cf4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4802      	ldr	r0, [pc, #8]	@ (8000d04 <Wifi_TxClear+0x14>)
 8000cfc:	f006 f85b 	bl	8006db6 <memset>
}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	200011fd 	.word	0x200011fd

08000d08 <Wifi_RxCallBack>:

void Wifi_RxCallBack(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	Wifi.RxBuffer[Wifi.RxIndex] = Wifi.usartBuff;
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d12:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8000d16:	4619      	mov	r1, r3
 8000d18:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d1a:	781a      	ldrb	r2, [r3, #0]
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d1e:	440b      	add	r3, r1
 8000d20:	705a      	strb	r2, [r3, #1]
	if (Wifi.RxIndex < _WIFI_RX_SIZE) Wifi.RxIndex++;
 8000d22:	4b0d      	ldr	r3, [pc, #52]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d28:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8000d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d30:	d20b      	bcs.n	8000d4a <Wifi_RxCallBack+0x42>
 8000d32:	4b09      	ldr	r3, [pc, #36]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d38:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d46:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
	HAL_UART_Receive_IT(&_WIFI_USART, &Wifi.usartBuff, 1);
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	4902      	ldr	r1, [pc, #8]	@ (8000d58 <Wifi_RxCallBack+0x50>)
 8000d4e:	4803      	ldr	r0, [pc, #12]	@ (8000d5c <Wifi_RxCallBack+0x54>)
 8000d50:	f004 fec7 	bl	8005ae2 <HAL_UART_Receive_IT>
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200001fc 	.word	0x200001fc
 8000d5c:	20002858 	.word	0x20002858

08000d60 <Wifi_Init>:

uint8_t Wifi_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af02      	add	r7, sp, #8
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000d66:	2300      	movs	r3, #0
 8000d68:	71fb      	strb	r3, [r7, #7]
	// Clean the variables and start the interruption to work with the UART
	do
	{
		Wifi_RxClear();
 8000d6a:	f7ff ffa5 	bl	8000cb8 <Wifi_RxClear>

		if (Wifi_SendString("AT\r\n") == 0x00) break;
 8000d6e:	4815      	ldr	r0, [pc, #84]	@ (8000dc4 <Wifi_Init+0x64>)
 8000d70:	f7ff fcbe 	bl	80006f0 <Wifi_SendString>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d01a      	beq.n	8000db0 <Wifi_Init+0x50>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8000d7a:	1db9      	adds	r1, r7, #6
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <Wifi_Init+0x68>)
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	4b12      	ldr	r3, [pc, #72]	@ (8000dcc <Wifi_Init+0x6c>)
 8000d82:	2202      	movs	r2, #2
 8000d84:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d88:	f7ff fcc4 	bl	8000714 <Wifi_WaitForString>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d010      	beq.n	8000db4 <Wifi_Init+0x54>
		if (result == 2) break;
 8000d92:	79bb      	ldrb	r3, [r7, #6]
 8000d94:	2b02      	cmp	r3, #2
 8000d96:	d00f      	beq.n	8000db8 <Wifi_Init+0x58>
		returnVal = 0x01;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	71fb      	strb	r3, [r7, #7]
		Wifi_RxClear();
 8000d9c:	f7ff ff8c 	bl	8000cb8 <Wifi_RxClear>
		Wifi_TxClear();
 8000da0:	f7ff ffa6 	bl	8000cf0 <Wifi_TxClear>
		HAL_UART_Receive_IT(&_WIFI_USART, &Wifi.usartBuff, 1);
 8000da4:	2201      	movs	r2, #1
 8000da6:	490a      	ldr	r1, [pc, #40]	@ (8000dd0 <Wifi_Init+0x70>)
 8000da8:	480a      	ldr	r0, [pc, #40]	@ (8000dd4 <Wifi_Init+0x74>)
 8000daa:	f004 fe9a 	bl	8005ae2 <HAL_UART_Receive_IT>
 8000dae:	e004      	b.n	8000dba <Wifi_Init+0x5a>
		if (Wifi_SendString("AT\r\n") == 0x00) break;
 8000db0:	bf00      	nop
 8000db2:	e002      	b.n	8000dba <Wifi_Init+0x5a>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8000db4:	bf00      	nop
 8000db6:	e000      	b.n	8000dba <Wifi_Init+0x5a>
		if (result == 2) break;
 8000db8:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000dba:	79fb      	ldrb	r3, [r7, #7]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	08009170 	.word	0x08009170
 8000dc8:	0800917c 	.word	0x0800917c
 8000dcc:	08009178 	.word	0x08009178
 8000dd0:	200001fc 	.word	0x200001fc
 8000dd4:	20002858 	.word	0x20002858

08000dd8 <Wifi_Restart>:

uint8_t Wifi_Restart(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af02      	add	r7, sp, #8
	// Make a restart of the ESP8266 using the AT Commands

	uint8_t result;
	uint8_t returnVal = 0x00;
 8000dde:	2300      	movs	r3, #0
 8000de0:	71fb      	strb	r3, [r7, #7]
	do
	{
		Wifi_RxClear();
 8000de2:	f7ff ff69 	bl	8000cb8 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+RST\r\n");
 8000de6:	4913      	ldr	r1, [pc, #76]	@ (8000e34 <Wifi_Restart+0x5c>)
 8000de8:	4813      	ldr	r0, [pc, #76]	@ (8000e38 <Wifi_Restart+0x60>)
 8000dea:	f005 ff51 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000dee:	4812      	ldr	r0, [pc, #72]	@ (8000e38 <Wifi_Restart+0x60>)
 8000df0:	f7ff fc7e 	bl	80006f0 <Wifi_SendString>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d011      	beq.n	8000e1e <Wifi_Restart+0x46>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000dfa:	1db9      	adds	r1, r7, #6
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e3c <Wifi_Restart+0x64>)
 8000dfe:	9300      	str	r3, [sp, #0]
 8000e00:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <Wifi_Restart+0x68>)
 8000e02:	2202      	movs	r2, #2
 8000e04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e08:	f7ff fc84 	bl	8000714 <Wifi_WaitForString>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d007      	beq.n	8000e22 <Wifi_Restart+0x4a>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8000e12:	79bb      	ldrb	r3, [r7, #6]
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d006      	beq.n	8000e26 <Wifi_Restart+0x4e>
		break;
		returnVal = 0x01;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	71fb      	strb	r3, [r7, #7]
 8000e1c:	e004      	b.n	8000e28 <Wifi_Restart+0x50>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000e1e:	bf00      	nop
 8000e20:	e002      	b.n	8000e28 <Wifi_Restart+0x50>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000e22:	bf00      	nop
 8000e24:	e000      	b.n	8000e28 <Wifi_Restart+0x50>
		break;
 8000e26:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000e28:	79fb      	ldrb	r3, [r7, #7]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	08009184 	.word	0x08009184
 8000e38:	200011fd 	.word	0x200011fd
 8000e3c:	0800917c 	.word	0x0800917c
 8000e40:	08009178 	.word	0x08009178

08000e44 <Wifi_SetMode>:
	while (0);
	return returnVal;
}

uint8_t Wifi_SetMode(WifiMode_t WifiMode_)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af02      	add	r7, sp, #8
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8000e52:	f7ff ff31 	bl	8000cb8 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+CWMODE_CUR=%d\r\n", WifiMode_);
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4917      	ldr	r1, [pc, #92]	@ (8000eb8 <Wifi_SetMode+0x74>)
 8000e5c:	4817      	ldr	r0, [pc, #92]	@ (8000ebc <Wifi_SetMode+0x78>)
 8000e5e:	f005 ff17 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000e62:	4816      	ldr	r0, [pc, #88]	@ (8000ebc <Wifi_SetMode+0x78>)
 8000e64:	f7ff fc44 	bl	80006f0 <Wifi_SendString>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d019      	beq.n	8000ea2 <Wifi_SetMode+0x5e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000e6e:	f107 010e 	add.w	r1, r7, #14
 8000e72:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <Wifi_SetMode+0x7c>)
 8000e74:	9300      	str	r3, [sp, #0]
 8000e76:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <Wifi_SetMode+0x80>)
 8000e78:	2202      	movs	r2, #2
 8000e7a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e7e:	f7ff fc49 	bl	8000714 <Wifi_WaitForString>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00e      	beq.n	8000ea6 <Wifi_SetMode+0x62>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d00d      	beq.n	8000eaa <Wifi_SetMode+0x66>
		break;
		Wifi.Mode = WifiMode_;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <Wifi_SetMode+0x84>)
 8000e90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000e94:	461a      	mov	r2, r3
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	f882 3405 	strb.w	r3, [r2, #1029]	@ 0x405
		returnVal = 0x01;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	73fb      	strb	r3, [r7, #15]
 8000ea0:	e004      	b.n	8000eac <Wifi_SetMode+0x68>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000ea2:	bf00      	nop
 8000ea4:	e002      	b.n	8000eac <Wifi_SetMode+0x68>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000ea6:	bf00      	nop
 8000ea8:	e000      	b.n	8000eac <Wifi_SetMode+0x68>
		break;
 8000eaa:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	080091c0 	.word	0x080091c0
 8000ebc:	200011fd 	.word	0x200011fd
 8000ec0:	0800917c 	.word	0x0800917c
 8000ec4:	08009178 	.word	0x08009178
 8000ec8:	200001fc 	.word	0x200001fc

08000ecc <Wifi_GetMyIp>:
	while (0);
	return returnVal;
}

uint8_t Wifi_GetMyIp(char* IP)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af02      	add	r7, sp, #8
 8000ed2:	6078      	str	r0, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]
	do
	{
		memset(IP, 0, 16);
 8000ed8:	2210      	movs	r2, #16
 8000eda:	2100      	movs	r1, #0
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f005 ff6a 	bl	8006db6 <memset>
		Wifi_RxClear();
 8000ee2:	f7ff fee9 	bl	8000cb8 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+CIFSR\r\n");
 8000ee6:	491a      	ldr	r1, [pc, #104]	@ (8000f50 <Wifi_GetMyIp+0x84>)
 8000ee8:	481a      	ldr	r0, [pc, #104]	@ (8000f54 <Wifi_GetMyIp+0x88>)
 8000eea:	f005 fed1 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000eee:	4819      	ldr	r0, [pc, #100]	@ (8000f54 <Wifi_GetMyIp+0x88>)
 8000ef0:	f7ff fbfe 	bl	80006f0 <Wifi_SendString>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d020      	beq.n	8000f3c <Wifi_GetMyIp+0x70>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000efa:	f107 010e 	add.w	r1, r7, #14
 8000efe:	4b16      	ldr	r3, [pc, #88]	@ (8000f58 <Wifi_GetMyIp+0x8c>)
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <Wifi_GetMyIp+0x90>)
 8000f04:	2202      	movs	r2, #2
 8000f06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f0a:	f7ff fc03 	bl	8000714 <Wifi_WaitForString>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d015      	beq.n	8000f40 <Wifi_GetMyIp+0x74>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8000f14:	7bbb      	ldrb	r3, [r7, #14]
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d014      	beq.n	8000f44 <Wifi_GetMyIp+0x78>
		break;
		sscanf((char*) Wifi.RxBuffer, "AT+CIFSR\r\r\n+CIFSR:APIP,\"%[^\"]", Wifi.MyIP);
 8000f1a:	4a11      	ldr	r2, [pc, #68]	@ (8000f60 <Wifi_GetMyIp+0x94>)
 8000f1c:	4911      	ldr	r1, [pc, #68]	@ (8000f64 <Wifi_GetMyIp+0x98>)
 8000f1e:	4812      	ldr	r0, [pc, #72]	@ (8000f68 <Wifi_GetMyIp+0x9c>)
 8000f20:	f005 fed8 	bl	8006cd4 <siscanf>
		sscanf((char*) Wifi.RxBuffer, "AT+CIFSR\r\r\n+CIFSR:STAIP,\"%[^\"]", Wifi.MyIP);
 8000f24:	4a0e      	ldr	r2, [pc, #56]	@ (8000f60 <Wifi_GetMyIp+0x94>)
 8000f26:	4911      	ldr	r1, [pc, #68]	@ (8000f6c <Wifi_GetMyIp+0xa0>)
 8000f28:	480f      	ldr	r0, [pc, #60]	@ (8000f68 <Wifi_GetMyIp+0x9c>)
 8000f2a:	f005 fed3 	bl	8006cd4 <siscanf>
		strcpy(IP, Wifi.MyIP);
 8000f2e:	490c      	ldr	r1, [pc, #48]	@ (8000f60 <Wifi_GetMyIp+0x94>)
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f006 fbfc 	bl	800772e <strcpy>
		returnVal = 0x01;
 8000f36:	2301      	movs	r3, #1
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	e004      	b.n	8000f46 <Wifi_GetMyIp+0x7a>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000f3c:	bf00      	nop
 8000f3e:	e002      	b.n	8000f46 <Wifi_GetMyIp+0x7a>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000f40:	bf00      	nop
 8000f42:	e000      	b.n	8000f46 <Wifi_GetMyIp+0x7a>
		break;
 8000f44:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	080091ec 	.word	0x080091ec
 8000f54:	200011fd 	.word	0x200011fd
 8000f58:	0800917c 	.word	0x0800917c
 8000f5c:	08009178 	.word	0x08009178
 8000f60:	20001602 	.word	0x20001602
 8000f64:	080091f8 	.word	0x080091f8
 8000f68:	200001fd 	.word	0x200001fd
 8000f6c:	08009218 	.word	0x08009218

08000f70 <Wifi_Station_ConnectToAp>:

uint8_t Wifi_Station_ConnectToAp(char *SSID, char *Pass, char *MAC)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af02      	add	r7, sp, #8
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	75fb      	strb	r3, [r7, #23]
	do
	{
		/*
		 * It connects to a WiFi network who has all the parameters correctly
		 */
		Wifi_RxClear();
 8000f80:	f7ff fe9a 	bl	8000cb8 <Wifi_RxClear>
		if (MAC == NULL) sprintf((char*) Wifi.TxBuffer, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", SSID, Pass);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d106      	bne.n	8000f98 <Wifi_Station_ConnectToAp+0x28>
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	68fa      	ldr	r2, [r7, #12]
 8000f8e:	4919      	ldr	r1, [pc, #100]	@ (8000ff4 <Wifi_Station_ConnectToAp+0x84>)
 8000f90:	4819      	ldr	r0, [pc, #100]	@ (8000ff8 <Wifi_Station_ConnectToAp+0x88>)
 8000f92:	f005 fe7d 	bl	8006c90 <siprintf>
 8000f96:	e007      	b.n	8000fa8 <Wifi_Station_ConnectToAp+0x38>
		else sprintf((char*) Wifi.TxBuffer, "AT+CWJAP_CUR=\"%s\",\"%s\",\"%s\"\r\n", SSID, Pass, MAC);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	4916      	ldr	r1, [pc, #88]	@ (8000ffc <Wifi_Station_ConnectToAp+0x8c>)
 8000fa2:	4815      	ldr	r0, [pc, #84]	@ (8000ff8 <Wifi_Station_ConnectToAp+0x88>)
 8000fa4:	f005 fe74 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000fa8:	4813      	ldr	r0, [pc, #76]	@ (8000ff8 <Wifi_Station_ConnectToAp+0x88>)
 8000faa:	f7ff fba1 	bl	80006f0 <Wifi_SendString>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d014      	beq.n	8000fde <Wifi_Station_ConnectToAp+0x6e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH, &result, 3, "\r\nOK\r\n", "\r\nERROR\r\n", "\r\nFAIL\r\n") == 0x00) break;
 8000fb4:	f107 0116 	add.w	r1, r7, #22
 8000fb8:	4b11      	ldr	r3, [pc, #68]	@ (8001000 <Wifi_Station_ConnectToAp+0x90>)
 8000fba:	9301      	str	r3, [sp, #4]
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <Wifi_Station_ConnectToAp+0x94>)
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <Wifi_Station_ConnectToAp+0x98>)
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 8000fc8:	f7ff fba4 	bl	8000714 <Wifi_WaitForString>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d007      	beq.n	8000fe2 <Wifi_Station_ConnectToAp+0x72>
		if (result > 1)		// If the result is higher to 1 is because there were an error
 8000fd2:	7dbb      	ldrb	r3, [r7, #22]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d806      	bhi.n	8000fe6 <Wifi_Station_ConnectToAp+0x76>
		break;// in the communication
		returnVal = 0x01;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	75fb      	strb	r3, [r7, #23]
 8000fdc:	e004      	b.n	8000fe8 <Wifi_Station_ConnectToAp+0x78>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000fde:	bf00      	nop
 8000fe0:	e002      	b.n	8000fe8 <Wifi_Station_ConnectToAp+0x78>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH, &result, 3, "\r\nOK\r\n", "\r\nERROR\r\n", "\r\nFAIL\r\n") == 0x00) break;
 8000fe2:	bf00      	nop
 8000fe4:	e000      	b.n	8000fe8 <Wifi_Station_ConnectToAp+0x78>
		break;// in the communication
 8000fe6:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	08009238 	.word	0x08009238
 8000ff8:	200011fd 	.word	0x200011fd
 8000ffc:	08009254 	.word	0x08009254
 8001000:	0800927c 	.word	0x0800927c
 8001004:	08009288 	.word	0x08009288
 8001008:	08009274 	.word	0x08009274

0800100c <Wifi_SoftAp_Create>:
	return returnVal;
}

uint8_t Wifi_SoftAp_Create(char *SSID, char *password, uint8_t channel, WifiEncryptionType_t WifiEncryptionType,
	uint8_t MaxConnections_1_to_4, uint8_t HiddenSSID)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	@ 0x28
 8001010:	af04      	add	r7, sp, #16
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	4611      	mov	r1, r2
 8001018:	461a      	mov	r2, r3
 800101a:	460b      	mov	r3, r1
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	4613      	mov	r3, r2
 8001020:	71bb      	strb	r3, [r7, #6]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001022:	2300      	movs	r3, #0
 8001024:	75fb      	strb	r3, [r7, #23]
	{
		/*
		 * It creates the SoftAP (Small WiFi Network) that it is possible with the ESP8266
		 * the data of this network is defined by the inputs of the function
		 */
		Wifi_RxClear();
 8001026:	f7ff fe47 	bl	8000cb8 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+CWSAP=\"%s\",\"%s\",%d,%d,%d,%d\r\n", SSID, password, channel, WifiEncryptionType, MaxConnections_1_to_4, HiddenSSID);
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	79ba      	ldrb	r2, [r7, #6]
 800102e:	f897 1020 	ldrb.w	r1, [r7, #32]
 8001032:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8001036:	9003      	str	r0, [sp, #12]
 8001038:	9102      	str	r1, [sp, #8]
 800103a:	9201      	str	r2, [sp, #4]
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	4913      	ldr	r1, [pc, #76]	@ (8001090 <Wifi_SoftAp_Create+0x84>)
 8001044:	4813      	ldr	r0, [pc, #76]	@ (8001094 <Wifi_SoftAp_Create+0x88>)
 8001046:	f005 fe23 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 800104a:	4812      	ldr	r0, [pc, #72]	@ (8001094 <Wifi_SoftAp_Create+0x88>)
 800104c:	f7ff fb50 	bl	80006f0 <Wifi_SendString>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d012      	beq.n	800107c <Wifi_SoftAp_Create+0x70>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001056:	f107 0116 	add.w	r1, r7, #22
 800105a:	4b0f      	ldr	r3, [pc, #60]	@ (8001098 <Wifi_SoftAp_Create+0x8c>)
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <Wifi_SoftAp_Create+0x90>)
 8001060:	2202      	movs	r2, #2
 8001062:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001066:	f7ff fb55 	bl	8000714 <Wifi_WaitForString>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d007      	beq.n	8001080 <Wifi_SoftAp_Create+0x74>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8001070:	7dbb      	ldrb	r3, [r7, #22]
 8001072:	2b02      	cmp	r3, #2
 8001074:	d006      	beq.n	8001084 <Wifi_SoftAp_Create+0x78>
		break;

		returnVal = 0x01;
 8001076:	2301      	movs	r3, #1
 8001078:	75fb      	strb	r3, [r7, #23]
 800107a:	e004      	b.n	8001086 <Wifi_SoftAp_Create+0x7a>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 800107c:	bf00      	nop
 800107e:	e002      	b.n	8001086 <Wifi_SoftAp_Create+0x7a>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001080:	bf00      	nop
 8001082:	e000      	b.n	8001086 <Wifi_SoftAp_Create+0x7a>
		break;
 8001084:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001086:	7dfb      	ldrb	r3, [r7, #23]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	080092ec 	.word	0x080092ec
 8001094:	200011fd 	.word	0x200011fd
 8001098:	0800917c 	.word	0x0800917c
 800109c:	08009178 	.word	0x08009178

080010a0 <Wifi_TcpIp_SetMultiConnection>:
	while (0);
	return returnVal;
}

uint8_t Wifi_TcpIp_SetMultiConnection(uint8_t EnableMultiConnections)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af02      	add	r7, sp, #8
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t returnVal = 0x00;
 80010aa:	2300      	movs	r3, #0
 80010ac:	73fb      	strb	r3, [r7, #15]
	do
	{
		// Enable or Disable the multiconnection possibility
		Wifi_RxClear();
 80010ae:	f7ff fe03 	bl	8000cb8 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+CIPMUX=%d\r\n", EnableMultiConnections);
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	461a      	mov	r2, r3
 80010b6:	4917      	ldr	r1, [pc, #92]	@ (8001114 <Wifi_TcpIp_SetMultiConnection+0x74>)
 80010b8:	4817      	ldr	r0, [pc, #92]	@ (8001118 <Wifi_TcpIp_SetMultiConnection+0x78>)
 80010ba:	f005 fde9 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80010be:	4816      	ldr	r0, [pc, #88]	@ (8001118 <Wifi_TcpIp_SetMultiConnection+0x78>)
 80010c0:	f7ff fb16 	bl	80006f0 <Wifi_SendString>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d019      	beq.n	80010fe <Wifi_TcpIp_SetMultiConnection+0x5e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 80010ca:	f107 010e 	add.w	r1, r7, #14
 80010ce:	4b13      	ldr	r3, [pc, #76]	@ (800111c <Wifi_TcpIp_SetMultiConnection+0x7c>)
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <Wifi_TcpIp_SetMultiConnection+0x80>)
 80010d4:	2202      	movs	r2, #2
 80010d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010da:	f7ff fb1b 	bl	8000714 <Wifi_WaitForString>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00e      	beq.n	8001102 <Wifi_TcpIp_SetMultiConnection+0x62>
		if (result == 2) break;
 80010e4:	7bbb      	ldrb	r3, [r7, #14]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d00d      	beq.n	8001106 <Wifi_TcpIp_SetMultiConnection+0x66>
		Wifi.TcpIpMultiConnection = EnableMultiConnections;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <Wifi_TcpIp_SetMultiConnection+0x84>)
 80010ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80010f0:	461a      	mov	r2, r3
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	f882 3518 	strb.w	r3, [r2, #1304]	@ 0x518
		returnVal = 0x01;
 80010f8:	2301      	movs	r3, #1
 80010fa:	73fb      	strb	r3, [r7, #15]
 80010fc:	e004      	b.n	8001108 <Wifi_TcpIp_SetMultiConnection+0x68>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80010fe:	bf00      	nop
 8001100:	e002      	b.n	8001108 <Wifi_TcpIp_SetMultiConnection+0x68>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8001102:	bf00      	nop
 8001104:	e000      	b.n	8001108 <Wifi_TcpIp_SetMultiConnection+0x68>
		if (result == 2) break;
 8001106:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001108:	7bfb      	ldrb	r3, [r7, #15]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	080093a0 	.word	0x080093a0
 8001118:	200011fd 	.word	0x200011fd
 800111c:	0800917c 	.word	0x0800917c
 8001120:	08009178 	.word	0x08009178
 8001124:	200001fc 	.word	0x200001fc

08001128 <Wifi_TcpIp_StartTcpConnection>:
	while (0);
	return returnVal;
}

uint8_t Wifi_TcpIp_StartTcpConnection(uint8_t LinkId, char *RemoteIp, uint16_t RemotePort, uint16_t TimeOut)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af02      	add	r7, sp, #8
 800112e:	60b9      	str	r1, [r7, #8]
 8001130:	4611      	mov	r1, r2
 8001132:	461a      	mov	r2, r3
 8001134:	4603      	mov	r3, r0
 8001136:	73fb      	strb	r3, [r7, #15]
 8001138:	460b      	mov	r3, r1
 800113a:	81bb      	strh	r3, [r7, #12]
 800113c:	4613      	mov	r3, r2
 800113e:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001140:	2300      	movs	r3, #0
 8001142:	75fb      	strb	r3, [r7, #23]
		/*
		 * It makes a TCP server and then it creates a TCP Connection according to the
		 * settings in the function. It uses a very high time of waiting because the
		 * ESP8266 takes a lot of time to create a connection with a TCP the first time.
		 */
		Wifi_RxClear();
 8001144:	f7ff fdb8 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x01)
 8001148:	4b35      	ldr	r3, [pc, #212]	@ (8001220 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 800114a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800114e:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 8001152:	2b01      	cmp	r3, #1
 8001154:	d11b      	bne.n	800118e <Wifi_TcpIp_StartTcpConnection+0x66>
		{
			sprintf((char*) Wifi.TxBuffer, "AT+CIPSERVER=1,%d\r\n", RemotePort);
 8001156:	89bb      	ldrh	r3, [r7, #12]
 8001158:	461a      	mov	r2, r3
 800115a:	4932      	ldr	r1, [pc, #200]	@ (8001224 <Wifi_TcpIp_StartTcpConnection+0xfc>)
 800115c:	4832      	ldr	r0, [pc, #200]	@ (8001228 <Wifi_TcpIp_StartTcpConnection+0x100>)
 800115e:	f005 fd97 	bl	8006c90 <siprintf>
			if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001162:	4831      	ldr	r0, [pc, #196]	@ (8001228 <Wifi_TcpIp_StartTcpConnection+0x100>)
 8001164:	f7ff fac4 	bl	80006f0 <Wifi_SendString>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d048      	beq.n	8001200 <Wifi_TcpIp_StartTcpConnection+0xd8>
			if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 800116e:	f107 0116 	add.w	r1, r7, #22
 8001172:	4b2e      	ldr	r3, [pc, #184]	@ (800122c <Wifi_TcpIp_StartTcpConnection+0x104>)
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	4b2e      	ldr	r3, [pc, #184]	@ (8001230 <Wifi_TcpIp_StartTcpConnection+0x108>)
 8001178:	2202      	movs	r2, #2
 800117a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800117e:	f7ff fac9 	bl	8000714 <Wifi_WaitForString>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d03d      	beq.n	8001204 <Wifi_TcpIp_StartTcpConnection+0xdc>
			if (result == 2)		// It was find the "ERROR" String in the receiving information
 8001188:	7dbb      	ldrb	r3, [r7, #22]
 800118a:	2b02      	cmp	r3, #2
 800118c:	d03c      	beq.n	8001208 <Wifi_TcpIp_StartTcpConnection+0xe0>
			break;
		}
		Wifi_RxClear();
 800118e:	f7ff fd93 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=\"TCP\",\"%s\",%d,%d\r\n", RemoteIp, RemotePort, TimeOut);
 8001192:	4b23      	ldr	r3, [pc, #140]	@ (8001220 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8001194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001198:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 800119c:	2b00      	cmp	r3, #0
 800119e:	d109      	bne.n	80011b4 <Wifi_TcpIp_StartTcpConnection+0x8c>
 80011a0:	89ba      	ldrh	r2, [r7, #12]
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	4613      	mov	r3, r2
 80011a8:	68ba      	ldr	r2, [r7, #8]
 80011aa:	4922      	ldr	r1, [pc, #136]	@ (8001234 <Wifi_TcpIp_StartTcpConnection+0x10c>)
 80011ac:	481e      	ldr	r0, [pc, #120]	@ (8001228 <Wifi_TcpIp_StartTcpConnection+0x100>)
 80011ae:	f005 fd6f 	bl	8006c90 <siprintf>
 80011b2:	e00a      	b.n	80011ca <Wifi_TcpIp_StartTcpConnection+0xa2>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=%d,\"TCP\",\"%s\",%d,%d\r\n", LinkId, RemoteIp, RemotePort, TimeOut);
 80011b4:	7bf9      	ldrb	r1, [r7, #15]
 80011b6:	89bb      	ldrh	r3, [r7, #12]
 80011b8:	88fa      	ldrh	r2, [r7, #6]
 80011ba:	9201      	str	r2, [sp, #4]
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	460a      	mov	r2, r1
 80011c2:	491d      	ldr	r1, [pc, #116]	@ (8001238 <Wifi_TcpIp_StartTcpConnection+0x110>)
 80011c4:	4818      	ldr	r0, [pc, #96]	@ (8001228 <Wifi_TcpIp_StartTcpConnection+0x100>)
 80011c6:	f005 fd63 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80011ca:	4817      	ldr	r0, [pc, #92]	@ (8001228 <Wifi_TcpIp_StartTcpConnection+0x100>)
 80011cc:	f7ff fa90 	bl	80006f0 <Wifi_SendString>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d01a      	beq.n	800120c <Wifi_TcpIp_StartTcpConnection+0xe4>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "CONNECT", "ERROR") == 0x00) break;
 80011d6:	f107 0116 	add.w	r1, r7, #22
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <Wifi_TcpIp_StartTcpConnection+0x104>)
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	4b17      	ldr	r3, [pc, #92]	@ (800123c <Wifi_TcpIp_StartTcpConnection+0x114>)
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	4b13      	ldr	r3, [pc, #76]	@ (8001230 <Wifi_TcpIp_StartTcpConnection+0x108>)
 80011e4:	2203      	movs	r2, #3
 80011e6:	f643 2098 	movw	r0, #15000	@ 0x3a98
 80011ea:	f7ff fa93 	bl	8000714 <Wifi_WaitForString>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d00d      	beq.n	8001210 <Wifi_TcpIp_StartTcpConnection+0xe8>
		if (result == 3) break;
 80011f4:	7dbb      	ldrb	r3, [r7, #22]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d00c      	beq.n	8001214 <Wifi_TcpIp_StartTcpConnection+0xec>
		returnVal = 0x01;
 80011fa:	2301      	movs	r3, #1
 80011fc:	75fb      	strb	r3, [r7, #23]
 80011fe:	e00a      	b.n	8001216 <Wifi_TcpIp_StartTcpConnection+0xee>
			if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001200:	bf00      	nop
 8001202:	e008      	b.n	8001216 <Wifi_TcpIp_StartTcpConnection+0xee>
			if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001204:	bf00      	nop
 8001206:	e006      	b.n	8001216 <Wifi_TcpIp_StartTcpConnection+0xee>
			break;
 8001208:	bf00      	nop
 800120a:	e004      	b.n	8001216 <Wifi_TcpIp_StartTcpConnection+0xee>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 800120c:	bf00      	nop
 800120e:	e002      	b.n	8001216 <Wifi_TcpIp_StartTcpConnection+0xee>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "CONNECT", "ERROR") == 0x00) break;
 8001210:	bf00      	nop
 8001212:	e000      	b.n	8001216 <Wifi_TcpIp_StartTcpConnection+0xee>
		if (result == 3) break;
 8001214:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001216:	7dfb      	ldrb	r3, [r7, #23]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200001fc 	.word	0x200001fc
 8001224:	080093c0 	.word	0x080093c0
 8001228:	200011fd 	.word	0x200011fd
 800122c:	0800917c 	.word	0x0800917c
 8001230:	08009178 	.word	0x08009178
 8001234:	080093d4 	.word	0x080093d4
 8001238:	080093f4 	.word	0x080093f4
 800123c:	08009418 	.word	0x08009418

08001240 <Wifi_TcpIp_StartUdpConnection>:

uint8_t Wifi_TcpIp_StartUdpConnection(uint8_t LinkId, char *RemoteIp, uint16_t RemotePort, uint16_t LocalPort)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af02      	add	r7, sp, #8
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	4611      	mov	r1, r2
 800124a:	461a      	mov	r2, r3
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	460b      	mov	r3, r1
 8001252:	81bb      	strh	r3, [r7, #12]
 8001254:	4613      	mov	r3, r2
 8001256:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001258:	2300      	movs	r3, #0
 800125a:	75fb      	strb	r3, [r7, #23]
	do
	{
		Wifi_RxClear();
 800125c:	f7ff fd2c 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=\"UDP\",\"%s\",%d,%d\r\n", RemoteIp, RemotePort, LocalPort);
 8001260:	4b20      	ldr	r3, [pc, #128]	@ (80012e4 <Wifi_TcpIp_StartUdpConnection+0xa4>)
 8001262:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001266:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 800126a:	2b00      	cmp	r3, #0
 800126c:	d109      	bne.n	8001282 <Wifi_TcpIp_StartUdpConnection+0x42>
 800126e:	89ba      	ldrh	r2, [r7, #12]
 8001270:	88fb      	ldrh	r3, [r7, #6]
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	4613      	mov	r3, r2
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	491b      	ldr	r1, [pc, #108]	@ (80012e8 <Wifi_TcpIp_StartUdpConnection+0xa8>)
 800127a:	481c      	ldr	r0, [pc, #112]	@ (80012ec <Wifi_TcpIp_StartUdpConnection+0xac>)
 800127c:	f005 fd08 	bl	8006c90 <siprintf>
 8001280:	e00a      	b.n	8001298 <Wifi_TcpIp_StartUdpConnection+0x58>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=%d,\"UDP\",\"%s\",%d,%d\r\n", LinkId, RemoteIp, RemotePort, LocalPort);
 8001282:	7bf9      	ldrb	r1, [r7, #15]
 8001284:	89bb      	ldrh	r3, [r7, #12]
 8001286:	88fa      	ldrh	r2, [r7, #6]
 8001288:	9201      	str	r2, [sp, #4]
 800128a:	9300      	str	r3, [sp, #0]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	460a      	mov	r2, r1
 8001290:	4917      	ldr	r1, [pc, #92]	@ (80012f0 <Wifi_TcpIp_StartUdpConnection+0xb0>)
 8001292:	4816      	ldr	r0, [pc, #88]	@ (80012ec <Wifi_TcpIp_StartUdpConnection+0xac>)
 8001294:	f005 fcfc 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001298:	4814      	ldr	r0, [pc, #80]	@ (80012ec <Wifi_TcpIp_StartUdpConnection+0xac>)
 800129a:	f7ff fa29 	bl	80006f0 <Wifi_SendString>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d014      	beq.n	80012ce <Wifi_TcpIp_StartUdpConnection+0x8e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "ALREADY", "ERROR") == 0x00) break;
 80012a4:	f107 0116 	add.w	r1, r7, #22
 80012a8:	4b12      	ldr	r3, [pc, #72]	@ (80012f4 <Wifi_TcpIp_StartUdpConnection+0xb4>)
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <Wifi_TcpIp_StartUdpConnection+0xb8>)
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <Wifi_TcpIp_StartUdpConnection+0xbc>)
 80012b2:	2203      	movs	r2, #3
 80012b4:	f643 2098 	movw	r0, #15000	@ 0x3a98
 80012b8:	f7ff fa2c 	bl	8000714 <Wifi_WaitForString>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d007      	beq.n	80012d2 <Wifi_TcpIp_StartUdpConnection+0x92>
		if (result == 3)		// If the RX String returns a ERROR the function breaks and
 80012c2:	7dbb      	ldrb	r3, [r7, #22]
 80012c4:	2b03      	cmp	r3, #3
 80012c6:	d006      	beq.n	80012d6 <Wifi_TcpIp_StartUdpConnection+0x96>
		break;// send a 0x00
		returnVal = 0x01;
 80012c8:	2301      	movs	r3, #1
 80012ca:	75fb      	strb	r3, [r7, #23]
 80012cc:	e004      	b.n	80012d8 <Wifi_TcpIp_StartUdpConnection+0x98>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80012ce:	bf00      	nop
 80012d0:	e002      	b.n	80012d8 <Wifi_TcpIp_StartUdpConnection+0x98>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "ALREADY", "ERROR") == 0x00) break;
 80012d2:	bf00      	nop
 80012d4:	e000      	b.n	80012d8 <Wifi_TcpIp_StartUdpConnection+0x98>
		break;// send a 0x00
 80012d6:	bf00      	nop
	}
	while (0);
	return returnVal;
 80012d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200001fc 	.word	0x200001fc
 80012e8:	08009420 	.word	0x08009420
 80012ec:	200011fd 	.word	0x200011fd
 80012f0:	08009440 	.word	0x08009440
 80012f4:	0800917c 	.word	0x0800917c
 80012f8:	08009464 	.word	0x08009464
 80012fc:	08009178 	.word	0x08009178

08001300 <Wifi_TcpIp_Close>:

uint8_t Wifi_TcpIp_Close(uint8_t LinkId)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af02      	add	r7, sp, #8
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t returnVal = 0x00;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 800130e:	f7ff fcd3 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPCLOSE\r\n");
 8001312:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <Wifi_TcpIp_Close+0x7c>)
 8001314:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001318:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 800131c:	2b00      	cmp	r3, #0
 800131e:	d104      	bne.n	800132a <Wifi_TcpIp_Close+0x2a>
 8001320:	4917      	ldr	r1, [pc, #92]	@ (8001380 <Wifi_TcpIp_Close+0x80>)
 8001322:	4818      	ldr	r0, [pc, #96]	@ (8001384 <Wifi_TcpIp_Close+0x84>)
 8001324:	f005 fcb4 	bl	8006c90 <siprintf>
 8001328:	e005      	b.n	8001336 <Wifi_TcpIp_Close+0x36>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPCLOSE=%d\r\n", LinkId);
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	461a      	mov	r2, r3
 800132e:	4916      	ldr	r1, [pc, #88]	@ (8001388 <Wifi_TcpIp_Close+0x88>)
 8001330:	4814      	ldr	r0, [pc, #80]	@ (8001384 <Wifi_TcpIp_Close+0x84>)
 8001332:	f005 fcad 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001336:	4813      	ldr	r0, [pc, #76]	@ (8001384 <Wifi_TcpIp_Close+0x84>)
 8001338:	f7ff f9da 	bl	80006f0 <Wifi_SendString>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d012      	beq.n	8001368 <Wifi_TcpIp_Close+0x68>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001342:	f107 010e 	add.w	r1, r7, #14
 8001346:	4b11      	ldr	r3, [pc, #68]	@ (800138c <Wifi_TcpIp_Close+0x8c>)
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <Wifi_TcpIp_Close+0x90>)
 800134c:	2202      	movs	r2, #2
 800134e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001352:	f7ff f9df 	bl	8000714 <Wifi_WaitForString>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d007      	beq.n	800136c <Wifi_TcpIp_Close+0x6c>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d006      	beq.n	8001370 <Wifi_TcpIp_Close+0x70>
		break;
		returnVal = 0x01;
 8001362:	2301      	movs	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e004      	b.n	8001372 <Wifi_TcpIp_Close+0x72>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001368:	bf00      	nop
 800136a:	e002      	b.n	8001372 <Wifi_TcpIp_Close+0x72>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 800136c:	bf00      	nop
 800136e:	e000      	b.n	8001372 <Wifi_TcpIp_Close+0x72>
		break;
 8001370:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001372:	7bfb      	ldrb	r3, [r7, #15]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	200001fc 	.word	0x200001fc
 8001380:	0800946c 	.word	0x0800946c
 8001384:	200011fd 	.word	0x200011fd
 8001388:	0800947c 	.word	0x0800947c
 800138c:	0800917c 	.word	0x0800917c
 8001390:	08009178 	.word	0x08009178

08001394 <Wifi_TcpIp_SetEnableTcpServer>:

uint8_t Wifi_TcpIp_SetEnableTcpServer(uint16_t PortNumber)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af02      	add	r7, sp, #8
 800139a:	4603      	mov	r3, r0
 800139c:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	uint8_t returnVal = 0x00;
 800139e:	2300      	movs	r3, #0
 80013a0:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 80013a2:	f7ff fc89 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00)
 80013a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001458 <Wifi_TcpIp_SetEnableTcpServer+0xc4>)
 80013a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013ac:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d122      	bne.n	80013fa <Wifi_TcpIp_SetEnableTcpServer+0x66>
		{
			// it actives the Multiconnection first to make a TCP Server
			sprintf((char*) Wifi.TxBuffer, "AT+CIPMUX=1\r\n");
 80013b4:	4929      	ldr	r1, [pc, #164]	@ (800145c <Wifi_TcpIp_SetEnableTcpServer+0xc8>)
 80013b6:	482a      	ldr	r0, [pc, #168]	@ (8001460 <Wifi_TcpIp_SetEnableTcpServer+0xcc>)
 80013b8:	f005 fc6a 	bl	8006c90 <siprintf>
			if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80013bc:	4828      	ldr	r0, [pc, #160]	@ (8001460 <Wifi_TcpIp_SetEnableTcpServer+0xcc>)
 80013be:	f7ff f997 	bl	80006f0 <Wifi_SendString>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d037      	beq.n	8001438 <Wifi_TcpIp_SetEnableTcpServer+0xa4>
			if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80013c8:	f107 010e 	add.w	r1, r7, #14
 80013cc:	4b25      	ldr	r3, [pc, #148]	@ (8001464 <Wifi_TcpIp_SetEnableTcpServer+0xd0>)
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4b25      	ldr	r3, [pc, #148]	@ (8001468 <Wifi_TcpIp_SetEnableTcpServer+0xd4>)
 80013d2:	2202      	movs	r2, #2
 80013d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013d8:	f7ff f99c 	bl	8000714 <Wifi_WaitForString>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d02c      	beq.n	800143c <Wifi_TcpIp_SetEnableTcpServer+0xa8>
			if (result == 2)		// It was find the "ERROR" String in the receiving information
 80013e2:	7bbb      	ldrb	r3, [r7, #14]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d02b      	beq.n	8001440 <Wifi_TcpIp_SetEnableTcpServer+0xac>
			break;
			Wifi.TcpIpMultiConnection = 0x01;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001458 <Wifi_TcpIp_SetEnableTcpServer+0xc4>)
 80013ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 2518 	strb.w	r2, [r3, #1304]	@ 0x518
			Wifi_RxClear();
 80013f4:	f7ff fc60 	bl	8000cb8 <Wifi_RxClear>
 80013f8:	e005      	b.n	8001406 <Wifi_TcpIp_SetEnableTcpServer+0x72>
		}
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSERVER=1,%d\r\n", PortNumber);
 80013fa:	88fb      	ldrh	r3, [r7, #6]
 80013fc:	461a      	mov	r2, r3
 80013fe:	491b      	ldr	r1, [pc, #108]	@ (800146c <Wifi_TcpIp_SetEnableTcpServer+0xd8>)
 8001400:	4817      	ldr	r0, [pc, #92]	@ (8001460 <Wifi_TcpIp_SetEnableTcpServer+0xcc>)
 8001402:	f005 fc45 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001406:	4816      	ldr	r0, [pc, #88]	@ (8001460 <Wifi_TcpIp_SetEnableTcpServer+0xcc>)
 8001408:	f7ff f972 	bl	80006f0 <Wifi_SendString>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d018      	beq.n	8001444 <Wifi_TcpIp_SetEnableTcpServer+0xb0>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001412:	f107 010e 	add.w	r1, r7, #14
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <Wifi_TcpIp_SetEnableTcpServer+0xd0>)
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	4b13      	ldr	r3, [pc, #76]	@ (8001468 <Wifi_TcpIp_SetEnableTcpServer+0xd4>)
 800141c:	2202      	movs	r2, #2
 800141e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001422:	f7ff f977 	bl	8000714 <Wifi_WaitForString>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d00d      	beq.n	8001448 <Wifi_TcpIp_SetEnableTcpServer+0xb4>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 800142c:	7bbb      	ldrb	r3, [r7, #14]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d00c      	beq.n	800144c <Wifi_TcpIp_SetEnableTcpServer+0xb8>
		break;
		returnVal = 0x01;
 8001432:	2301      	movs	r3, #1
 8001434:	73fb      	strb	r3, [r7, #15]
 8001436:	e00a      	b.n	800144e <Wifi_TcpIp_SetEnableTcpServer+0xba>
			if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001438:	bf00      	nop
 800143a:	e008      	b.n	800144e <Wifi_TcpIp_SetEnableTcpServer+0xba>
			if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 800143c:	bf00      	nop
 800143e:	e006      	b.n	800144e <Wifi_TcpIp_SetEnableTcpServer+0xba>
			break;
 8001440:	bf00      	nop
 8001442:	e004      	b.n	800144e <Wifi_TcpIp_SetEnableTcpServer+0xba>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001444:	bf00      	nop
 8001446:	e002      	b.n	800144e <Wifi_TcpIp_SetEnableTcpServer+0xba>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001448:	bf00      	nop
 800144a:	e000      	b.n	800144e <Wifi_TcpIp_SetEnableTcpServer+0xba>
		break;
 800144c:	bf00      	nop
	}
	while (0);
	return returnVal;
 800144e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200001fc 	.word	0x200001fc
 800145c:	08009490 	.word	0x08009490
 8001460:	200011fd 	.word	0x200011fd
 8001464:	0800917c 	.word	0x0800917c
 8001468:	08009178 	.word	0x08009178
 800146c:	080093c0 	.word	0x080093c0

08001470 <Wifi_TcpIp_SendDataUdp>:
	while (0);
	return returnVal;
}

uint8_t Wifi_TcpIp_SendDataUdp(uint8_t LinkId, uint16_t dataLen, uint8_t *data)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af02      	add	r7, sp, #8
 8001476:	4603      	mov	r3, r0
 8001478:	603a      	str	r2, [r7, #0]
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	460b      	mov	r3, r1
 800147e:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001480:	2300      	movs	r3, #0
 8001482:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8001484:	f7ff fc18 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSEND=%d\r\n", dataLen);
 8001488:	4b28      	ldr	r3, [pc, #160]	@ (800152c <Wifi_TcpIp_SendDataUdp+0xbc>)
 800148a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800148e:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 8001492:	2b00      	cmp	r3, #0
 8001494:	d106      	bne.n	80014a4 <Wifi_TcpIp_SendDataUdp+0x34>
 8001496:	88bb      	ldrh	r3, [r7, #4]
 8001498:	461a      	mov	r2, r3
 800149a:	4925      	ldr	r1, [pc, #148]	@ (8001530 <Wifi_TcpIp_SendDataUdp+0xc0>)
 800149c:	4825      	ldr	r0, [pc, #148]	@ (8001534 <Wifi_TcpIp_SendDataUdp+0xc4>)
 800149e:	f005 fbf7 	bl	8006c90 <siprintf>
 80014a2:	e005      	b.n	80014b0 <Wifi_TcpIp_SendDataUdp+0x40>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSEND=%d,%d\r\n", LinkId, dataLen);
 80014a4:	79fa      	ldrb	r2, [r7, #7]
 80014a6:	88bb      	ldrh	r3, [r7, #4]
 80014a8:	4923      	ldr	r1, [pc, #140]	@ (8001538 <Wifi_TcpIp_SendDataUdp+0xc8>)
 80014aa:	4822      	ldr	r0, [pc, #136]	@ (8001534 <Wifi_TcpIp_SendDataUdp+0xc4>)
 80014ac:	f005 fbf0 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80014b0:	4820      	ldr	r0, [pc, #128]	@ (8001534 <Wifi_TcpIp_SendDataUdp+0xc4>)
 80014b2:	f7ff f91d 	bl	80006f0 <Wifi_SendString>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d029      	beq.n	8001510 <Wifi_TcpIp_SendDataUdp+0xa0>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, ">", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80014bc:	f107 010e 	add.w	r1, r7, #14
 80014c0:	4b1e      	ldr	r3, [pc, #120]	@ (800153c <Wifi_TcpIp_SendDataUdp+0xcc>)
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <Wifi_TcpIp_SendDataUdp+0xd0>)
 80014c6:	2202      	movs	r2, #2
 80014c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014cc:	f7ff f922 	bl	8000714 <Wifi_WaitForString>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d01e      	beq.n	8001514 <Wifi_TcpIp_SendDataUdp+0xa4>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 80014d6:	7bbb      	ldrb	r3, [r7, #14]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d01d      	beq.n	8001518 <Wifi_TcpIp_SendDataUdp+0xa8>
			break;
		Wifi_RxClear();
 80014dc:	f7ff fbec 	bl	8000cb8 <Wifi_RxClear>
		// Send in this time the information through the connection
		Wifi_SendRaw(data, dataLen);
 80014e0:	88bb      	ldrh	r3, [r7, #4]
 80014e2:	4619      	mov	r1, r3
 80014e4:	6838      	ldr	r0, [r7, #0]
 80014e6:	f7ff f8db 	bl	80006a0 <Wifi_SendRaw>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80014ea:	f107 010e 	add.w	r1, r7, #14
 80014ee:	4b13      	ldr	r3, [pc, #76]	@ (800153c <Wifi_TcpIp_SendDataUdp+0xcc>)
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	4b14      	ldr	r3, [pc, #80]	@ (8001544 <Wifi_TcpIp_SendDataUdp+0xd4>)
 80014f4:	2202      	movs	r2, #2
 80014f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014fa:	f7ff f90b 	bl	8000714 <Wifi_WaitForString>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00b      	beq.n	800151c <Wifi_TcpIp_SendDataUdp+0xac>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8001504:	7bbb      	ldrb	r3, [r7, #14]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d00a      	beq.n	8001520 <Wifi_TcpIp_SendDataUdp+0xb0>
			break;
		returnVal = 0x01;
 800150a:	2301      	movs	r3, #1
 800150c:	73fb      	strb	r3, [r7, #15]
 800150e:	e008      	b.n	8001522 <Wifi_TcpIp_SendDataUdp+0xb2>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001510:	bf00      	nop
 8001512:	e006      	b.n	8001522 <Wifi_TcpIp_SendDataUdp+0xb2>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, ">", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001514:	bf00      	nop
 8001516:	e004      	b.n	8001522 <Wifi_TcpIp_SendDataUdp+0xb2>
			break;
 8001518:	bf00      	nop
 800151a:	e002      	b.n	8001522 <Wifi_TcpIp_SendDataUdp+0xb2>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 800151c:	bf00      	nop
 800151e:	e000      	b.n	8001522 <Wifi_TcpIp_SendDataUdp+0xb2>
			break;
 8001520:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001522:	7bfb      	ldrb	r3, [r7, #15]

}
 8001524:	4618      	mov	r0, r3
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200001fc 	.word	0x200001fc
 8001530:	080094b4 	.word	0x080094b4
 8001534:	200011fd 	.word	0x200011fd
 8001538:	080094c4 	.word	0x080094c4
 800153c:	0800917c 	.word	0x0800917c
 8001540:	080094d8 	.word	0x080094d8
 8001544:	08009178 	.word	0x08009178

08001548 <Wifi_TcpIp_SendDataTcp>:

uint8_t Wifi_TcpIp_SendDataTcp(uint8_t LinkId, uint16_t dataLen, uint8_t *data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af02      	add	r7, sp, #8
 800154e:	4603      	mov	r3, r0
 8001550:	603a      	str	r2, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
 8001554:	460b      	mov	r3, r1
 8001556:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001558:	2300      	movs	r3, #0
 800155a:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 800155c:	f7ff fbac 	bl	8000cb8 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSENDBUF=%d\r\n", dataLen);
 8001560:	4b2e      	ldr	r3, [pc, #184]	@ (800161c <Wifi_TcpIp_SendDataTcp+0xd4>)
 8001562:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001566:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 800156a:	2b00      	cmp	r3, #0
 800156c:	d106      	bne.n	800157c <Wifi_TcpIp_SendDataTcp+0x34>
 800156e:	88bb      	ldrh	r3, [r7, #4]
 8001570:	461a      	mov	r2, r3
 8001572:	492b      	ldr	r1, [pc, #172]	@ (8001620 <Wifi_TcpIp_SendDataTcp+0xd8>)
 8001574:	482b      	ldr	r0, [pc, #172]	@ (8001624 <Wifi_TcpIp_SendDataTcp+0xdc>)
 8001576:	f005 fb8b 	bl	8006c90 <siprintf>
 800157a:	e005      	b.n	8001588 <Wifi_TcpIp_SendDataTcp+0x40>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSENDBUF=%d,%d\r\n", LinkId, dataLen);
 800157c:	79fa      	ldrb	r2, [r7, #7]
 800157e:	88bb      	ldrh	r3, [r7, #4]
 8001580:	4929      	ldr	r1, [pc, #164]	@ (8001628 <Wifi_TcpIp_SendDataTcp+0xe0>)
 8001582:	4828      	ldr	r0, [pc, #160]	@ (8001624 <Wifi_TcpIp_SendDataTcp+0xdc>)
 8001584:	f005 fb84 	bl	8006c90 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001588:	4826      	ldr	r0, [pc, #152]	@ (8001624 <Wifi_TcpIp_SendDataTcp+0xdc>)
 800158a:	f7ff f8b1 	bl	80006f0 <Wifi_SendString>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d035      	beq.n	8001600 <Wifi_TcpIp_SendDataTcp+0xb8>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8001594:	f107 010e 	add.w	r1, r7, #14
 8001598:	4b24      	ldr	r3, [pc, #144]	@ (800162c <Wifi_TcpIp_SendDataTcp+0xe4>)
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4b24      	ldr	r3, [pc, #144]	@ (8001630 <Wifi_TcpIp_SendDataTcp+0xe8>)
 800159e:	2202      	movs	r2, #2
 80015a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015a4:	f7ff f8b6 	bl	8000714 <Wifi_WaitForString>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d02a      	beq.n	8001604 <Wifi_TcpIp_SendDataTcp+0xbc>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 3, ">", "ERROR", "busy") == 0x00) break;
 80015ae:	f107 010e 	add.w	r1, r7, #14
 80015b2:	4b20      	ldr	r3, [pc, #128]	@ (8001634 <Wifi_TcpIp_SendDataTcp+0xec>)
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <Wifi_TcpIp_SendDataTcp+0xe4>)
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001638 <Wifi_TcpIp_SendDataTcp+0xf0>)
 80015bc:	2203      	movs	r2, #3
 80015be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015c2:	f7ff f8a7 	bl	8000714 <Wifi_WaitForString>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d01d      	beq.n	8001608 <Wifi_TcpIp_SendDataTcp+0xc0>
		if (result > 1) break;
 80015cc:	7bbb      	ldrb	r3, [r7, #14]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d81c      	bhi.n	800160c <Wifi_TcpIp_SendDataTcp+0xc4>
		Wifi_RxClear();
 80015d2:	f7ff fb71 	bl	8000cb8 <Wifi_RxClear>
		Wifi_SendRaw(data, dataLen);
 80015d6:	88bb      	ldrh	r3, [r7, #4]
 80015d8:	4619      	mov	r1, r3
 80015da:	6838      	ldr	r0, [r7, #0]
 80015dc:	f7ff f860 	bl	80006a0 <Wifi_SendRaw>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 80015e0:	f107 010e 	add.w	r1, r7, #14
 80015e4:	4b11      	ldr	r3, [pc, #68]	@ (800162c <Wifi_TcpIp_SendDataTcp+0xe4>)
 80015e6:	9300      	str	r3, [sp, #0]
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <Wifi_TcpIp_SendDataTcp+0xe8>)
 80015ea:	2202      	movs	r2, #2
 80015ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015f0:	f7ff f890 	bl	8000714 <Wifi_WaitForString>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00a      	beq.n	8001610 <Wifi_TcpIp_SendDataTcp+0xc8>
		returnVal = 0x01;
 80015fa:	2301      	movs	r3, #1
 80015fc:	73fb      	strb	r3, [r7, #15]
 80015fe:	e008      	b.n	8001612 <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001600:	bf00      	nop
 8001602:	e006      	b.n	8001612 <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8001604:	bf00      	nop
 8001606:	e004      	b.n	8001612 <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 3, ">", "ERROR", "busy") == 0x00) break;
 8001608:	bf00      	nop
 800160a:	e002      	b.n	8001612 <Wifi_TcpIp_SendDataTcp+0xca>
		if (result > 1) break;
 800160c:	bf00      	nop
 800160e:	e000      	b.n	8001612 <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8001610:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200001fc 	.word	0x200001fc
 8001620:	080094dc 	.word	0x080094dc
 8001624:	200011fd 	.word	0x200011fd
 8001628:	080094f0 	.word	0x080094f0
 800162c:	0800917c 	.word	0x0800917c
 8001630:	08009178 	.word	0x08009178
 8001634:	08009508 	.word	0x08009508
 8001638:	080094d8 	.word	0x080094d8

0800163c <save_config_to_flash>:
#include <string.h>
#include <stdio.h>
#include <FlashSetting.h>

// --- Работа с Flash ---
void save_config_to_flash(const char* ssid, const char* pass) {
 800163c:	b5b0      	push	{r4, r5, r7, lr}
 800163e:	b08e      	sub	sp, #56	@ 0x38
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    HAL_FLASH_Unlock();
 8001646:	f002 f87f 	bl	8003748 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase;
    uint32_t page_error;
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
    erase.Sector = FLASH_SECTOR_5;
 800164e:	2305      	movs	r3, #5
 8001650:	623b      	str	r3, [r7, #32]
    erase.NbSectors = 1;
 8001652:	2301      	movs	r3, #1
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001656:	2302      	movs	r3, #2
 8001658:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (HAL_FLASHEx_Erase(&erase, &page_error) != HAL_OK) {
 800165a:	f107 0214 	add.w	r2, r7, #20
 800165e:	f107 0318 	add.w	r3, r7, #24
 8001662:	4611      	mov	r1, r2
 8001664:	4618      	mov	r0, r3
 8001666:	f002 f9e1 	bl	8003a2c <HAL_FLASHEx_Erase>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d002      	beq.n	8001676 <save_config_to_flash+0x3a>
        HAL_FLASH_Lock();
 8001670:	f002 f88c 	bl	800378c <HAL_FLASH_Lock>
 8001674:	e033      	b.n	80016de <save_config_to_flash+0xa2>
        return;
    }

    uint32_t addr = FLASH_CONFIG_ADDR;
 8001676:	4b1b      	ldr	r3, [pc, #108]	@ (80016e4 <save_config_to_flash+0xa8>)
 8001678:	637b      	str	r3, [r7, #52]	@ 0x34
    const char* strings[2] = {ssid, pass};
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < 2; i++) {
 8001682:	2300      	movs	r3, #0
 8001684:	633b      	str	r3, [r7, #48]	@ 0x30
 8001686:	e025      	b.n	80016d4 <save_config_to_flash+0x98>
        for (int j = 0; j < 64; j += 4) {
 8001688:	2300      	movs	r3, #0
 800168a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800168c:	e01c      	b.n	80016c8 <save_config_to_flash+0x8c>
            uint32_t data = 0xFFFFFFFF;
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	60bb      	str	r3, [r7, #8]
            memcpy(&data, &strings[i][j], 4);
 8001694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	3338      	adds	r3, #56	@ 0x38
 800169a:	443b      	add	r3, r7
 800169c:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 80016a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a2:	4413      	add	r3, r2
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	60bb      	str	r3, [r7, #8]
            HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, data);
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2200      	movs	r2, #0
 80016ac:	461c      	mov	r4, r3
 80016ae:	4615      	mov	r5, r2
 80016b0:	4622      	mov	r2, r4
 80016b2:	462b      	mov	r3, r5
 80016b4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80016b6:	2002      	movs	r0, #2
 80016b8:	f001 fff2 	bl	80036a0 <HAL_FLASH_Program>
            addr += 4;
 80016bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016be:	3304      	adds	r3, #4
 80016c0:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int j = 0; j < 64; j += 4) {
 80016c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016c4:	3304      	adds	r3, #4
 80016c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80016cc:	dddf      	ble.n	800168e <save_config_to_flash+0x52>
    for (int i = 0; i < 2; i++) {
 80016ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d0:	3301      	adds	r3, #1
 80016d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80016d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	ddd6      	ble.n	8001688 <save_config_to_flash+0x4c>
        }
    }

    HAL_FLASH_Lock();
 80016da:	f002 f857 	bl	800378c <HAL_FLASH_Lock>
}
 80016de:	3738      	adds	r7, #56	@ 0x38
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bdb0      	pop	{r4, r5, r7, pc}
 80016e4:	08020000 	.word	0x08020000

080016e8 <load_config_from_flash>:

void load_config_from_flash(char* ssid, char* pass) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
    const char* base = (const char*)FLASH_CONFIG_ADDR;
 80016f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <load_config_from_flash+0x40>)
 80016f4:	60fb      	str	r3, [r7, #12]
    memcpy(ssid, base + 0, 64);
 80016f6:	2240      	movs	r2, #64	@ 0x40
 80016f8:	68f9      	ldr	r1, [r7, #12]
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f006 f81f 	bl	800773e <memcpy>
    memcpy(pass, base + 64, 64);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	3340      	adds	r3, #64	@ 0x40
 8001704:	2240      	movs	r2, #64	@ 0x40
 8001706:	4619      	mov	r1, r3
 8001708:	6838      	ldr	r0, [r7, #0]
 800170a:	f006 f818 	bl	800773e <memcpy>
    ssid[63] = pass[63] = '\0';
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	333f      	adds	r3, #63	@ 0x3f
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	323f      	adds	r2, #63	@ 0x3f
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	7013      	strb	r3, [r2, #0]
}
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	08020000 	.word	0x08020000

0800172c <init_array>:

uint8_t  output_screen_buff_bin [20][198];
volatile uint16_t cntr = 0;

void init_array ()
{
 800172c:	b490      	push	{r4, r7}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
  for (uint8_t c = 0; c < 20 ; c++)
 8001732:	2300      	movs	r3, #0
 8001734:	75fb      	strb	r3, [r7, #23]
 8001736:	e015      	b.n	8001764 <init_array+0x38>
    for (int i = 6; i < 198; i++)
 8001738:	2306      	movs	r3, #6
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	e00c      	b.n	8001758 <init_array+0x2c>
      output_screen_buff_bin[c][i] = 0x00;
 800173e:	7dfb      	ldrb	r3, [r7, #23]
 8001740:	4a77      	ldr	r2, [pc, #476]	@ (8001920 <init_array+0x1f4>)
 8001742:	21c6      	movs	r1, #198	@ 0xc6
 8001744:	fb01 f303 	mul.w	r3, r1, r3
 8001748:	441a      	add	r2, r3
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	4413      	add	r3, r2
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
    for (int i = 6; i < 198; i++)
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	3301      	adds	r3, #1
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	2bc5      	cmp	r3, #197	@ 0xc5
 800175c:	ddef      	ble.n	800173e <init_array+0x12>
  for (uint8_t c = 0; c < 20 ; c++)
 800175e:	7dfb      	ldrb	r3, [r7, #23]
 8001760:	3301      	adds	r3, #1
 8001762:	75fb      	strb	r3, [r7, #23]
 8001764:	7dfb      	ldrb	r3, [r7, #23]
 8001766:	2b13      	cmp	r3, #19
 8001768:	d9e6      	bls.n	8001738 <init_array+0xc>

  for (uint8_t c = 0; c < 20 ; c++)
 800176a:	2300      	movs	r3, #0
 800176c:	73fb      	strb	r3, [r7, #15]
 800176e:	e026      	b.n	80017be <init_array+0x92>
    for (int i = 6; i < 198; i++)
 8001770:	2306      	movs	r3, #6
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	e01d      	b.n	80017b2 <init_array+0x86>
      if((i & 1) == 0)
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	d115      	bne.n	80017ac <init_array+0x80>
    	  output_screen_buff_bin[c][i] |= BIT_CLK;
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	4a67      	ldr	r2, [pc, #412]	@ (8001920 <init_array+0x1f4>)
 8001784:	21c6      	movs	r1, #198	@ 0xc6
 8001786:	fb01 f303 	mul.w	r3, r1, r3
 800178a:	441a      	add	r2, r3
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	4413      	add	r3, r2
 8001790:	781a      	ldrb	r2, [r3, #0]
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	f042 0201 	orr.w	r2, r2, #1
 8001798:	b2d0      	uxtb	r0, r2
 800179a:	4a61      	ldr	r2, [pc, #388]	@ (8001920 <init_array+0x1f4>)
 800179c:	21c6      	movs	r1, #198	@ 0xc6
 800179e:	fb01 f303 	mul.w	r3, r1, r3
 80017a2:	441a      	add	r2, r3
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	4413      	add	r3, r2
 80017a8:	4602      	mov	r2, r0
 80017aa:	701a      	strb	r2, [r3, #0]
    for (int i = 6; i < 198; i++)
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	3301      	adds	r3, #1
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	2bc5      	cmp	r3, #197	@ 0xc5
 80017b6:	ddde      	ble.n	8001776 <init_array+0x4a>
  for (uint8_t c = 0; c < 20 ; c++)
 80017b8:	7bfb      	ldrb	r3, [r7, #15]
 80017ba:	3301      	adds	r3, #1
 80017bc:	73fb      	strb	r3, [r7, #15]
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	2b13      	cmp	r3, #19
 80017c2:	d9d5      	bls.n	8001770 <init_array+0x44>

  for (uint8_t i = 0; i < 20; i++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	71fb      	strb	r3, [r7, #7]
 80017c8:	e064      	b.n	8001894 <init_array+0x168>
  {
    output_screen_buff_bin[i][0] |= BIT_BK;
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	4a54      	ldr	r2, [pc, #336]	@ (8001920 <init_array+0x1f4>)
 80017ce:	21c6      	movs	r1, #198	@ 0xc6
 80017d0:	fb01 f303 	mul.w	r3, r1, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	781a      	ldrb	r2, [r3, #0]
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	f042 0202 	orr.w	r2, r2, #2
 80017de:	b2d0      	uxtb	r0, r2
 80017e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001920 <init_array+0x1f4>)
 80017e2:	21c6      	movs	r1, #198	@ 0xc6
 80017e4:	fb01 f303 	mul.w	r3, r1, r3
 80017e8:	4413      	add	r3, r2
 80017ea:	4602      	mov	r2, r0
 80017ec:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][1] |= BIT_BK;
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001920 <init_array+0x1f4>)
 80017f2:	21c6      	movs	r1, #198	@ 0xc6
 80017f4:	fb01 f303 	mul.w	r3, r1, r3
 80017f8:	4413      	add	r3, r2
 80017fa:	3301      	adds	r3, #1
 80017fc:	781a      	ldrb	r2, [r3, #0]
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	f042 0202 	orr.w	r2, r2, #2
 8001804:	b2d0      	uxtb	r0, r2
 8001806:	4a46      	ldr	r2, [pc, #280]	@ (8001920 <init_array+0x1f4>)
 8001808:	21c6      	movs	r1, #198	@ 0xc6
 800180a:	fb01 f303 	mul.w	r3, r1, r3
 800180e:	4413      	add	r3, r2
 8001810:	3301      	adds	r3, #1
 8001812:	4602      	mov	r2, r0
 8001814:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][2] |= BIT_BK | BIT_LAT;
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	4a41      	ldr	r2, [pc, #260]	@ (8001920 <init_array+0x1f4>)
 800181a:	21c6      	movs	r1, #198	@ 0xc6
 800181c:	fb01 f303 	mul.w	r3, r1, r3
 8001820:	4413      	add	r3, r2
 8001822:	3302      	adds	r3, #2
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	f042 0206 	orr.w	r2, r2, #6
 800182c:	b2d0      	uxtb	r0, r2
 800182e:	4a3c      	ldr	r2, [pc, #240]	@ (8001920 <init_array+0x1f4>)
 8001830:	21c6      	movs	r1, #198	@ 0xc6
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4413      	add	r3, r2
 8001838:	3302      	adds	r3, #2
 800183a:	4602      	mov	r2, r0
 800183c:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][3] |= BIT_BK | BIT_LAT;
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	4a37      	ldr	r2, [pc, #220]	@ (8001920 <init_array+0x1f4>)
 8001842:	21c6      	movs	r1, #198	@ 0xc6
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	3303      	adds	r3, #3
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	f042 0206 	orr.w	r2, r2, #6
 8001854:	b2d0      	uxtb	r0, r2
 8001856:	4a32      	ldr	r2, [pc, #200]	@ (8001920 <init_array+0x1f4>)
 8001858:	21c6      	movs	r1, #198	@ 0xc6
 800185a:	fb01 f303 	mul.w	r3, r1, r3
 800185e:	4413      	add	r3, r2
 8001860:	3303      	adds	r3, #3
 8001862:	4602      	mov	r2, r0
 8001864:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][4] |= BIT_BK;
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	4a2d      	ldr	r2, [pc, #180]	@ (8001920 <init_array+0x1f4>)
 800186a:	21c6      	movs	r1, #198	@ 0xc6
 800186c:	fb01 f303 	mul.w	r3, r1, r3
 8001870:	4413      	add	r3, r2
 8001872:	3304      	adds	r3, #4
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	f042 0202 	orr.w	r2, r2, #2
 800187c:	b2d0      	uxtb	r0, r2
 800187e:	4a28      	ldr	r2, [pc, #160]	@ (8001920 <init_array+0x1f4>)
 8001880:	21c6      	movs	r1, #198	@ 0xc6
 8001882:	fb01 f303 	mul.w	r3, r1, r3
 8001886:	4413      	add	r3, r2
 8001888:	3304      	adds	r3, #4
 800188a:	4602      	mov	r2, r0
 800188c:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 20; i++)
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	3301      	adds	r3, #1
 8001892:	71fb      	strb	r3, [r7, #7]
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	2b13      	cmp	r3, #19
 8001898:	d997      	bls.n	80017ca <init_array+0x9e>
  }
  for (uint8_t i = 0; i < 20; i++)
 800189a:	2300      	movs	r3, #0
 800189c:	71bb      	strb	r3, [r7, #6]
 800189e:	e036      	b.n	800190e <init_array+0x1e2>
  {
    output_screen_buff_bin[i][13 + (2 * i)] |= BIT_SIN;
 80018a0:	79ba      	ldrb	r2, [r7, #6]
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	330d      	adds	r3, #13
 80018a8:	491d      	ldr	r1, [pc, #116]	@ (8001920 <init_array+0x1f4>)
 80018aa:	20c6      	movs	r0, #198	@ 0xc6
 80018ac:	fb00 f202 	mul.w	r2, r0, r2
 80018b0:	440a      	add	r2, r1
 80018b2:	4413      	add	r3, r2
 80018b4:	7819      	ldrb	r1, [r3, #0]
 80018b6:	79ba      	ldrb	r2, [r7, #6]
 80018b8:	79bb      	ldrb	r3, [r7, #6]
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	330d      	adds	r3, #13
 80018be:	f041 0108 	orr.w	r1, r1, #8
 80018c2:	b2cc      	uxtb	r4, r1
 80018c4:	4916      	ldr	r1, [pc, #88]	@ (8001920 <init_array+0x1f4>)
 80018c6:	20c6      	movs	r0, #198	@ 0xc6
 80018c8:	fb00 f202 	mul.w	r2, r0, r2
 80018cc:	440a      	add	r2, r1
 80018ce:	4413      	add	r3, r2
 80018d0:	4622      	mov	r2, r4
 80018d2:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][14 + (2 * i)] |= BIT_SIN;
 80018d4:	79ba      	ldrb	r2, [r7, #6]
 80018d6:	79bb      	ldrb	r3, [r7, #6]
 80018d8:	3307      	adds	r3, #7
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4910      	ldr	r1, [pc, #64]	@ (8001920 <init_array+0x1f4>)
 80018de:	20c6      	movs	r0, #198	@ 0xc6
 80018e0:	fb00 f202 	mul.w	r2, r0, r2
 80018e4:	440a      	add	r2, r1
 80018e6:	4413      	add	r3, r2
 80018e8:	7819      	ldrb	r1, [r3, #0]
 80018ea:	79ba      	ldrb	r2, [r7, #6]
 80018ec:	79bb      	ldrb	r3, [r7, #6]
 80018ee:	3307      	adds	r3, #7
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	f041 0108 	orr.w	r1, r1, #8
 80018f6:	b2cc      	uxtb	r4, r1
 80018f8:	4909      	ldr	r1, [pc, #36]	@ (8001920 <init_array+0x1f4>)
 80018fa:	20c6      	movs	r0, #198	@ 0xc6
 80018fc:	fb00 f202 	mul.w	r2, r0, r2
 8001900:	440a      	add	r2, r1
 8001902:	4413      	add	r3, r2
 8001904:	4622      	mov	r2, r4
 8001906:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 20; i++)
 8001908:	79bb      	ldrb	r3, [r7, #6]
 800190a:	3301      	adds	r3, #1
 800190c:	71bb      	strb	r3, [r7, #6]
 800190e:	79bb      	ldrb	r3, [r7, #6]
 8001910:	2b13      	cmp	r3, #19
 8001912:	d9c5      	bls.n	80018a0 <init_array+0x174>
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bc90      	pop	{r4, r7}
 800191e:	4770      	bx	lr
 8001920:	200017b0 	.word	0x200017b0

08001924 <vfd_clear>:

void vfd_clear ()
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 20; i++)
 800192a:	2300      	movs	r3, #0
 800192c:	71fb      	strb	r3, [r7, #7]
 800192e:	e021      	b.n	8001974 <vfd_clear+0x50>
		for (int j = 57; j < 198; j++)
 8001930:	2339      	movs	r3, #57	@ 0x39
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	e018      	b.n	8001968 <vfd_clear+0x44>
			output_screen_buff_bin[i][j] &= ~BIT_SIN;
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	4a13      	ldr	r2, [pc, #76]	@ (8001988 <vfd_clear+0x64>)
 800193a:	21c6      	movs	r1, #198	@ 0xc6
 800193c:	fb01 f303 	mul.w	r3, r1, r3
 8001940:	441a      	add	r2, r3
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	4413      	add	r3, r2
 8001946:	781a      	ldrb	r2, [r3, #0]
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f022 0208 	bic.w	r2, r2, #8
 800194e:	b2d0      	uxtb	r0, r2
 8001950:	4a0d      	ldr	r2, [pc, #52]	@ (8001988 <vfd_clear+0x64>)
 8001952:	21c6      	movs	r1, #198	@ 0xc6
 8001954:	fb01 f303 	mul.w	r3, r1, r3
 8001958:	441a      	add	r2, r3
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	4413      	add	r3, r2
 800195e:	4602      	mov	r2, r0
 8001960:	701a      	strb	r2, [r3, #0]
		for (int j = 57; j < 198; j++)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	3301      	adds	r3, #1
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	2bc5      	cmp	r3, #197	@ 0xc5
 800196c:	dde3      	ble.n	8001936 <vfd_clear+0x12>
	for (uint8_t i = 0; i < 20; i++)
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	3301      	adds	r3, #1
 8001972:	71fb      	strb	r3, [r7, #7]
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	2b13      	cmp	r3, #19
 8001978:	d9da      	bls.n	8001930 <vfd_clear+0xc>
}
 800197a:	bf00      	nop
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	200017b0 	.word	0x200017b0

0800198c <vfd_clear_line>:

void vfd_clear_line (uint8_t line)
{
 800198c:	b490      	push	{r4, r7}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
	line = !line;
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	bf0c      	ite	eq
 800199c:	2301      	moveq	r3, #1
 800199e:	2300      	movne	r3, #0
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	71fb      	strb	r3, [r7, #7]
	for(int8_t count = 19; count >= 0; count--)
 80019a4:	2313      	movs	r3, #19
 80019a6:	73fb      	strb	r3, [r7, #15]
 80019a8:	e05a      	b.n	8001a60 <vfd_clear_line+0xd4>
	{
		for (uint8_t w = 0; w < 35; w++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	73bb      	strb	r3, [r7, #14]
 80019ae:	e04e      	b.n	8001a4e <vfd_clear_line+0xc2>
		{
			output_screen_buff_bin[count][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 80019b0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80019b4:	7bbb      	ldrb	r3, [r7, #14]
 80019b6:	0059      	lsls	r1, r3, #1
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	2046      	movs	r0, #70	@ 0x46
 80019bc:	fb00 f303 	mul.w	r3, r0, r3
 80019c0:	3339      	adds	r3, #57	@ 0x39
 80019c2:	440b      	add	r3, r1
 80019c4:	492b      	ldr	r1, [pc, #172]	@ (8001a74 <vfd_clear_line+0xe8>)
 80019c6:	20c6      	movs	r0, #198	@ 0xc6
 80019c8:	fb00 f202 	mul.w	r2, r0, r2
 80019cc:	440a      	add	r2, r1
 80019ce:	4413      	add	r3, r2
 80019d0:	7819      	ldrb	r1, [r3, #0]
 80019d2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80019d6:	7bbb      	ldrb	r3, [r7, #14]
 80019d8:	0058      	lsls	r0, r3, #1
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	2446      	movs	r4, #70	@ 0x46
 80019de:	fb04 f303 	mul.w	r3, r4, r3
 80019e2:	3339      	adds	r3, #57	@ 0x39
 80019e4:	4403      	add	r3, r0
 80019e6:	f021 0108 	bic.w	r1, r1, #8
 80019ea:	b2cc      	uxtb	r4, r1
 80019ec:	4921      	ldr	r1, [pc, #132]	@ (8001a74 <vfd_clear_line+0xe8>)
 80019ee:	20c6      	movs	r0, #198	@ 0xc6
 80019f0:	fb00 f202 	mul.w	r2, r0, r2
 80019f4:	440a      	add	r2, r1
 80019f6:	4413      	add	r3, r2
 80019f8:	4622      	mov	r2, r4
 80019fa:	701a      	strb	r2, [r3, #0]
			output_screen_buff_bin[count][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 80019fc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001a00:	7bbb      	ldrb	r3, [r7, #14]
 8001a02:	0059      	lsls	r1, r3, #1
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2046      	movs	r0, #70	@ 0x46
 8001a08:	fb00 f303 	mul.w	r3, r0, r3
 8001a0c:	333a      	adds	r3, #58	@ 0x3a
 8001a0e:	440b      	add	r3, r1
 8001a10:	4918      	ldr	r1, [pc, #96]	@ (8001a74 <vfd_clear_line+0xe8>)
 8001a12:	20c6      	movs	r0, #198	@ 0xc6
 8001a14:	fb00 f202 	mul.w	r2, r0, r2
 8001a18:	440a      	add	r2, r1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	7819      	ldrb	r1, [r3, #0]
 8001a1e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001a22:	7bbb      	ldrb	r3, [r7, #14]
 8001a24:	0058      	lsls	r0, r3, #1
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	2446      	movs	r4, #70	@ 0x46
 8001a2a:	fb04 f303 	mul.w	r3, r4, r3
 8001a2e:	333a      	adds	r3, #58	@ 0x3a
 8001a30:	4403      	add	r3, r0
 8001a32:	f021 0108 	bic.w	r1, r1, #8
 8001a36:	b2cc      	uxtb	r4, r1
 8001a38:	490e      	ldr	r1, [pc, #56]	@ (8001a74 <vfd_clear_line+0xe8>)
 8001a3a:	20c6      	movs	r0, #198	@ 0xc6
 8001a3c:	fb00 f202 	mul.w	r2, r0, r2
 8001a40:	440a      	add	r2, r1
 8001a42:	4413      	add	r3, r2
 8001a44:	4622      	mov	r2, r4
 8001a46:	701a      	strb	r2, [r3, #0]
		for (uint8_t w = 0; w < 35; w++)
 8001a48:	7bbb      	ldrb	r3, [r7, #14]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	73bb      	strb	r3, [r7, #14]
 8001a4e:	7bbb      	ldrb	r3, [r7, #14]
 8001a50:	2b22      	cmp	r3, #34	@ 0x22
 8001a52:	d9ad      	bls.n	80019b0 <vfd_clear_line+0x24>
	for(int8_t count = 19; count >= 0; count--)
 8001a54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	73fb      	strb	r3, [r7, #15]
 8001a60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	daa0      	bge.n	80019aa <vfd_clear_line+0x1e>
		}
	}
}
 8001a68:	bf00      	nop
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc90      	pop	{r4, r7}
 8001a72:	4770      	bx	lr
 8001a74:	200017b0 	.word	0x200017b0

08001a78 <vfd_print>:


void vfd_print (char* arr, uint8_t line, uint8_t offset) {
 8001a78:	b490      	push	{r4, r7}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	70fb      	strb	r3, [r7, #3]
 8001a84:	4613      	mov	r3, r2
 8001a86:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, w = 0, count = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	73fb      	strb	r3, [r7, #15]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	73bb      	strb	r3, [r7, #14]
 8001a90:	2300      	movs	r3, #0
 8001a92:	737b      	strb	r3, [r7, #13]
	line = !line;
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	bf0c      	ite	eq
 8001a9a:	2301      	moveq	r3, #1
 8001a9c:	2300      	movne	r3, #0
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	70fb      	strb	r3, [r7, #3]
	while ((arr[i] != '\0') && ((offset + count) < 20))
 8001aa2:	e0e9      	b.n	8001c78 <vfd_print+0x200>
	{
		for (uint8_t j = 0; j < 7; j++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	733b      	strb	r3, [r7, #12]
 8001aa8:	e0da      	b.n	8001c60 <vfd_print+0x1e8>
		{
			for (int8_t s = 4; s >= 0; s--)
 8001aaa:	2304      	movs	r3, #4
 8001aac:	72fb      	strb	r3, [r7, #11]
 8001aae:	e0cf      	b.n	8001c50 <vfd_print+0x1d8>
			{
			  if ((symbol[(uint8_t)arr[count]][j] >> s) & 0x01)
 8001ab0:	7b7b      	ldrb	r3, [r7, #13]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	7b3a      	ldrb	r2, [r7, #12]
 8001abc:	4977      	ldr	r1, [pc, #476]	@ (8001c9c <vfd_print+0x224>)
 8001abe:	4603      	mov	r3, r0
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	1a1b      	subs	r3, r3, r0
 8001ac4:	440b      	add	r3, r1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	461a      	mov	r2, r3
 8001acc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ad0:	fa42 f303 	asr.w	r3, r2, r3
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d058      	beq.n	8001b8e <vfd_print+0x116>
			  {
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (57 + (70 * line))] |= BIT_SIN;
 8001adc:	78ba      	ldrb	r2, [r7, #2]
 8001ade:	7b7b      	ldrb	r3, [r7, #13]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	f1c3 0213 	rsb	r2, r3, #19
 8001ae6:	7bbb      	ldrb	r3, [r7, #14]
 8001ae8:	0059      	lsls	r1, r3, #1
 8001aea:	78fb      	ldrb	r3, [r7, #3]
 8001aec:	2046      	movs	r0, #70	@ 0x46
 8001aee:	fb00 f303 	mul.w	r3, r0, r3
 8001af2:	3339      	adds	r3, #57	@ 0x39
 8001af4:	440b      	add	r3, r1
 8001af6:	496a      	ldr	r1, [pc, #424]	@ (8001ca0 <vfd_print+0x228>)
 8001af8:	20c6      	movs	r0, #198	@ 0xc6
 8001afa:	fb00 f202 	mul.w	r2, r0, r2
 8001afe:	440a      	add	r2, r1
 8001b00:	4413      	add	r3, r2
 8001b02:	7819      	ldrb	r1, [r3, #0]
 8001b04:	78ba      	ldrb	r2, [r7, #2]
 8001b06:	7b7b      	ldrb	r3, [r7, #13]
 8001b08:	4413      	add	r3, r2
 8001b0a:	f1c3 0213 	rsb	r2, r3, #19
 8001b0e:	7bbb      	ldrb	r3, [r7, #14]
 8001b10:	0058      	lsls	r0, r3, #1
 8001b12:	78fb      	ldrb	r3, [r7, #3]
 8001b14:	2446      	movs	r4, #70	@ 0x46
 8001b16:	fb04 f303 	mul.w	r3, r4, r3
 8001b1a:	3339      	adds	r3, #57	@ 0x39
 8001b1c:	4403      	add	r3, r0
 8001b1e:	f041 0108 	orr.w	r1, r1, #8
 8001b22:	b2cc      	uxtb	r4, r1
 8001b24:	495e      	ldr	r1, [pc, #376]	@ (8001ca0 <vfd_print+0x228>)
 8001b26:	20c6      	movs	r0, #198	@ 0xc6
 8001b28:	fb00 f202 	mul.w	r2, r0, r2
 8001b2c:	440a      	add	r2, r1
 8001b2e:	4413      	add	r3, r2
 8001b30:	4622      	mov	r2, r4
 8001b32:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (58 + (70 * line))] |= BIT_SIN;
 8001b34:	78ba      	ldrb	r2, [r7, #2]
 8001b36:	7b7b      	ldrb	r3, [r7, #13]
 8001b38:	4413      	add	r3, r2
 8001b3a:	f1c3 0213 	rsb	r2, r3, #19
 8001b3e:	7bbb      	ldrb	r3, [r7, #14]
 8001b40:	0059      	lsls	r1, r3, #1
 8001b42:	78fb      	ldrb	r3, [r7, #3]
 8001b44:	2046      	movs	r0, #70	@ 0x46
 8001b46:	fb00 f303 	mul.w	r3, r0, r3
 8001b4a:	333a      	adds	r3, #58	@ 0x3a
 8001b4c:	440b      	add	r3, r1
 8001b4e:	4954      	ldr	r1, [pc, #336]	@ (8001ca0 <vfd_print+0x228>)
 8001b50:	20c6      	movs	r0, #198	@ 0xc6
 8001b52:	fb00 f202 	mul.w	r2, r0, r2
 8001b56:	440a      	add	r2, r1
 8001b58:	4413      	add	r3, r2
 8001b5a:	7819      	ldrb	r1, [r3, #0]
 8001b5c:	78ba      	ldrb	r2, [r7, #2]
 8001b5e:	7b7b      	ldrb	r3, [r7, #13]
 8001b60:	4413      	add	r3, r2
 8001b62:	f1c3 0213 	rsb	r2, r3, #19
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	0058      	lsls	r0, r3, #1
 8001b6a:	78fb      	ldrb	r3, [r7, #3]
 8001b6c:	2446      	movs	r4, #70	@ 0x46
 8001b6e:	fb04 f303 	mul.w	r3, r4, r3
 8001b72:	333a      	adds	r3, #58	@ 0x3a
 8001b74:	4403      	add	r3, r0
 8001b76:	f041 0108 	orr.w	r1, r1, #8
 8001b7a:	b2cc      	uxtb	r4, r1
 8001b7c:	4948      	ldr	r1, [pc, #288]	@ (8001ca0 <vfd_print+0x228>)
 8001b7e:	20c6      	movs	r0, #198	@ 0xc6
 8001b80:	fb00 f202 	mul.w	r2, r0, r2
 8001b84:	440a      	add	r2, r1
 8001b86:	4413      	add	r3, r2
 8001b88:	4622      	mov	r2, r4
 8001b8a:	701a      	strb	r2, [r3, #0]
 8001b8c:	e057      	b.n	8001c3e <vfd_print+0x1c6>
			  }
			  else
			  {
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 8001b8e:	78ba      	ldrb	r2, [r7, #2]
 8001b90:	7b7b      	ldrb	r3, [r7, #13]
 8001b92:	4413      	add	r3, r2
 8001b94:	f1c3 0213 	rsb	r2, r3, #19
 8001b98:	7bbb      	ldrb	r3, [r7, #14]
 8001b9a:	0059      	lsls	r1, r3, #1
 8001b9c:	78fb      	ldrb	r3, [r7, #3]
 8001b9e:	2046      	movs	r0, #70	@ 0x46
 8001ba0:	fb00 f303 	mul.w	r3, r0, r3
 8001ba4:	3339      	adds	r3, #57	@ 0x39
 8001ba6:	440b      	add	r3, r1
 8001ba8:	493d      	ldr	r1, [pc, #244]	@ (8001ca0 <vfd_print+0x228>)
 8001baa:	20c6      	movs	r0, #198	@ 0xc6
 8001bac:	fb00 f202 	mul.w	r2, r0, r2
 8001bb0:	440a      	add	r2, r1
 8001bb2:	4413      	add	r3, r2
 8001bb4:	7819      	ldrb	r1, [r3, #0]
 8001bb6:	78ba      	ldrb	r2, [r7, #2]
 8001bb8:	7b7b      	ldrb	r3, [r7, #13]
 8001bba:	4413      	add	r3, r2
 8001bbc:	f1c3 0213 	rsb	r2, r3, #19
 8001bc0:	7bbb      	ldrb	r3, [r7, #14]
 8001bc2:	0058      	lsls	r0, r3, #1
 8001bc4:	78fb      	ldrb	r3, [r7, #3]
 8001bc6:	2446      	movs	r4, #70	@ 0x46
 8001bc8:	fb04 f303 	mul.w	r3, r4, r3
 8001bcc:	3339      	adds	r3, #57	@ 0x39
 8001bce:	4403      	add	r3, r0
 8001bd0:	f021 0108 	bic.w	r1, r1, #8
 8001bd4:	b2cc      	uxtb	r4, r1
 8001bd6:	4932      	ldr	r1, [pc, #200]	@ (8001ca0 <vfd_print+0x228>)
 8001bd8:	20c6      	movs	r0, #198	@ 0xc6
 8001bda:	fb00 f202 	mul.w	r2, r0, r2
 8001bde:	440a      	add	r2, r1
 8001be0:	4413      	add	r3, r2
 8001be2:	4622      	mov	r2, r4
 8001be4:	701a      	strb	r2, [r3, #0]
 				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 8001be6:	78ba      	ldrb	r2, [r7, #2]
 8001be8:	7b7b      	ldrb	r3, [r7, #13]
 8001bea:	4413      	add	r3, r2
 8001bec:	f1c3 0213 	rsb	r2, r3, #19
 8001bf0:	7bbb      	ldrb	r3, [r7, #14]
 8001bf2:	0059      	lsls	r1, r3, #1
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	2046      	movs	r0, #70	@ 0x46
 8001bf8:	fb00 f303 	mul.w	r3, r0, r3
 8001bfc:	333a      	adds	r3, #58	@ 0x3a
 8001bfe:	440b      	add	r3, r1
 8001c00:	4927      	ldr	r1, [pc, #156]	@ (8001ca0 <vfd_print+0x228>)
 8001c02:	20c6      	movs	r0, #198	@ 0xc6
 8001c04:	fb00 f202 	mul.w	r2, r0, r2
 8001c08:	440a      	add	r2, r1
 8001c0a:	4413      	add	r3, r2
 8001c0c:	7819      	ldrb	r1, [r3, #0]
 8001c0e:	78ba      	ldrb	r2, [r7, #2]
 8001c10:	7b7b      	ldrb	r3, [r7, #13]
 8001c12:	4413      	add	r3, r2
 8001c14:	f1c3 0213 	rsb	r2, r3, #19
 8001c18:	7bbb      	ldrb	r3, [r7, #14]
 8001c1a:	0058      	lsls	r0, r3, #1
 8001c1c:	78fb      	ldrb	r3, [r7, #3]
 8001c1e:	2446      	movs	r4, #70	@ 0x46
 8001c20:	fb04 f303 	mul.w	r3, r4, r3
 8001c24:	333a      	adds	r3, #58	@ 0x3a
 8001c26:	4403      	add	r3, r0
 8001c28:	f021 0108 	bic.w	r1, r1, #8
 8001c2c:	b2cc      	uxtb	r4, r1
 8001c2e:	491c      	ldr	r1, [pc, #112]	@ (8001ca0 <vfd_print+0x228>)
 8001c30:	20c6      	movs	r0, #198	@ 0xc6
 8001c32:	fb00 f202 	mul.w	r2, r0, r2
 8001c36:	440a      	add	r2, r1
 8001c38:	4413      	add	r3, r2
 8001c3a:	4622      	mov	r2, r4
 8001c3c:	701a      	strb	r2, [r3, #0]
			  }
			  w++;
 8001c3e:	7bbb      	ldrb	r3, [r7, #14]
 8001c40:	3301      	adds	r3, #1
 8001c42:	73bb      	strb	r3, [r7, #14]
			for (int8_t s = 4; s >= 0; s--)
 8001c44:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	72fb      	strb	r3, [r7, #11]
 8001c50:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f6bf af2b 	bge.w	8001ab0 <vfd_print+0x38>
		for (uint8_t j = 0; j < 7; j++)
 8001c5a:	7b3b      	ldrb	r3, [r7, #12]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	733b      	strb	r3, [r7, #12]
 8001c60:	7b3b      	ldrb	r3, [r7, #12]
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	f67f af21 	bls.w	8001aaa <vfd_print+0x32>
			}
		}
		w = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	73bb      	strb	r3, [r7, #14]
		i++;
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	73fb      	strb	r3, [r7, #15]
		count++;
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	3301      	adds	r3, #1
 8001c76:	737b      	strb	r3, [r7, #13]
	while ((arr[i] != '\0') && ((offset + count) < 20))
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d005      	beq.n	8001c90 <vfd_print+0x218>
 8001c84:	78ba      	ldrb	r2, [r7, #2]
 8001c86:	7b7b      	ldrb	r3, [r7, #13]
 8001c88:	4413      	add	r3, r2
 8001c8a:	2b13      	cmp	r3, #19
 8001c8c:	f77f af0a 	ble.w	8001aa4 <vfd_print+0x2c>
	}
}
 8001c90:	bf00      	nop
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc90      	pop	{r4, r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	08009db0 	.word	0x08009db0
 8001ca0:	200017b0 	.word	0x200017b0

08001ca4 <vfd_print_symbol>:

uint8_t vfd_print_symbol (uint8_t sym, uint8_t line, uint8_t offset, uint8_t amount) {
 8001ca4:	b490      	push	{r4, r7}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4604      	mov	r4, r0
 8001cac:	4608      	mov	r0, r1
 8001cae:	4611      	mov	r1, r2
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	71fb      	strb	r3, [r7, #7]
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71bb      	strb	r3, [r7, #6]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	717b      	strb	r3, [r7, #5]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	713b      	strb	r3, [r7, #4]
	uint8_t w = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	73fb      	strb	r3, [r7, #15]
	line = !line;
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	bf0c      	ite	eq
 8001ccc:	2301      	moveq	r3, #1
 8001cce:	2300      	movne	r3, #0
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i = amount; i > 0; i--)
 8001cd4:	793b      	ldrb	r3, [r7, #4]
 8001cd6:	73bb      	strb	r3, [r7, #14]
 8001cd8:	e0d5      	b.n	8001e86 <vfd_print_symbol+0x1e2>
	{
		for (uint8_t j = 0; j < 7; j++)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	737b      	strb	r3, [r7, #13]
 8001cde:	e0c6      	b.n	8001e6e <vfd_print_symbol+0x1ca>
		{
			for (int8_t s = 4; s >= 0; s--)
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	733b      	strb	r3, [r7, #12]
 8001ce4:	e0bb      	b.n	8001e5e <vfd_print_symbol+0x1ba>
			{
			  if ((symbol[sym][j] >> s) & 0x01)
 8001ce6:	79fa      	ldrb	r2, [r7, #7]
 8001ce8:	7b79      	ldrb	r1, [r7, #13]
 8001cea:	486c      	ldr	r0, [pc, #432]	@ (8001e9c <vfd_print_symbol+0x1f8>)
 8001cec:	4613      	mov	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	1a9b      	subs	r3, r3, r2
 8001cf2:	4403      	add	r3, r0
 8001cf4:	440b      	add	r3, r1
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001cfe:	fa42 f303 	asr.w	r3, r2, r3
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d050      	beq.n	8001dac <vfd_print_symbol+0x108>
			  {
				output_screen_buff_bin[19 - offset][(w * 2) + (57 + (70 * line))] |= BIT_SIN;
 8001d0a:	797b      	ldrb	r3, [r7, #5]
 8001d0c:	f1c3 0213 	rsb	r2, r3, #19
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	0059      	lsls	r1, r3, #1
 8001d14:	79bb      	ldrb	r3, [r7, #6]
 8001d16:	2046      	movs	r0, #70	@ 0x46
 8001d18:	fb00 f303 	mul.w	r3, r0, r3
 8001d1c:	3339      	adds	r3, #57	@ 0x39
 8001d1e:	440b      	add	r3, r1
 8001d20:	495f      	ldr	r1, [pc, #380]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001d22:	20c6      	movs	r0, #198	@ 0xc6
 8001d24:	fb00 f202 	mul.w	r2, r0, r2
 8001d28:	440a      	add	r2, r1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	7819      	ldrb	r1, [r3, #0]
 8001d2e:	797b      	ldrb	r3, [r7, #5]
 8001d30:	f1c3 0213 	rsb	r2, r3, #19
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
 8001d36:	0058      	lsls	r0, r3, #1
 8001d38:	79bb      	ldrb	r3, [r7, #6]
 8001d3a:	2446      	movs	r4, #70	@ 0x46
 8001d3c:	fb04 f303 	mul.w	r3, r4, r3
 8001d40:	3339      	adds	r3, #57	@ 0x39
 8001d42:	4403      	add	r3, r0
 8001d44:	f041 0108 	orr.w	r1, r1, #8
 8001d48:	b2cc      	uxtb	r4, r1
 8001d4a:	4955      	ldr	r1, [pc, #340]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001d4c:	20c6      	movs	r0, #198	@ 0xc6
 8001d4e:	fb00 f202 	mul.w	r2, r0, r2
 8001d52:	440a      	add	r2, r1
 8001d54:	4413      	add	r3, r2
 8001d56:	4622      	mov	r2, r4
 8001d58:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - offset][(w * 2) + (58 + (70 * line))] |= BIT_SIN;
 8001d5a:	797b      	ldrb	r3, [r7, #5]
 8001d5c:	f1c3 0213 	rsb	r2, r3, #19
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	0059      	lsls	r1, r3, #1
 8001d64:	79bb      	ldrb	r3, [r7, #6]
 8001d66:	2046      	movs	r0, #70	@ 0x46
 8001d68:	fb00 f303 	mul.w	r3, r0, r3
 8001d6c:	333a      	adds	r3, #58	@ 0x3a
 8001d6e:	440b      	add	r3, r1
 8001d70:	494b      	ldr	r1, [pc, #300]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001d72:	20c6      	movs	r0, #198	@ 0xc6
 8001d74:	fb00 f202 	mul.w	r2, r0, r2
 8001d78:	440a      	add	r2, r1
 8001d7a:	4413      	add	r3, r2
 8001d7c:	7819      	ldrb	r1, [r3, #0]
 8001d7e:	797b      	ldrb	r3, [r7, #5]
 8001d80:	f1c3 0213 	rsb	r2, r3, #19
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	0058      	lsls	r0, r3, #1
 8001d88:	79bb      	ldrb	r3, [r7, #6]
 8001d8a:	2446      	movs	r4, #70	@ 0x46
 8001d8c:	fb04 f303 	mul.w	r3, r4, r3
 8001d90:	333a      	adds	r3, #58	@ 0x3a
 8001d92:	4403      	add	r3, r0
 8001d94:	f041 0108 	orr.w	r1, r1, #8
 8001d98:	b2cc      	uxtb	r4, r1
 8001d9a:	4941      	ldr	r1, [pc, #260]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001d9c:	20c6      	movs	r0, #198	@ 0xc6
 8001d9e:	fb00 f202 	mul.w	r2, r0, r2
 8001da2:	440a      	add	r2, r1
 8001da4:	4413      	add	r3, r2
 8001da6:	4622      	mov	r2, r4
 8001da8:	701a      	strb	r2, [r3, #0]
 8001daa:	e04f      	b.n	8001e4c <vfd_print_symbol+0x1a8>
			  }
			  else
			  {
				output_screen_buff_bin[19 - offset][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 8001dac:	797b      	ldrb	r3, [r7, #5]
 8001dae:	f1c3 0213 	rsb	r2, r3, #19
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	0059      	lsls	r1, r3, #1
 8001db6:	79bb      	ldrb	r3, [r7, #6]
 8001db8:	2046      	movs	r0, #70	@ 0x46
 8001dba:	fb00 f303 	mul.w	r3, r0, r3
 8001dbe:	3339      	adds	r3, #57	@ 0x39
 8001dc0:	440b      	add	r3, r1
 8001dc2:	4937      	ldr	r1, [pc, #220]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001dc4:	20c6      	movs	r0, #198	@ 0xc6
 8001dc6:	fb00 f202 	mul.w	r2, r0, r2
 8001dca:	440a      	add	r2, r1
 8001dcc:	4413      	add	r3, r2
 8001dce:	7819      	ldrb	r1, [r3, #0]
 8001dd0:	797b      	ldrb	r3, [r7, #5]
 8001dd2:	f1c3 0213 	rsb	r2, r3, #19
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	0058      	lsls	r0, r3, #1
 8001dda:	79bb      	ldrb	r3, [r7, #6]
 8001ddc:	2446      	movs	r4, #70	@ 0x46
 8001dde:	fb04 f303 	mul.w	r3, r4, r3
 8001de2:	3339      	adds	r3, #57	@ 0x39
 8001de4:	4403      	add	r3, r0
 8001de6:	f021 0108 	bic.w	r1, r1, #8
 8001dea:	b2cc      	uxtb	r4, r1
 8001dec:	492c      	ldr	r1, [pc, #176]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001dee:	20c6      	movs	r0, #198	@ 0xc6
 8001df0:	fb00 f202 	mul.w	r2, r0, r2
 8001df4:	440a      	add	r2, r1
 8001df6:	4413      	add	r3, r2
 8001df8:	4622      	mov	r2, r4
 8001dfa:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - offset][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 8001dfc:	797b      	ldrb	r3, [r7, #5]
 8001dfe:	f1c3 0213 	rsb	r2, r3, #19
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	0059      	lsls	r1, r3, #1
 8001e06:	79bb      	ldrb	r3, [r7, #6]
 8001e08:	2046      	movs	r0, #70	@ 0x46
 8001e0a:	fb00 f303 	mul.w	r3, r0, r3
 8001e0e:	333a      	adds	r3, #58	@ 0x3a
 8001e10:	440b      	add	r3, r1
 8001e12:	4923      	ldr	r1, [pc, #140]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001e14:	20c6      	movs	r0, #198	@ 0xc6
 8001e16:	fb00 f202 	mul.w	r2, r0, r2
 8001e1a:	440a      	add	r2, r1
 8001e1c:	4413      	add	r3, r2
 8001e1e:	7819      	ldrb	r1, [r3, #0]
 8001e20:	797b      	ldrb	r3, [r7, #5]
 8001e22:	f1c3 0213 	rsb	r2, r3, #19
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	0058      	lsls	r0, r3, #1
 8001e2a:	79bb      	ldrb	r3, [r7, #6]
 8001e2c:	2446      	movs	r4, #70	@ 0x46
 8001e2e:	fb04 f303 	mul.w	r3, r4, r3
 8001e32:	333a      	adds	r3, #58	@ 0x3a
 8001e34:	4403      	add	r3, r0
 8001e36:	f021 0108 	bic.w	r1, r1, #8
 8001e3a:	b2cc      	uxtb	r4, r1
 8001e3c:	4918      	ldr	r1, [pc, #96]	@ (8001ea0 <vfd_print_symbol+0x1fc>)
 8001e3e:	20c6      	movs	r0, #198	@ 0xc6
 8001e40:	fb00 f202 	mul.w	r2, r0, r2
 8001e44:	440a      	add	r2, r1
 8001e46:	4413      	add	r3, r2
 8001e48:	4622      	mov	r2, r4
 8001e4a:	701a      	strb	r2, [r3, #0]
			  }
			  w++;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	73fb      	strb	r3, [r7, #15]
			for (int8_t s = 4; s >= 0; s--)
 8001e52:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	733b      	strb	r3, [r7, #12]
 8001e5e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f6bf af3f 	bge.w	8001ce6 <vfd_print_symbol+0x42>
		for (uint8_t j = 0; j < 7; j++)
 8001e68:	7b7b      	ldrb	r3, [r7, #13]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	737b      	strb	r3, [r7, #13]
 8001e6e:	7b7b      	ldrb	r3, [r7, #13]
 8001e70:	2b06      	cmp	r3, #6
 8001e72:	f67f af35 	bls.w	8001ce0 <vfd_print_symbol+0x3c>
			}
		}
		offset++;
 8001e76:	797b      	ldrb	r3, [r7, #5]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	717b      	strb	r3, [r7, #5]
		w = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = amount; i > 0; i--)
 8001e80:	7bbb      	ldrb	r3, [r7, #14]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	73bb      	strb	r3, [r7, #14]
 8001e86:	7bbb      	ldrb	r3, [r7, #14]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f47f af26 	bne.w	8001cda <vfd_print_symbol+0x36>
	}
	return amount;
 8001e8e:	793b      	ldrb	r3, [r7, #4]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3710      	adds	r7, #16
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc90      	pop	{r4, r7}
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	08009db0 	.word	0x08009db0
 8001ea0:	200017b0 	.word	0x200017b0

08001ea4 <vfd_display_error>:

void vfd_display_error(uint8_t line)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 3; i++){
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	e013      	b.n	8001edc <vfd_display_error+0x38>
		vfd_clear_line(1);
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	f7ff fd69 	bl	800198c <vfd_clear_line>
		HAL_Delay(400);
 8001eba:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001ebe:	f001 fa27 	bl	8003310 <HAL_Delay>
		vfd_print("ERROR!!!", line, 5);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2205      	movs	r2, #5
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4809      	ldr	r0, [pc, #36]	@ (8001ef0 <vfd_display_error+0x4c>)
 8001eca:	f7ff fdd5 	bl	8001a78 <vfd_print>
		HAL_Delay(400);
 8001ece:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001ed2:	f001 fa1d 	bl	8003310 <HAL_Delay>
	for(int i = 0; i < 3; i++){
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	dde8      	ble.n	8001eb4 <vfd_display_error+0x10>
	}
	vfd_clear_line(1);
 8001ee2:	2001      	movs	r0, #1
 8001ee4:	f7ff fd52 	bl	800198c <vfd_clear_line>
}
 8001ee8:	bf00      	nop
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	08009510 	.word	0x08009510

08001ef4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001efc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f00:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d013      	beq.n	8001f34 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001f0c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f10:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001f14:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d00b      	beq.n	8001f34 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001f1c:	e000      	b.n	8001f20 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001f1e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001f20:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0f9      	beq.n	8001f1e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001f2a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001f34:	687b      	ldr	r3, [r7, #4]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
	...

08001f44 <HAL_TIM_PeriodElapsedCallback>:
uint8_t esp_update_AP();
void extract_param(const char* body, const char* key, char* output, size_t max_len);


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001f44:	b5b0      	push	{r4, r5, r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	static uint16_t counter = 0;

	if(htim->Instance == htim1.Instance)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b29      	ldr	r3, [pc, #164]	@ (8001ff8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d117      	bne.n	8001f88 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		GPIOA->ODR = (GPIOA->ODR & 0x00) | output_screen_buff_bin[0][counter];
 8001f58:	4b28      	ldr	r3, [pc, #160]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001f5a:	695b      	ldr	r3, [r3, #20]
 8001f5c:	4b28      	ldr	r3, [pc, #160]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	461a      	mov	r2, r3
 8001f62:	4b28      	ldr	r3, [pc, #160]	@ (8002004 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001f64:	5c9a      	ldrb	r2, [r3, r2]
 8001f66:	4b25      	ldr	r3, [pc, #148]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001f68:	615a      	str	r2, [r3, #20]
		if(++counter > 3960)
 8001f6a:	4b25      	ldr	r3, [pc, #148]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	4b23      	ldr	r3, [pc, #140]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001f74:	801a      	strh	r2, [r3, #0]
 8001f76:	4b22      	ldr	r3, [pc, #136]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	f640 7278 	movw	r2, #3960	@ 0xf78
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d902      	bls.n	8001f88 <HAL_TIM_PeriodElapsedCallback+0x44>
			counter = 0;
 8001f82:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	801a      	strh	r2, [r3, #0]
	}
	if(htim->Instance == htim3.Instance)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d12c      	bne.n	8001fee <HAL_TIM_PeriodElapsedCallback+0xaa>
	{
		flag_time_inc = 1;
 8001f94:	4b1d      	ldr	r3, [pc, #116]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	701a      	strb	r2, [r3, #0]
		unix_time++;
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa0:	1c54      	adds	r4, r2, #1
 8001fa2:	f143 0500 	adc.w	r5, r3, #0
 8001fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001fa8:	e9c3 4500 	strd	r4, r5, [r3]

		if(display_mode)
 8001fac:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00e      	beq.n	8001fd2 <HAL_TIM_PeriodElapsedCallback+0x8e>
		{
			if((unix_time % 25) == 0)
 8001fb4:	4b16      	ldr	r3, [pc, #88]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001fb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fba:	f04f 0219 	mov.w	r2, #25
 8001fbe:	f04f 0300 	mov.w	r3, #0
 8001fc2:	f7fe f975 	bl	80002b0 <__aeabi_ldivmod>
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	d111      	bne.n	8001fee <HAL_TIM_PeriodElapsedCallback+0xaa>
				display_mode = 0x00;
 8001fca:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	701a      	strb	r2, [r3, #0]
		{
			if((unix_time % 5) == 0)
				display_mode = 0x01;
		}
	}
}
 8001fd0:	e00d      	b.n	8001fee <HAL_TIM_PeriodElapsedCallback+0xaa>
			if((unix_time % 5) == 0)
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001fd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fd8:	f04f 0205 	mov.w	r2, #5
 8001fdc:	f04f 0300 	mov.w	r3, #0
 8001fe0:	f7fe f966 	bl	80002b0 <__aeabi_ldivmod>
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	d102      	bne.n	8001fee <HAL_TIM_PeriodElapsedCallback+0xaa>
				display_mode = 0x01;
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	701a      	strb	r2, [r3, #0]
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20002780 	.word	0x20002780
 8001ffc:	40020000 	.word	0x40020000
 8002000:	2000296e 	.word	0x2000296e
 8002004:	200017b0 	.word	0x200017b0
 8002008:	20002810 	.word	0x20002810
 800200c:	2000296c 	.word	0x2000296c
 8002010:	20002920 	.word	0x20002920
 8002014:	200000c0 	.word	0x200000c0

08002018 <main>:

int main(void)
{
 8002018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800201a:	b08f      	sub	sp, #60	@ 0x3c
 800201c:	af04      	add	r7, sp, #16
	HAL_Init();
 800201e:	f001 f905 	bl	800322c <HAL_Init>
	SystemClock_Config();
 8002022:	f000 fa89 	bl	8002538 <SystemClock_Config>

	MX_GPIO_Init();
 8002026:	f000 fc65 	bl	80028f4 <MX_GPIO_Init>
	MX_SPI1_Init();
 800202a:	f000 faef 	bl	800260c <MX_SPI1_Init>
	MX_TIM1_Init();
 800202e:	f000 fb23 	bl	8002678 <MX_TIM1_Init>
	MX_TIM2_Init();
 8002032:	f000 fb71 	bl	8002718 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8002036:	f000 fc33 	bl	80028a0 <MX_USART1_UART_Init>
	MX_TIM3_Init();
 800203a:	f000 fbe3 	bl	8002804 <MX_TIM3_Init>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800203e:	2100      	movs	r1, #0
 8002040:	48a9      	ldr	r0, [pc, #676]	@ (80022e8 <main+0x2d0>)
 8002042:	f002 fdb7 	bl	8004bb4 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim1);
 8002046:	48a9      	ldr	r0, [pc, #676]	@ (80022ec <main+0x2d4>)
 8002048:	f002 fcf8 	bl	8004a3c <HAL_TIM_Base_Start_IT>

	init_array();
 800204c:	f7ff fb6e 	bl	800172c <init_array>
	vfd_print("VFD Часы v0.4", 0, 3);
 8002050:	2203      	movs	r2, #3
 8002052:	2100      	movs	r1, #0
 8002054:	48a6      	ldr	r0, [pc, #664]	@ (80022f0 <main+0x2d8>)
 8002056:	f7ff fd0f 	bl	8001a78 <vfd_print>
	load_config_from_flash(SSID, Password);
 800205a:	49a6      	ldr	r1, [pc, #664]	@ (80022f4 <main+0x2dc>)
 800205c:	48a6      	ldr	r0, [pc, #664]	@ (80022f8 <main+0x2e0>)
 800205e:	f7ff fb43 	bl	80016e8 <load_config_from_flash>
	HAL_Delay(3000);
 8002062:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002066:	f001 f953 	bl	8003310 <HAL_Delay>

	if(SSID == "" || HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 800206a:	2110      	movs	r1, #16
 800206c:	48a3      	ldr	r0, [pc, #652]	@ (80022fc <main+0x2e4>)
 800206e:	f001 ff83 	bl	8003f78 <HAL_GPIO_ReadPin>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <main+0x76>
	{
		if(esp_server_init()){
 8002078:	f000 fd20 	bl	8002abc <esp_server_init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d005      	beq.n	800208e <main+0x76>
			while(!esp_update_AP());
 8002082:	bf00      	nop
 8002084:	f000 fd78 	bl	8002b78 <esp_update_AP>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d0fa      	beq.n	8002084 <main+0x6c>
		}
	}
	uint8_t err_cnt = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while(1) {
		if(err_cnt>3){
 8002094:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002098:	2b03      	cmp	r3, #3
 800209a:	d90e      	bls.n	80020ba <main+0xa2>
			if(!esp_server_init())
 800209c:	f000 fd0e 	bl	8002abc <esp_server_init>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d017      	beq.n	80020d6 <main+0xbe>
				continue;
			while(!esp_update_AP());
 80020a6:	bf00      	nop
 80020a8:	f000 fd66 	bl	8002b78 <esp_update_AP>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0fa      	beq.n	80020a8 <main+0x90>
			err_cnt = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020b8:	e7ec      	b.n	8002094 <main+0x7c>
		}
		else if(!esp_client_init()){
 80020ba:	f000 fc93 	bl	80029e4 <esp_client_init>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d10a      	bne.n	80020da <main+0xc2>
			vfd_display_error(1);
 80020c4:	2001      	movs	r0, #1
 80020c6:	f7ff feed 	bl	8001ea4 <vfd_display_error>
			err_cnt++;
 80020ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020ce:	3301      	adds	r3, #1
 80020d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020d4:	e7de      	b.n	8002094 <main+0x7c>
				continue;
 80020d6:	bf00      	nop
		if(err_cnt>3){
 80020d8:	e7dc      	b.n	8002094 <main+0x7c>
		}
		else
			break;
 80020da:	bf00      	nop
	}

	vfd_print("Соединение", 0, 5);
 80020dc:	2205      	movs	r2, #5
 80020de:	2100      	movs	r1, #0
 80020e0:	4887      	ldr	r0, [pc, #540]	@ (8002300 <main+0x2e8>)
 80020e2:	f7ff fcc9 	bl	8001a78 <vfd_print>
	vfd_print("Установлено!", 1, 4);
 80020e6:	2204      	movs	r2, #4
 80020e8:	2101      	movs	r1, #1
 80020ea:	4886      	ldr	r0, [pc, #536]	@ (8002304 <main+0x2ec>)
 80020ec:	f7ff fcc4 	bl	8001a78 <vfd_print>

	uint8_t fail_counter = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	vfd_clear();
 80020f6:	f7ff fc15 	bl	8001924 <vfd_clear>
	vfd_print("Получение времени", 0, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2100      	movs	r1, #0
 80020fe:	4882      	ldr	r0, [pc, #520]	@ (8002308 <main+0x2f0>)
 8002100:	f7ff fcba 	bl	8001a78 <vfd_print>

	while(!WiFi_GetTime(&unix_time))
 8002104:	e01d      	b.n	8002142 <main+0x12a>
	{
		vfd_clear();
 8002106:	f7ff fc0d 	bl	8001924 <vfd_clear>
		vfd_print("Время не получено", 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	487f      	ldr	r0, [pc, #508]	@ (800230c <main+0x2f4>)
 8002110:	f7ff fcb2 	bl	8001a78 <vfd_print>
		if(fail_counter++ > 5)
 8002114:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 800211e:	2b05      	cmp	r3, #5
 8002120:	d90b      	bls.n	800213a <main+0x122>
		{
			while(!esp_client_init()) vfd_display_error(1);
 8002122:	e002      	b.n	800212a <main+0x112>
 8002124:	2001      	movs	r0, #1
 8002126:	f7ff febd 	bl	8001ea4 <vfd_display_error>
 800212a:	f000 fc5b 	bl	80029e4 <esp_client_init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f7      	beq.n	8002124 <main+0x10c>
			fail_counter = 0;
 8002134:	2300      	movs	r3, #0
 8002136:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}
		HAL_Delay(2000);
 800213a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800213e:	f001 f8e7 	bl	8003310 <HAL_Delay>
	while(!WiFi_GetTime(&unix_time))
 8002142:	4873      	ldr	r0, [pc, #460]	@ (8002310 <main+0x2f8>)
 8002144:	f7fe fb74 	bl	8000830 <WiFi_GetTime>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0db      	beq.n	8002106 <main+0xee>
	}

	vfd_clear();
 800214e:	f7ff fbe9 	bl	8001924 <vfd_clear>
	vfd_print("Получение погоды", 0, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	2100      	movs	r1, #0
 8002156:	486f      	ldr	r0, [pc, #444]	@ (8002314 <main+0x2fc>)
 8002158:	f7ff fc8e 	bl	8001a78 <vfd_print>
	while(!WiFi_GetWeather(weather))
 800215c:	e01d      	b.n	800219a <main+0x182>
	{
		vfd_clear();
 800215e:	f7ff fbe1 	bl	8001924 <vfd_clear>
		vfd_print("Погода не получена", 0, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2100      	movs	r1, #0
 8002166:	486c      	ldr	r0, [pc, #432]	@ (8002318 <main+0x300>)
 8002168:	f7ff fc86 	bl	8001a78 <vfd_print>
		if(fail_counter++ > 5)
 800216c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002170:	1c5a      	adds	r2, r3, #1
 8002172:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8002176:	2b05      	cmp	r3, #5
 8002178:	d90b      	bls.n	8002192 <main+0x17a>
		{
			while(!esp_client_init()) vfd_display_error(1);
 800217a:	e002      	b.n	8002182 <main+0x16a>
 800217c:	2001      	movs	r0, #1
 800217e:	f7ff fe91 	bl	8001ea4 <vfd_display_error>
 8002182:	f000 fc2f 	bl	80029e4 <esp_client_init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0f7      	beq.n	800217c <main+0x164>
			fail_counter = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}
		HAL_Delay(2000);
 8002192:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002196:	f001 f8bb 	bl	8003310 <HAL_Delay>
	while(!WiFi_GetWeather(weather))
 800219a:	4860      	ldr	r0, [pc, #384]	@ (800231c <main+0x304>)
 800219c:	f7fe fbda 	bl	8000954 <WiFi_GetWeather>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d0db      	beq.n	800215e <main+0x146>
	}

	HAL_TIM_Base_Start_IT(&htim3);
 80021a6:	485e      	ldr	r0, [pc, #376]	@ (8002320 <main+0x308>)
 80021a8:	f002 fc48 	bl	8004a3c <HAL_TIM_Base_Start_IT>
	vfd_clear();
 80021ac:	f7ff fbba 	bl	8001924 <vfd_clear>

	while (1)
	{
		if(flag_time_inc)
 80021b0:	4b5c      	ldr	r3, [pc, #368]	@ (8002324 <main+0x30c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0fb      	beq.n	80021b0 <main+0x198>
		{
			if((unix_time % 1800) == 0)
 80021b8:	4b55      	ldr	r3, [pc, #340]	@ (8002310 <main+0x2f8>)
 80021ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021be:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 80021c2:	f04f 0300 	mov.w	r3, #0
 80021c6:	f7fe f873 	bl	80002b0 <__aeabi_ldivmod>
 80021ca:	4313      	orrs	r3, r2
 80021cc:	d117      	bne.n	80021fe <main+0x1e6>
			{
				vfd_clear();
 80021ce:	f7ff fba9 	bl	8001924 <vfd_clear>
				vfd_print("Обновление погоды", 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	4854      	ldr	r0, [pc, #336]	@ (8002328 <main+0x310>)
 80021d8:	f7ff fc4e 	bl	8001a78 <vfd_print>
				if(!WiFi_GetWeather(weather))
 80021dc:	484f      	ldr	r0, [pc, #316]	@ (800231c <main+0x304>)
 80021de:	f7fe fbb9 	bl	8000954 <WiFi_GetWeather>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d105      	bne.n	80021f4 <main+0x1dc>
					vfd_print(" ERROR!!!", 1 , 0);
 80021e8:	2200      	movs	r2, #0
 80021ea:	2101      	movs	r1, #1
 80021ec:	484f      	ldr	r0, [pc, #316]	@ (800232c <main+0x314>)
 80021ee:	f7ff fc43 	bl	8001a78 <vfd_print>
 80021f2:	e004      	b.n	80021fe <main+0x1e6>
				else
					vfd_print(" OK ", 1, 0);
 80021f4:	2200      	movs	r2, #0
 80021f6:	2101      	movs	r1, #1
 80021f8:	484d      	ldr	r0, [pc, #308]	@ (8002330 <main+0x318>)
 80021fa:	f7ff fc3d 	bl	8001a78 <vfd_print>
			}
			if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 80021fe:	2110      	movs	r1, #16
 8002200:	483e      	ldr	r0, [pc, #248]	@ (80022fc <main+0x2e4>)
 8002202:	f001 feb9 	bl	8003f78 <HAL_GPIO_ReadPin>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d168      	bne.n	80022de <main+0x2c6>
			{
				static uint8_t dot_flag = 0x00;
				static char dot_char;
				current_time = localtime(&unix_time);
 800220c:	4840      	ldr	r0, [pc, #256]	@ (8002310 <main+0x2f8>)
 800220e:	f004 fe23 	bl	8006e58 <localtime>
 8002212:	4603      	mov	r3, r0
 8002214:	4a47      	ldr	r2, [pc, #284]	@ (8002334 <main+0x31c>)
 8002216:	6013      	str	r3, [r2, #0]

				if(dot_flag)
 8002218:	4b47      	ldr	r3, [pc, #284]	@ (8002338 <main+0x320>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <main+0x210>
					dot_char = ':';
 8002220:	4b46      	ldr	r3, [pc, #280]	@ (800233c <main+0x324>)
 8002222:	223a      	movs	r2, #58	@ 0x3a
 8002224:	701a      	strb	r2, [r3, #0]
 8002226:	e002      	b.n	800222e <main+0x216>
				else
					dot_char = SYM_A_DOUBLE_DOT;
 8002228:	4b44      	ldr	r3, [pc, #272]	@ (800233c <main+0x324>)
 800222a:	2202      	movs	r2, #2
 800222c:	701a      	strb	r2, [r3, #0]

				char time_string[20];
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 800222e:	4b41      	ldr	r3, [pc, #260]	@ (8002334 <main+0x31c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689c      	ldr	r4, [r3, #8]
 8002234:	4b41      	ldr	r3, [pc, #260]	@ (800233c <main+0x324>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	461e      	mov	r6, r3
															 dot_char,
															 current_time->tm_min,
 800223a:	4b3e      	ldr	r3, [pc, #248]	@ (8002334 <main+0x31c>)
 800223c:	681b      	ldr	r3, [r3, #0]
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	4a3e      	ldr	r2, [pc, #248]	@ (800233c <main+0x324>)
 8002242:	7812      	ldrb	r2, [r2, #0]
 8002244:	4615      	mov	r5, r2
															 dot_char,
															 current_time->tm_sec,
 8002246:	4a3b      	ldr	r2, [pc, #236]	@ (8002334 <main+0x31c>)
 8002248:	6812      	ldr	r2, [r2, #0]
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 800224a:	6812      	ldr	r2, [r2, #0]
															 weeks[current_time->tm_wday]);
 800224c:	4939      	ldr	r1, [pc, #228]	@ (8002334 <main+0x31c>)
 800224e:	6809      	ldr	r1, [r1, #0]
 8002250:	6989      	ldr	r1, [r1, #24]
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 8002252:	483b      	ldr	r0, [pc, #236]	@ (8002340 <main+0x328>)
 8002254:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8002258:	f107 0010 	add.w	r0, r7, #16
 800225c:	9103      	str	r1, [sp, #12]
 800225e:	9202      	str	r2, [sp, #8]
 8002260:	9501      	str	r5, [sp, #4]
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	4633      	mov	r3, r6
 8002266:	4622      	mov	r2, r4
 8002268:	4936      	ldr	r1, [pc, #216]	@ (8002344 <main+0x32c>)
 800226a:	f004 fd11 	bl	8006c90 <siprintf>
				vfd_print(time_string, 0, 0);
 800226e:	f107 0310 	add.w	r3, r7, #16
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff fbfe 	bl	8001a78 <vfd_print>
				sprintf(time_string, "%d %s%s%d год", 		 current_time->tm_mday,
 800227c:	4b2d      	ldr	r3, [pc, #180]	@ (8002334 <main+0x31c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68d9      	ldr	r1, [r3, #12]
															 months[current_time->tm_mon],
 8002282:	4b2c      	ldr	r3, [pc, #176]	@ (8002334 <main+0x31c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	691b      	ldr	r3, [r3, #16]
				sprintf(time_string, "%d %s%s%d год", 		 current_time->tm_mday,
 8002288:	4a2f      	ldr	r2, [pc, #188]	@ (8002348 <main+0x330>)
 800228a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
															 current_time->tm_mday > 9 ? " ":"  ",
 800228e:	4b29      	ldr	r3, [pc, #164]	@ (8002334 <main+0x31c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
				sprintf(time_string, "%d %s%s%d год", 		 current_time->tm_mday,
 8002294:	2b09      	cmp	r3, #9
 8002296:	dd01      	ble.n	800229c <main+0x284>
 8002298:	4b2c      	ldr	r3, [pc, #176]	@ (800234c <main+0x334>)
 800229a:	e000      	b.n	800229e <main+0x286>
 800229c:	4b2c      	ldr	r3, [pc, #176]	@ (8002350 <main+0x338>)
															 current_time->tm_year + 1900);
 800229e:	4a25      	ldr	r2, [pc, #148]	@ (8002334 <main+0x31c>)
 80022a0:	6812      	ldr	r2, [r2, #0]
 80022a2:	6952      	ldr	r2, [r2, #20]
				sprintf(time_string, "%d %s%s%d год", 		 current_time->tm_mday,
 80022a4:	f202 726c 	addw	r2, r2, #1900	@ 0x76c
 80022a8:	f107 0010 	add.w	r0, r7, #16
 80022ac:	9201      	str	r2, [sp, #4]
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	4623      	mov	r3, r4
 80022b2:	460a      	mov	r2, r1
 80022b4:	4927      	ldr	r1, [pc, #156]	@ (8002354 <main+0x33c>)
 80022b6:	f004 fceb 	bl	8006c90 <siprintf>
				vfd_print(time_string, 1, 0);
 80022ba:	f107 0310 	add.w	r3, r7, #16
 80022be:	2200      	movs	r2, #0
 80022c0:	2101      	movs	r1, #1
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fbd8 	bl	8001a78 <vfd_print>
				dot_flag = !dot_flag;
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <main+0x320>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	bf0c      	ite	eq
 80022d0:	2301      	moveq	r3, #1
 80022d2:	2300      	movne	r3, #0
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	4b17      	ldr	r3, [pc, #92]	@ (8002338 <main+0x320>)
 80022da:	701a      	strb	r2, [r3, #0]
 80022dc:	e11c      	b.n	8002518 <main+0x500>
			}
			else
			{
				char weather_string[2][6];
				for(uint8_t i = 0; i < 4; i++)
 80022de:	2300      	movs	r3, #0
 80022e0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80022e4:	e113      	b.n	800250e <main+0x4f6>
 80022e6:	bf00      	nop
 80022e8:	200027c8 	.word	0x200027c8
 80022ec:	20002780 	.word	0x20002780
 80022f0:	08009c48 	.word	0x08009c48
 80022f4:	200028dc 	.word	0x200028dc
 80022f8:	2000289c 	.word	0x2000289c
 80022fc:	40020000 	.word	0x40020000
 8002300:	08009c58 	.word	0x08009c58
 8002304:	08009c64 	.word	0x08009c64
 8002308:	08009c74 	.word	0x08009c74
 800230c:	08009c88 	.word	0x08009c88
 8002310:	20002920 	.word	0x20002920
 8002314:	08009c9c 	.word	0x08009c9c
 8002318:	08009cb0 	.word	0x08009cb0
 800231c:	20002928 	.word	0x20002928
 8002320:	20002810 	.word	0x20002810
 8002324:	2000296c 	.word	0x2000296c
 8002328:	08009cc4 	.word	0x08009cc4
 800232c:	08009cd8 	.word	0x08009cd8
 8002330:	08009ce4 	.word	0x08009ce4
 8002334:	20002968 	.word	0x20002968
 8002338:	20002970 	.word	0x20002970
 800233c:	20002971 	.word	0x20002971
 8002340:	200000c4 	.word	0x200000c4
 8002344:	08009cec 	.word	0x08009cec
 8002348:	200000e0 	.word	0x200000e0
 800234c:	08009d00 	.word	0x08009d00
 8002350:	08009d04 	.word	0x08009d04
 8002354:	08009d08 	.word	0x08009d08
				{
					uint8_t weather_ico_id;
					switch(weather[i].ico_id)
 8002358:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800235c:	4a72      	ldr	r2, [pc, #456]	@ (8002528 <main+0x510>)
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	4413      	add	r3, r2
 8002362:	330a      	adds	r3, #10
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	3b01      	subs	r3, #1
 8002368:	2b31      	cmp	r3, #49	@ 0x31
 800236a:	f200 808b 	bhi.w	8002484 <main+0x46c>
 800236e:	a201      	add	r2, pc, #4	@ (adr r2, 8002374 <main+0x35c>)
 8002370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002374:	0800243d 	.word	0x0800243d
 8002378:	08002445 	.word	0x08002445
 800237c:	0800244d 	.word	0x0800244d
 8002380:	08002455 	.word	0x08002455
 8002384:	08002485 	.word	0x08002485
 8002388:	08002485 	.word	0x08002485
 800238c:	08002485 	.word	0x08002485
 8002390:	08002485 	.word	0x08002485
 8002394:	0800245d 	.word	0x0800245d
 8002398:	08002465 	.word	0x08002465
 800239c:	0800246d 	.word	0x0800246d
 80023a0:	08002485 	.word	0x08002485
 80023a4:	08002475 	.word	0x08002475
 80023a8:	08002485 	.word	0x08002485
 80023ac:	08002485 	.word	0x08002485
 80023b0:	08002485 	.word	0x08002485
 80023b4:	08002485 	.word	0x08002485
 80023b8:	08002485 	.word	0x08002485
 80023bc:	08002485 	.word	0x08002485
 80023c0:	08002485 	.word	0x08002485
 80023c4:	08002485 	.word	0x08002485
 80023c8:	08002485 	.word	0x08002485
 80023cc:	08002485 	.word	0x08002485
 80023d0:	08002485 	.word	0x08002485
 80023d4:	08002485 	.word	0x08002485
 80023d8:	08002485 	.word	0x08002485
 80023dc:	08002485 	.word	0x08002485
 80023e0:	08002485 	.word	0x08002485
 80023e4:	08002485 	.word	0x08002485
 80023e8:	08002485 	.word	0x08002485
 80023ec:	08002485 	.word	0x08002485
 80023f0:	08002485 	.word	0x08002485
 80023f4:	08002485 	.word	0x08002485
 80023f8:	08002485 	.word	0x08002485
 80023fc:	08002485 	.word	0x08002485
 8002400:	08002485 	.word	0x08002485
 8002404:	08002485 	.word	0x08002485
 8002408:	08002485 	.word	0x08002485
 800240c:	08002485 	.word	0x08002485
 8002410:	08002485 	.word	0x08002485
 8002414:	08002485 	.word	0x08002485
 8002418:	08002485 	.word	0x08002485
 800241c:	08002485 	.word	0x08002485
 8002420:	08002485 	.word	0x08002485
 8002424:	08002485 	.word	0x08002485
 8002428:	08002485 	.word	0x08002485
 800242c:	08002485 	.word	0x08002485
 8002430:	08002485 	.word	0x08002485
 8002434:	08002485 	.word	0x08002485
 8002438:	0800247d 	.word	0x0800247d
					{
						case 1:
							weather_ico_id = SYM_CLEAR_SKY;
 800243c:	2303      	movs	r3, #3
 800243e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 8002442:	e01f      	b.n	8002484 <main+0x46c>
						case 2:
							weather_ico_id = SYM_FEW_CLOUDS;
 8002444:	2304      	movs	r3, #4
 8002446:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 800244a:	e01b      	b.n	8002484 <main+0x46c>
						case 3:
							weather_ico_id = SYM_SCATTERD_CLOUS;
 800244c:	2305      	movs	r3, #5
 800244e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 8002452:	e017      	b.n	8002484 <main+0x46c>
						case 4:
							weather_ico_id = SYM_BROKEN_CLOUDS;
 8002454:	2306      	movs	r3, #6
 8002456:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 800245a:	e013      	b.n	8002484 <main+0x46c>
						case 9:
							weather_ico_id = SYM_SHOWER_RAIN;
 800245c:	2307      	movs	r3, #7
 800245e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 8002462:	e00f      	b.n	8002484 <main+0x46c>
						case 10:
							weather_ico_id = SYM_RAIN;
 8002464:	2308      	movs	r3, #8
 8002466:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 800246a:	e00b      	b.n	8002484 <main+0x46c>
						case 11:
							weather_ico_id = SYM_THUNDERSTORM;
 800246c:	2309      	movs	r3, #9
 800246e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 8002472:	e007      	b.n	8002484 <main+0x46c>
						case 13:
							weather_ico_id = SYM_SNOW;
 8002474:	230a      	movs	r3, #10
 8002476:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 800247a:	e003      	b.n	8002484 <main+0x46c>
						case 50:
							weather_ico_id = SYM_MIST;
 800247c:	230b      	movs	r3, #11
 800247e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
							break;
 8002482:	bf00      	nop
						default:
					}

					sprintf(weather_string[0], "%c%c%c%c%c", 	localtime(&weather[i].time)->tm_hour + 139,
 8002484:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	4a27      	ldr	r2, [pc, #156]	@ (8002528 <main+0x510>)
 800248c:	4413      	add	r3, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f004 fce2 	bl	8006e58 <localtime>
 8002494:	4603      	mov	r3, r0
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f103 028b 	add.w	r2, r3, #139	@ 0x8b
 800249c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80024a0:	1d38      	adds	r0, r7, #4
 80024a2:	2120      	movs	r1, #32
 80024a4:	9102      	str	r1, [sp, #8]
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	237f      	movs	r3, #127	@ 0x7f
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	237b      	movs	r3, #123	@ 0x7b
 80024ae:	491f      	ldr	r1, [pc, #124]	@ (800252c <main+0x514>)
 80024b0:	f004 fbee 	bl	8006c90 <siprintf>
																SYM_SMALL_DOBLEDOT,
																SYM_SMALL_0,
																weather_ico_id,
																' ');
					sprintf(weather_string[1], "%+3d%c%c", 		weather[i].temp,
 80024b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80024b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002528 <main+0x510>)
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	4413      	add	r3, r2
 80024be:	3308      	adds	r3, #8
 80024c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024c4:	461a      	mov	r2, r3
 80024c6:	1d3b      	adds	r3, r7, #4
 80024c8:	1d98      	adds	r0, r3, #6
 80024ca:	2320      	movs	r3, #32
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	237d      	movs	r3, #125	@ 0x7d
 80024d0:	4917      	ldr	r1, [pc, #92]	@ (8002530 <main+0x518>)
 80024d2:	f004 fbdd 	bl	8006c90 <siprintf>
																SYM_CELSIUS,
																' ');
					vfd_print(weather_string[0], 0, i*5);
 80024d6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80024da:	461a      	mov	r2, r3
 80024dc:	0092      	lsls	r2, r2, #2
 80024de:	4413      	add	r3, r2
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	2100      	movs	r1, #0
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fac6 	bl	8001a78 <vfd_print>
					vfd_print(weather_string[1], 1, i*5);
 80024ec:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80024f0:	461a      	mov	r2, r3
 80024f2:	0092      	lsls	r2, r2, #2
 80024f4:	4413      	add	r3, r2
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	1d3b      	adds	r3, r7, #4
 80024fa:	3306      	adds	r3, #6
 80024fc:	2101      	movs	r1, #1
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff faba 	bl	8001a78 <vfd_print>
				for(uint8_t i = 0; i < 4; i++)
 8002504:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002508:	3301      	adds	r3, #1
 800250a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800250e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002512:	2b03      	cmp	r3, #3
 8002514:	f67f af20 	bls.w	8002358 <main+0x340>
				}
			}
			flag_time_inc--;
 8002518:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <main+0x51c>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	3b01      	subs	r3, #1
 800251e:	b2da      	uxtb	r2, r3
 8002520:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <main+0x51c>)
 8002522:	701a      	strb	r2, [r3, #0]
		if(flag_time_inc)
 8002524:	e644      	b.n	80021b0 <main+0x198>
 8002526:	bf00      	nop
 8002528:	20002928 	.word	0x20002928
 800252c:	08009d18 	.word	0x08009d18
 8002530:	08009d24 	.word	0x08009d24
 8002534:	2000296c 	.word	0x2000296c

08002538 <SystemClock_Config>:
		}
	}
}

void SystemClock_Config(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b094      	sub	sp, #80	@ 0x50
 800253c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800253e:	f107 0320 	add.w	r3, r7, #32
 8002542:	2230      	movs	r2, #48	@ 0x30
 8002544:	2100      	movs	r1, #0
 8002546:	4618      	mov	r0, r3
 8002548:	f004 fc35 	bl	8006db6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800254c:	f107 030c 	add.w	r3, r7, #12
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	605a      	str	r2, [r3, #4]
 8002556:	609a      	str	r2, [r3, #8]
 8002558:	60da      	str	r2, [r3, #12]
 800255a:	611a      	str	r2, [r3, #16]

	__HAL_RCC_PWR_CLK_ENABLE();
 800255c:	2300      	movs	r3, #0
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	4b28      	ldr	r3, [pc, #160]	@ (8002604 <SystemClock_Config+0xcc>)
 8002562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002564:	4a27      	ldr	r2, [pc, #156]	@ (8002604 <SystemClock_Config+0xcc>)
 8002566:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800256a:	6413      	str	r3, [r2, #64]	@ 0x40
 800256c:	4b25      	ldr	r3, [pc, #148]	@ (8002604 <SystemClock_Config+0xcc>)
 800256e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002578:	2300      	movs	r3, #0
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	4b22      	ldr	r3, [pc, #136]	@ (8002608 <SystemClock_Config+0xd0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002584:	4a20      	ldr	r2, [pc, #128]	@ (8002608 <SystemClock_Config+0xd0>)
 8002586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	4b1e      	ldr	r3, [pc, #120]	@ (8002608 <SystemClock_Config+0xd0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002594:	607b      	str	r3, [r7, #4]
 8002596:	687b      	ldr	r3, [r7, #4]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002598:	2301      	movs	r3, #1
 800259a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800259c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80025a0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025a2:	2302      	movs	r3, #2
 80025a4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 80025ac:	2319      	movs	r3, #25
 80025ae:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80025b0:	23a8      	movs	r3, #168	@ 0xa8
 80025b2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025b4:	2302      	movs	r3, #2
 80025b6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80025b8:	2304      	movs	r3, #4
 80025ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 80025bc:	f107 0320 	add.w	r3, r7, #32
 80025c0:	4618      	mov	r0, r3
 80025c2:	f001 fd0b 	bl	8003fdc <HAL_RCC_OscConfig>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <SystemClock_Config+0x98>
 80025cc:	f000 fb60 	bl	8002c90 <Error_Handler>

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025d0:	230f      	movs	r3, #15
 80025d2:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025d4:	2302      	movs	r3, #2
 80025d6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025e0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 80025e6:	f107 030c 	add.w	r3, r7, #12
 80025ea:	2102      	movs	r1, #2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f001 ff6d 	bl	80044cc <HAL_RCC_ClockConfig>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <SystemClock_Config+0xc4>
 80025f8:	f000 fb4a 	bl	8002c90 <Error_Handler>
}
 80025fc:	bf00      	nop
 80025fe:	3750      	adds	r7, #80	@ 0x50
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40023800 	.word	0x40023800
 8002608:	40007000 	.word	0x40007000

0800260c <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	hspi1.Instance = SPI1;
 8002610:	4b17      	ldr	r3, [pc, #92]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002612:	4a18      	ldr	r2, [pc, #96]	@ (8002674 <MX_SPI1_Init+0x68>)
 8002614:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8002616:	4b16      	ldr	r3, [pc, #88]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002618:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800261c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800261e:	4b14      	ldr	r3, [pc, #80]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002620:	2200      	movs	r2, #0
 8002622:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002624:	4b12      	ldr	r3, [pc, #72]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002626:	2200      	movs	r2, #0
 8002628:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800262a:	4b11      	ldr	r3, [pc, #68]	@ (8002670 <MX_SPI1_Init+0x64>)
 800262c:	2200      	movs	r2, #0
 800262e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002630:	4b0f      	ldr	r3, [pc, #60]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002632:	2200      	movs	r2, #0
 8002634:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8002636:	4b0e      	ldr	r3, [pc, #56]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002638:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800263c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800263e:	4b0c      	ldr	r3, [pc, #48]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002640:	2200      	movs	r2, #0
 8002642:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002644:	4b0a      	ldr	r3, [pc, #40]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002646:	2200      	movs	r2, #0
 8002648:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800264a:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <MX_SPI1_Init+0x64>)
 800264c:	2200      	movs	r2, #0
 800264e:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002650:	4b07      	ldr	r3, [pc, #28]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002652:	2200      	movs	r2, #0
 8002654:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8002656:	4b06      	ldr	r3, [pc, #24]	@ (8002670 <MX_SPI1_Init+0x64>)
 8002658:	220a      	movs	r2, #10
 800265a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 800265c:	4804      	ldr	r0, [pc, #16]	@ (8002670 <MX_SPI1_Init+0x64>)
 800265e:	f002 f915 	bl	800488c <HAL_SPI_Init>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_SPI1_Init+0x60>
 8002668:	f000 fb12 	bl	8002c90 <Error_Handler>
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20002728 	.word	0x20002728
 8002674:	40013000 	.word	0x40013000

08002678 <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800267e:	f107 0308 	add.w	r3, r7, #8
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	605a      	str	r2, [r3, #4]
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800268c:	463b      	mov	r3, r7
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]

	htim1.Instance = TIM1;
 8002694:	4b1e      	ldr	r3, [pc, #120]	@ (8002710 <MX_TIM1_Init+0x98>)
 8002696:	4a1f      	ldr	r2, [pc, #124]	@ (8002714 <MX_TIM1_Init+0x9c>)
 8002698:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 39;
 800269a:	4b1d      	ldr	r3, [pc, #116]	@ (8002710 <MX_TIM1_Init+0x98>)
 800269c:	2227      	movs	r2, #39	@ 0x27
 800269e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 7;
 80026a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026a8:	2207      	movs	r2, #7
 80026aa:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ac:	4b18      	ldr	r3, [pc, #96]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80026b2:	4b17      	ldr	r3, [pc, #92]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b8:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) Error_Handler();
 80026be:	4814      	ldr	r0, [pc, #80]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026c0:	f002 f96d 	bl	800499e <HAL_TIM_Base_Init>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_TIM1_Init+0x56>
 80026ca:	f000 fae1 	bl	8002c90 <Error_Handler>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026d2:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) Error_Handler();
 80026d4:	f107 0308 	add.w	r3, r7, #8
 80026d8:	4619      	mov	r1, r3
 80026da:	480d      	ldr	r0, [pc, #52]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026dc:	f002 fce4 	bl	80050a8 <HAL_TIM_ConfigClockSource>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_TIM1_Init+0x72>
 80026e6:	f000 fad3 	bl	8002c90 <Error_Handler>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ea:	2300      	movs	r3, #0
 80026ec:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ee:	2300      	movs	r3, #0
 80026f0:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) Error_Handler();
 80026f2:	463b      	mov	r3, r7
 80026f4:	4619      	mov	r1, r3
 80026f6:	4806      	ldr	r0, [pc, #24]	@ (8002710 <MX_TIM1_Init+0x98>)
 80026f8:	f003 f892 	bl	8005820 <HAL_TIMEx_MasterConfigSynchronization>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_TIM1_Init+0x8e>
 8002702:	f000 fac5 	bl	8002c90 <Error_Handler>
}
 8002706:	bf00      	nop
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20002780 	.word	0x20002780
 8002714:	40010000 	.word	0x40010000

08002718 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08e      	sub	sp, #56	@ 0x38
 800271c:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	609a      	str	r2, [r3, #8]
 800272a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8002736:	1d3b      	adds	r3, r7, #4
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
 8002744:	615a      	str	r2, [r3, #20]
 8002746:	619a      	str	r2, [r3, #24]

	htim2.Instance = TIM2;
 8002748:	4b2d      	ldr	r3, [pc, #180]	@ (8002800 <MX_TIM2_Init+0xe8>)
 800274a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800274e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 8;
 8002750:	4b2b      	ldr	r3, [pc, #172]	@ (8002800 <MX_TIM2_Init+0xe8>)
 8002752:	2208      	movs	r2, #8
 8002754:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002756:	4b2a      	ldr	r3, [pc, #168]	@ (8002800 <MX_TIM2_Init+0xe8>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 530;
 800275c:	4b28      	ldr	r3, [pc, #160]	@ (8002800 <MX_TIM2_Init+0xe8>)
 800275e:	f240 2212 	movw	r2, #530	@ 0x212
 8002762:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002764:	4b26      	ldr	r3, [pc, #152]	@ (8002800 <MX_TIM2_Init+0xe8>)
 8002766:	2200      	movs	r2, #0
 8002768:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800276a:	4b25      	ldr	r3, [pc, #148]	@ (8002800 <MX_TIM2_Init+0xe8>)
 800276c:	2200      	movs	r2, #0
 800276e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) Error_Handler();
 8002770:	4823      	ldr	r0, [pc, #140]	@ (8002800 <MX_TIM2_Init+0xe8>)
 8002772:	f002 f914 	bl	800499e <HAL_TIM_Base_Init>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <MX_TIM2_Init+0x68>
 800277c:	f000 fa88 	bl	8002c90 <Error_Handler>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002784:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8002786:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800278a:	4619      	mov	r1, r3
 800278c:	481c      	ldr	r0, [pc, #112]	@ (8002800 <MX_TIM2_Init+0xe8>)
 800278e:	f002 fc8b 	bl	80050a8 <HAL_TIM_ConfigClockSource>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_TIM2_Init+0x84>
 8002798:	f000 fa7a 	bl	8002c90 <Error_Handler>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) Error_Handler();
 800279c:	4818      	ldr	r0, [pc, #96]	@ (8002800 <MX_TIM2_Init+0xe8>)
 800279e:	f002 f9af 	bl	8004b00 <HAL_TIM_PWM_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM2_Init+0x94>
 80027a8:	f000 fa72 	bl	8002c90 <Error_Handler>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ac:	2300      	movs	r3, #0
 80027ae:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) Error_Handler();
 80027b4:	f107 0320 	add.w	r3, r7, #32
 80027b8:	4619      	mov	r1, r3
 80027ba:	4811      	ldr	r0, [pc, #68]	@ (8002800 <MX_TIM2_Init+0xe8>)
 80027bc:	f003 f830 	bl	8005820 <HAL_TIMEx_MasterConfigSynchronization>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM2_Init+0xb2>
 80027c6:	f000 fa63 	bl	8002c90 <Error_Handler>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027ca:	2360      	movs	r3, #96	@ 0x60
 80027cc:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 85;
 80027ce:	2355      	movs	r3, #85	@ 0x55
 80027d0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 80027da:	1d3b      	adds	r3, r7, #4
 80027dc:	2200      	movs	r2, #0
 80027de:	4619      	mov	r1, r3
 80027e0:	4807      	ldr	r0, [pc, #28]	@ (8002800 <MX_TIM2_Init+0xe8>)
 80027e2:	f002 fb9f 	bl	8004f24 <HAL_TIM_PWM_ConfigChannel>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM2_Init+0xd8>
 80027ec:	f000 fa50 	bl	8002c90 <Error_Handler>

	HAL_TIM_MspPostInit(&htim2);
 80027f0:	4803      	ldr	r0, [pc, #12]	@ (8002800 <MX_TIM2_Init+0xe8>)
 80027f2:	f000 fb55 	bl	8002ea0 <HAL_TIM_MspPostInit>
}
 80027f6:	bf00      	nop
 80027f8:	3738      	adds	r7, #56	@ 0x38
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200027c8 	.word	0x200027c8

08002804 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800280a:	f107 0308 	add.w	r3, r7, #8
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	605a      	str	r2, [r3, #4]
 8002814:	609a      	str	r2, [r3, #8]
 8002816:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002818:	463b      	mov	r3, r7
 800281a:	2200      	movs	r2, #0
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	605a      	str	r2, [r3, #4]

	htim3.Instance = TIM3;
 8002820:	4b1d      	ldr	r3, [pc, #116]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002822:	4a1e      	ldr	r2, [pc, #120]	@ (800289c <MX_TIM3_Init+0x98>)
 8002824:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 8399;
 8002826:	4b1c      	ldr	r3, [pc, #112]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002828:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800282c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800282e:	4b1a      	ldr	r3, [pc, #104]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 9999;
 8002834:	4b18      	ldr	r3, [pc, #96]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002836:	f242 720f 	movw	r2, #9999	@ 0x270f
 800283a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800283c:	4b16      	ldr	r3, [pc, #88]	@ (8002898 <MX_TIM3_Init+0x94>)
 800283e:	2200      	movs	r2, #0
 8002840:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002842:	4b15      	ldr	r3, [pc, #84]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002844:	2200      	movs	r2, #0
 8002846:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) Error_Handler();
 8002848:	4813      	ldr	r0, [pc, #76]	@ (8002898 <MX_TIM3_Init+0x94>)
 800284a:	f002 f8a8 	bl	800499e <HAL_TIM_Base_Init>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_TIM3_Init+0x54>
 8002854:	f000 fa1c 	bl	8002c90 <Error_Handler>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002858:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800285c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) Error_Handler();
 800285e:	f107 0308 	add.w	r3, r7, #8
 8002862:	4619      	mov	r1, r3
 8002864:	480c      	ldr	r0, [pc, #48]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002866:	f002 fc1f 	bl	80050a8 <HAL_TIM_ConfigClockSource>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_TIM3_Init+0x70>
 8002870:	f000 fa0e 	bl	8002c90 <Error_Handler>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002874:	2300      	movs	r3, #0
 8002876:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002878:	2300      	movs	r3, #0
 800287a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) Error_Handler();
 800287c:	463b      	mov	r3, r7
 800287e:	4619      	mov	r1, r3
 8002880:	4805      	ldr	r0, [pc, #20]	@ (8002898 <MX_TIM3_Init+0x94>)
 8002882:	f002 ffcd 	bl	8005820 <HAL_TIMEx_MasterConfigSynchronization>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM3_Init+0x8c>
 800288c:	f000 fa00 	bl	8002c90 <Error_Handler>
}
 8002890:	bf00      	nop
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20002810 	.word	0x20002810
 800289c:	40000400 	.word	0x40000400

080028a0 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 80028a4:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028a6:	4a12      	ldr	r2, [pc, #72]	@ (80028f0 <MX_USART1_UART_Init+0x50>)
 80028a8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80028aa:	4b10      	ldr	r3, [pc, #64]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028b0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80028b8:	4b0c      	ldr	r3, [pc, #48]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80028be:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80028c4:	4b09      	ldr	r3, [pc, #36]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028c6:	220c      	movs	r2, #12
 80028c8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ca:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();
 80028d6:	4805      	ldr	r0, [pc, #20]	@ (80028ec <MX_USART1_UART_Init+0x4c>)
 80028d8:	f003 f824 	bl	8005924 <HAL_UART_Init>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <MX_USART1_UART_Init+0x46>
 80028e2:	f000 f9d5 	bl	8002c90 <Error_Handler>
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20002858 	.word	0x20002858
 80028f0:	40011000 	.word	0x40011000

080028f4 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b088      	sub	sp, #32
 80028f8:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fa:	f107 030c 	add.w	r3, r7, #12
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	605a      	str	r2, [r3, #4]
 8002904:	609a      	str	r2, [r3, #8]
 8002906:	60da      	str	r2, [r3, #12]
 8002908:	611a      	str	r2, [r3, #16]

	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	4b25      	ldr	r3, [pc, #148]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a24      	ldr	r2, [pc, #144]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 8002914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b22      	ldr	r3, [pc, #136]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	4b1e      	ldr	r3, [pc, #120]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	4a1d      	ldr	r2, [pc, #116]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6313      	str	r3, [r2, #48]	@ 0x30
 8002936:	4b1b      	ldr	r3, [pc, #108]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	4b17      	ldr	r3, [pc, #92]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	4a16      	ldr	r2, [pc, #88]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	6313      	str	r3, [r2, #48]	@ 0x30
 8002952:	4b14      	ldr	r3, [pc, #80]	@ (80029a4 <MX_GPIO_Init+0xb0>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	683b      	ldr	r3, [r7, #0]

	  HAL_GPIO_WritePin(GPIOA, CLK_Pin|BK_Pin|LAT_Pin|SIN_Pin, GPIO_PIN_RESET);
 800295e:	2200      	movs	r2, #0
 8002960:	210f      	movs	r1, #15
 8002962:	4811      	ldr	r0, [pc, #68]	@ (80029a8 <MX_GPIO_Init+0xb4>)
 8002964:	f001 fb20 	bl	8003fa8 <HAL_GPIO_WritePin>

	  GPIO_InitStruct.Pin = CLK_Pin|BK_Pin|LAT_Pin|SIN_Pin;
 8002968:	230f      	movs	r3, #15
 800296a:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800296c:	2301      	movs	r3, #1
 800296e:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002974:	2303      	movs	r3, #3
 8002976:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002978:	f107 030c 	add.w	r3, r7, #12
 800297c:	4619      	mov	r1, r3
 800297e:	480a      	ldr	r0, [pc, #40]	@ (80029a8 <MX_GPIO_Init+0xb4>)
 8002980:	f001 f976 	bl	8003c70 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = BTN_Pin;
 8002984:	2310      	movs	r3, #16
 8002986:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002988:	2300      	movs	r3, #0
 800298a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800298c:	2301      	movs	r3, #1
 800298e:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8002990:	f107 030c 	add.w	r3, r7, #12
 8002994:	4619      	mov	r1, r3
 8002996:	4804      	ldr	r0, [pc, #16]	@ (80029a8 <MX_GPIO_Init+0xb4>)
 8002998:	f001 f96a 	bl	8003c70 <HAL_GPIO_Init>

}
 800299c:	bf00      	nop
 800299e:	3720      	adds	r7, #32
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40023800 	.word	0x40023800
 80029a8:	40020000 	.word	0x40020000

080029ac <_write>:

int _write(int file, char *ptr, int len)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
	int DataIdx;
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	e009      	b.n	80029d2 <_write+0x26>
    	ITM_SendChar(*ptr++);
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	1c5a      	adds	r2, r3, #1
 80029c2:	60ba      	str	r2, [r7, #8]
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff fa94 	bl	8001ef4 <ITM_SendChar>
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	3301      	adds	r3, #1
 80029d0:	617b      	str	r3, [r7, #20]
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	dbf1      	blt.n	80029be <_write+0x12>
    return len;
 80029da:	687b      	ldr	r3, [r7, #4]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <esp_client_init>:

uint8_t esp_client_init()
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
	uint8_t offset = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	71fb      	strb	r3, [r7, #7]

 	vfd_print("Подключение к WiFi:", 0, 0);
 80029ee:	2200      	movs	r2, #0
 80029f0:	2100      	movs	r1, #0
 80029f2:	482f      	ldr	r0, [pc, #188]	@ (8002ab0 <esp_client_init+0xcc>)
 80029f4:	f7ff f840 	bl	8001a78 <vfd_print>

 	if(!Wifi_Restart())
 80029f8:	f7fe f9ee 	bl	8000dd8 <Wifi_Restart>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <esp_client_init+0x22>
		return 0x00;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e050      	b.n	8002aa8 <esp_client_init+0xc4>
	HAL_Delay(500);
 8002a06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002a0a:	f000 fc81 	bl	8003310 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8002a0e:	79fa      	ldrb	r2, [r7, #7]
 8002a10:	2304      	movs	r3, #4
 8002a12:	2101      	movs	r1, #1
 8002a14:	2001      	movs	r0, #1
 8002a16:	f7ff f945 	bl	8001ca4 <vfd_print_symbol>
	offset += 4;
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_Init())
 8002a20:	f7fe f99e 	bl	8000d60 <Wifi_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <esp_client_init+0x4a>
		return 0x00;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	e03c      	b.n	8002aa8 <esp_client_init+0xc4>
	HAL_Delay(100);
 8002a2e:	2064      	movs	r0, #100	@ 0x64
 8002a30:	f000 fc6e 	bl	8003310 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8002a34:	79fa      	ldrb	r2, [r7, #7]
 8002a36:	2304      	movs	r3, #4
 8002a38:	2101      	movs	r1, #1
 8002a3a:	2001      	movs	r0, #1
 8002a3c:	f7ff f932 	bl	8001ca4 <vfd_print_symbol>
	offset += 4;
 8002a40:	79fb      	ldrb	r3, [r7, #7]
 8002a42:	3304      	adds	r3, #4
 8002a44:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_SetMode(WifiMode_Station))
 8002a46:	2001      	movs	r0, #1
 8002a48:	f7fe f9fc 	bl	8000e44 <Wifi_SetMode>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <esp_client_init+0x72>
		return 0x00;
 8002a52:	2300      	movs	r3, #0
 8002a54:	e028      	b.n	8002aa8 <esp_client_init+0xc4>
	HAL_Delay(100);
 8002a56:	2064      	movs	r0, #100	@ 0x64
 8002a58:	f000 fc5a 	bl	8003310 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8002a5c:	79fa      	ldrb	r2, [r7, #7]
 8002a5e:	2304      	movs	r3, #4
 8002a60:	2101      	movs	r1, #1
 8002a62:	2001      	movs	r0, #1
 8002a64:	f7ff f91e 	bl	8001ca4 <vfd_print_symbol>
	offset += 4;
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	3304      	adds	r3, #4
 8002a6c:	71fb      	strb	r3, [r7, #7]

	load_config_from_flash(SSID, Password);
 8002a6e:	4911      	ldr	r1, [pc, #68]	@ (8002ab4 <esp_client_init+0xd0>)
 8002a70:	4811      	ldr	r0, [pc, #68]	@ (8002ab8 <esp_client_init+0xd4>)
 8002a72:	f7fe fe39 	bl	80016e8 <load_config_from_flash>
	if(!Wifi_Station_ConnectToAp(SSID, Password, NULL))
 8002a76:	2200      	movs	r2, #0
 8002a78:	490e      	ldr	r1, [pc, #56]	@ (8002ab4 <esp_client_init+0xd0>)
 8002a7a:	480f      	ldr	r0, [pc, #60]	@ (8002ab8 <esp_client_init+0xd4>)
 8002a7c:	f7fe fa78 	bl	8000f70 <Wifi_Station_ConnectToAp>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <esp_client_init+0xa6>
		return 0x00;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e00e      	b.n	8002aa8 <esp_client_init+0xc4>
	HAL_Delay(200);
 8002a8a:	20c8      	movs	r0, #200	@ 0xc8
 8002a8c:	f000 fc40 	bl	8003310 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 8002a90:	79fa      	ldrb	r2, [r7, #7]
 8002a92:	2304      	movs	r3, #4
 8002a94:	2101      	movs	r1, #1
 8002a96:	2001      	movs	r0, #1
 8002a98:	f7ff f904 	bl	8001ca4 <vfd_print_symbol>

	HAL_Delay(100);
 8002a9c:	2064      	movs	r0, #100	@ 0x64
 8002a9e:	f000 fc37 	bl	8003310 <HAL_Delay>
	vfd_clear();
 8002aa2:	f7fe ff3f 	bl	8001924 <vfd_clear>
	return 0x01;
 8002aa6:	2301      	movs	r3, #1
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	08009d30 	.word	0x08009d30
 8002ab4:	200028dc 	.word	0x200028dc
 8002ab8:	2000289c 	.word	0x2000289c

08002abc <esp_server_init>:

uint8_t esp_server_init()
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af02      	add	r7, sp, #8
	char IP[20];
 	vfd_print("Настройка по адресу:", 0, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	4829      	ldr	r0, [pc, #164]	@ (8002b6c <esp_server_init+0xb0>)
 8002ac8:	f7fe ffd6 	bl	8001a78 <vfd_print>

 	if(!Wifi_Restart())
 8002acc:	f7fe f984 	bl	8000dd8 <Wifi_Restart>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <esp_server_init+0x1e>
		return 0x00;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	e043      	b.n	8002b62 <esp_server_init+0xa6>
	HAL_Delay(500);
 8002ada:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002ade:	f000 fc17 	bl	8003310 <HAL_Delay>

	if(!Wifi_Init())
 8002ae2:	f7fe f93d 	bl	8000d60 <Wifi_Init>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d101      	bne.n	8002af0 <esp_server_init+0x34>
		return 0x00;
 8002aec:	2300      	movs	r3, #0
 8002aee:	e038      	b.n	8002b62 <esp_server_init+0xa6>

	if(!Wifi_SetMode(WifiMode_SoftAp))
 8002af0:	2002      	movs	r0, #2
 8002af2:	f7fe f9a7 	bl	8000e44 <Wifi_SetMode>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d101      	bne.n	8002b00 <esp_server_init+0x44>
		return 0x00;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e030      	b.n	8002b62 <esp_server_init+0xa6>

	if(!Wifi_SoftAp_Create("VFD_CLOCK", "20142015", 1, WifiEncryptionType_WPA2_PSK, 1, 0))
 8002b00:	2300      	movs	r3, #0
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2301      	movs	r3, #1
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2303      	movs	r3, #3
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	4918      	ldr	r1, [pc, #96]	@ (8002b70 <esp_server_init+0xb4>)
 8002b0e:	4819      	ldr	r0, [pc, #100]	@ (8002b74 <esp_server_init+0xb8>)
 8002b10:	f7fe fa7c 	bl	800100c <Wifi_SoftAp_Create>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <esp_server_init+0x62>
		return 0x00;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	e021      	b.n	8002b62 <esp_server_init+0xa6>

	if(!Wifi_TcpIp_SetMultiConnection(1))
 8002b1e:	2001      	movs	r0, #1
 8002b20:	f7fe fabe 	bl	80010a0 <Wifi_TcpIp_SetMultiConnection>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <esp_server_init+0x72>
		return 0x00;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	e019      	b.n	8002b62 <esp_server_init+0xa6>

	if(!Wifi_TcpIp_SetEnableTcpServer(80))
 8002b2e:	2050      	movs	r0, #80	@ 0x50
 8002b30:	f7fe fc30 	bl	8001394 <Wifi_TcpIp_SetEnableTcpServer>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <esp_server_init+0x82>
		return 0x00;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	e011      	b.n	8002b62 <esp_server_init+0xa6>

	if(!Wifi_GetMyIp(IP))
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fe f9c3 	bl	8000ecc <Wifi_GetMyIp>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d101      	bne.n	8002b50 <esp_server_init+0x94>
		return 0x00;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	e008      	b.n	8002b62 <esp_server_init+0xa6>

	Wifi_RxClear();
 8002b50:	f7fe f8b2 	bl	8000cb8 <Wifi_RxClear>
 	vfd_print(IP, 1, 0);
 8002b54:	1d3b      	adds	r3, r7, #4
 8002b56:	2200      	movs	r2, #0
 8002b58:	2101      	movs	r1, #1
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe ff8c 	bl	8001a78 <vfd_print>

	return 0x01;
 8002b60:	2301      	movs	r3, #1
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	08009d44 	.word	0x08009d44
 8002b70:	08009d5c 	.word	0x08009d5c
 8002b74:	08009d68 	.word	0x08009d68

08002b78 <esp_update_AP>:

uint8_t esp_update_AP(){
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b0a4      	sub	sp, #144	@ 0x90
 8002b7c:	af02      	add	r7, sp, #8
	uint8_t result;

	if (!Wifi_WaitForString(_WIFI_WAIT_TIME_FOREWER, &result, 2, "GET / HTTP", "POST /connect"))
 8002b7e:	f107 0186 	add.w	r1, r7, #134	@ 0x86
 8002b82:	4b3d      	ldr	r3, [pc, #244]	@ (8002c78 <esp_update_AP+0x100>)
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	4b3d      	ldr	r3, [pc, #244]	@ (8002c7c <esp_update_AP+0x104>)
 8002b88:	2202      	movs	r2, #2
 8002b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8e:	f7fd fdc1 	bl	8000714 <Wifi_WaitForString>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <esp_update_AP+0x24>
		return 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	e068      	b.n	8002c6e <esp_update_AP+0xf6>

	if(result == 1){
 8002b9c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d111      	bne.n	8002bc8 <esp_update_AP+0x50>
		if(!Wifi_TcpIp_SendDataTcp(0, strlen(html_page), html_page))
 8002ba4:	4b36      	ldr	r3, [pc, #216]	@ (8002c80 <esp_update_AP+0x108>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fd fb23 	bl	80001f4 <strlen>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	4a33      	ldr	r2, [pc, #204]	@ (8002c80 <esp_update_AP+0x108>)
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	2000      	movs	r0, #0
 8002bba:	f7fe fcc5 	bl	8001548 <Wifi_TcpIp_SendDataTcp>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d14b      	bne.n	8002c5c <esp_update_AP+0xe4>
			return 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	e052      	b.n	8002c6e <esp_update_AP+0xf6>
	}
	else if(result == 2){
 8002bc8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d145      	bne.n	8002c5c <esp_update_AP+0xe4>
		char ssid_req[64], password_req[64];
		HAL_Delay(100);
 8002bd0:	2064      	movs	r0, #100	@ 0x64
 8002bd2:	f000 fb9d 	bl	8003310 <HAL_Delay>
		Wifi_ExtractPostParam("ssid=", &ssid_req, 64);
 8002bd6:	1d3b      	adds	r3, r7, #4
 8002bd8:	2240      	movs	r2, #64	@ 0x40
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4829      	ldr	r0, [pc, #164]	@ (8002c84 <esp_update_AP+0x10c>)
 8002bde:	f7fe f827 	bl	8000c30 <Wifi_ExtractPostParam>
		Wifi_ExtractPostParam("password=", &password_req, 64);
 8002be2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002be6:	2240      	movs	r2, #64	@ 0x40
 8002be8:	4619      	mov	r1, r3
 8002bea:	4827      	ldr	r0, [pc, #156]	@ (8002c88 <esp_update_AP+0x110>)
 8002bec:	f7fe f820 	bl	8000c30 <Wifi_ExtractPostParam>

		save_config_to_flash(ssid_req, password_req);
 8002bf0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8002bf4:	1d3b      	adds	r3, r7, #4
 8002bf6:	4611      	mov	r1, r2
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fe fd1f 	bl	800163c <save_config_to_flash>

		for(uint8_t i = 0; i < 64; i++)
 8002bfe:	2300      	movs	r3, #0
 8002c00:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002c04:	e012      	b.n	8002c2c <esp_update_AP+0xb4>
		{
			password_req[i] = 0;
 8002c06:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c0a:	3388      	adds	r3, #136	@ 0x88
 8002c0c:	443b      	add	r3, r7
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f803 2c44 	strb.w	r2, [r3, #-68]
			ssid_req[i] = 0;
 8002c14:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c18:	3388      	adds	r3, #136	@ 0x88
 8002c1a:	443b      	add	r3, r7
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f803 2c84 	strb.w	r2, [r3, #-132]
		for(uint8_t i = 0; i < 64; i++)
 8002c22:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c26:	3301      	adds	r3, #1
 8002c28:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002c2c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002c30:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c32:	d9e8      	bls.n	8002c06 <esp_update_AP+0x8e>
		}

		if(!Wifi_TcpIp_SendDataTcp(0, strlen(config_saved_page), config_saved_page))
 8002c34:	4b15      	ldr	r3, [pc, #84]	@ (8002c8c <esp_update_AP+0x114>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fd fadb 	bl	80001f4 <strlen>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	4a12      	ldr	r2, [pc, #72]	@ (8002c8c <esp_update_AP+0x114>)
 8002c44:	6812      	ldr	r2, [r2, #0]
 8002c46:	4619      	mov	r1, r3
 8002c48:	2000      	movs	r0, #0
 8002c4a:	f7fe fc7d 	bl	8001548 <Wifi_TcpIp_SendDataTcp>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <esp_update_AP+0xe0>
			return 0;
 8002c54:	2300      	movs	r3, #0
 8002c56:	e00a      	b.n	8002c6e <esp_update_AP+0xf6>
		return 1;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e008      	b.n	8002c6e <esp_update_AP+0xf6>

	}

	if(!Wifi_TcpIp_Close(0))
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	f7fe fb4f 	bl	8001300 <Wifi_TcpIp_Close>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <esp_update_AP+0xf4>
		return 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	e000      	b.n	8002c6e <esp_update_AP+0xf6>

	return 0;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3788      	adds	r7, #136	@ 0x88
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	08009d80 	.word	0x08009d80
 8002c7c:	08009d74 	.word	0x08009d74
 8002c80:	200000b8 	.word	0x200000b8
 8002c84:	08009d90 	.word	0x08009d90
 8002c88:	08009d98 	.word	0x08009d98
 8002c8c:	200000bc 	.word	0x200000bc

08002c90 <Error_Handler>:



void Error_Handler(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c94:	b672      	cpsid	i
}
 8002c96:	bf00      	nop
  __disable_irq();
  while (1);
 8002c98:	bf00      	nop
 8002c9a:	e7fd      	b.n	8002c98 <Error_Handler+0x8>

08002c9c <str_find>:
 */
#include "service.h"
#include "string.h"

int str_find(char* value, char* array, uint8_t num)
{
 8002c9c:	b590      	push	{r4, r7, lr}
 8002c9e:	b087      	sub	sp, #28
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	71fb      	strb	r3, [r7, #7]
	char* index = array - 1;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < num; i++)
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	613b      	str	r3, [r7, #16]
 8002cb4:	e010      	b.n	8002cd8 <str_find+0x3c>
	{
		index = strstr(array + (index - array) + i, value);
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	4413      	add	r3, r2
 8002cbc:	68f9      	ldr	r1, [r7, #12]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f004 f8b3 	bl	8006e2a <strstr>
 8002cc4:	6178      	str	r0, [r7, #20]
		if(index == 0)
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d102      	bne.n	8002cd2 <str_find+0x36>
			return -1;
 8002ccc:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd0:	e00f      	b.n	8002cf2 <str_find+0x56>
	for(int i = 0; i < num; i++)
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	dbea      	blt.n	8002cb6 <str_find+0x1a>
	}
	return index - array + strlen(value);
 8002ce0:	697a      	ldr	r2, [r7, #20]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	461c      	mov	r4, r3
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f7fd fa83 	bl	80001f4 <strlen>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	4423      	add	r3, r4
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	371c      	adds	r7, #28
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd90      	pop	{r4, r7, pc}
	...

08002cfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	607b      	str	r3, [r7, #4]
 8002d06:	4b10      	ldr	r3, [pc, #64]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d1a:	607b      	str	r3, [r7, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	603b      	str	r3, [r7, #0]
 8002d22:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d2e:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <HAL_MspInit+0x4c>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d36:	603b      	str	r3, [r7, #0]
 8002d38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800

08002d4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08a      	sub	sp, #40	@ 0x28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d54:	f107 0314 	add.w	r3, r7, #20
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a19      	ldr	r2, [pc, #100]	@ (8002dd0 <HAL_SPI_MspInit+0x84>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d12b      	bne.n	8002dc6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	4b18      	ldr	r3, [pc, #96]	@ (8002dd4 <HAL_SPI_MspInit+0x88>)
 8002d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d76:	4a17      	ldr	r2, [pc, #92]	@ (8002dd4 <HAL_SPI_MspInit+0x88>)
 8002d78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d7e:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <HAL_SPI_MspInit+0x88>)
 8002d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d86:	613b      	str	r3, [r7, #16]
 8002d88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	4b11      	ldr	r3, [pc, #68]	@ (8002dd4 <HAL_SPI_MspInit+0x88>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	4a10      	ldr	r2, [pc, #64]	@ (8002dd4 <HAL_SPI_MspInit+0x88>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd4 <HAL_SPI_MspInit+0x88>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002da6:	23a0      	movs	r3, #160	@ 0xa0
 8002da8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002daa:	2302      	movs	r3, #2
 8002dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db2:	2303      	movs	r3, #3
 8002db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002db6:	2305      	movs	r3, #5
 8002db8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dba:	f107 0314 	add.w	r3, r7, #20
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4805      	ldr	r0, [pc, #20]	@ (8002dd8 <HAL_SPI_MspInit+0x8c>)
 8002dc2:	f000 ff55 	bl	8003c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002dc6:	bf00      	nop
 8002dc8:	3728      	adds	r7, #40	@ 0x28
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40013000 	.word	0x40013000
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	40020000 	.word	0x40020000

08002ddc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a2a      	ldr	r2, [pc, #168]	@ (8002e94 <HAL_TIM_Base_MspInit+0xb8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d11e      	bne.n	8002e2c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	4b29      	ldr	r3, [pc, #164]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df6:	4a28      	ldr	r2, [pc, #160]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dfe:	4b26      	ldr	r3, [pc, #152]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2019      	movs	r0, #25
 8002e10:	f000 fb7d 	bl	800350e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e14:	2019      	movs	r0, #25
 8002e16:	f000 fb96 	bl	8003546 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	201a      	movs	r0, #26
 8002e20:	f000 fb75 	bl	800350e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002e24:	201a      	movs	r0, #26
 8002e26:	f000 fb8e 	bl	8003546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002e2a:	e02e      	b.n	8002e8a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM2)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e34:	d10e      	bne.n	8002e54 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	4b17      	ldr	r3, [pc, #92]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	4a16      	ldr	r2, [pc, #88]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e46:	4b14      	ldr	r3, [pc, #80]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]
}
 8002e52:	e01a      	b.n	8002e8a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a10      	ldr	r2, [pc, #64]	@ (8002e9c <HAL_TIM_Base_MspInit+0xc0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d115      	bne.n	8002e8a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	4b0d      	ldr	r3, [pc, #52]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	4a0c      	ldr	r2, [pc, #48]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e68:	f043 0302 	orr.w	r3, r3, #2
 8002e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e98 <HAL_TIM_Base_MspInit+0xbc>)
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	201d      	movs	r0, #29
 8002e80:	f000 fb45 	bl	800350e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e84:	201d      	movs	r0, #29
 8002e86:	f000 fb5e 	bl	8003546 <HAL_NVIC_EnableIRQ>
}
 8002e8a:	bf00      	nop
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40010000 	.word	0x40010000
 8002e98:	40023800 	.word	0x40023800
 8002e9c:	40000400 	.word	0x40000400

08002ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea8:	f107 030c 	add.w	r3, r7, #12
 8002eac:	2200      	movs	r2, #0
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	60da      	str	r2, [r3, #12]
 8002eb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ec0:	d11e      	bne.n	8002f00 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	4b10      	ldr	r3, [pc, #64]	@ (8002f08 <HAL_TIM_MspPostInit+0x68>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eca:	4a0f      	ldr	r2, [pc, #60]	@ (8002f08 <HAL_TIM_MspPostInit+0x68>)
 8002ecc:	f043 0301 	orr.w	r3, r3, #1
 8002ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f08 <HAL_TIM_MspPostInit+0x68>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ee2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef4:	f107 030c 	add.w	r3, r7, #12
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4804      	ldr	r0, [pc, #16]	@ (8002f0c <HAL_TIM_MspPostInit+0x6c>)
 8002efc:	f000 feb8 	bl	8003c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002f00:	bf00      	nop
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	40020000 	.word	0x40020000

08002f10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08a      	sub	sp, #40	@ 0x28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f18:	f107 0314 	add.w	r3, r7, #20
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	60da      	str	r2, [r3, #12]
 8002f26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa4 <HAL_UART_MspInit+0x94>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d134      	bne.n	8002f9c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa8 <HAL_UART_MspInit+0x98>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8002fa8 <HAL_UART_MspInit+0x98>)
 8002f3c:	f043 0310 	orr.w	r3, r3, #16
 8002f40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f42:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <HAL_UART_MspInit+0x98>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	f003 0310 	and.w	r3, r3, #16
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60fb      	str	r3, [r7, #12]
 8002f52:	4b15      	ldr	r3, [pc, #84]	@ (8002fa8 <HAL_UART_MspInit+0x98>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f56:	4a14      	ldr	r2, [pc, #80]	@ (8002fa8 <HAL_UART_MspInit+0x98>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f5e:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <HAL_UART_MspInit+0x98>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f6a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f70:	2302      	movs	r3, #2
 8002f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f7c:	2307      	movs	r3, #7
 8002f7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f80:	f107 0314 	add.w	r3, r7, #20
 8002f84:	4619      	mov	r1, r3
 8002f86:	4809      	ldr	r0, [pc, #36]	@ (8002fac <HAL_UART_MspInit+0x9c>)
 8002f88:	f000 fe72 	bl	8003c70 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	2100      	movs	r1, #0
 8002f90:	2025      	movs	r0, #37	@ 0x25
 8002f92:	f000 fabc 	bl	800350e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f96:	2025      	movs	r0, #37	@ 0x25
 8002f98:	f000 fad5 	bl	8003546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002f9c:	bf00      	nop
 8002f9e:	3728      	adds	r7, #40	@ 0x28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40011000 	.word	0x40011000
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40020000 	.word	0x40020000

08002fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fb4:	bf00      	nop
 8002fb6:	e7fd      	b.n	8002fb4 <NMI_Handler+0x4>

08002fb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fbc:	bf00      	nop
 8002fbe:	e7fd      	b.n	8002fbc <HardFault_Handler+0x4>

08002fc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fc4:	bf00      	nop
 8002fc6:	e7fd      	b.n	8002fc4 <MemManage_Handler+0x4>

08002fc8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fcc:	bf00      	nop
 8002fce:	e7fd      	b.n	8002fcc <BusFault_Handler+0x4>

08002fd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fd4:	bf00      	nop
 8002fd6:	e7fd      	b.n	8002fd4 <UsageFault_Handler+0x4>

08002fd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003006:	f000 f963 	bl	80032d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800300a:	bf00      	nop
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003014:	4802      	ldr	r0, [pc, #8]	@ (8003020 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003016:	f001 fe7d 	bl	8004d14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20002780 	.word	0x20002780

08003024 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003028:	4802      	ldr	r0, [pc, #8]	@ (8003034 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800302a:	f001 fe73 	bl	8004d14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20002780 	.word	0x20002780

08003038 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800303c:	4802      	ldr	r0, [pc, #8]	@ (8003048 <TIM3_IRQHandler+0x10>)
 800303e:	f001 fe69 	bl	8004d14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	20002810 	.word	0x20002810

0800304c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003050:	4802      	ldr	r0, [pc, #8]	@ (800305c <USART1_IRQHandler+0x10>)
 8003052:	f002 fd77 	bl	8005b44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003056:	bf00      	nop
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20002858 	.word	0x20002858

08003060 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
	return 1;
 8003064:	2301      	movs	r3, #1
}
 8003066:	4618      	mov	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <_kill>:

int _kill(int pid, int sig)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800307a:	f004 fb29 	bl	80076d0 <__errno>
 800307e:	4603      	mov	r3, r0
 8003080:	2216      	movs	r2, #22
 8003082:	601a      	str	r2, [r3, #0]
	return -1;
 8003084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <_exit>:

void _exit (int status)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003098:	f04f 31ff 	mov.w	r1, #4294967295
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff ffe7 	bl	8003070 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030a2:	bf00      	nop
 80030a4:	e7fd      	b.n	80030a2 <_exit+0x12>

080030a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b086      	sub	sp, #24
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	60f8      	str	r0, [r7, #12]
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b2:	2300      	movs	r3, #0
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	e00a      	b.n	80030ce <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030b8:	f3af 8000 	nop.w
 80030bc:	4601      	mov	r1, r0
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	60ba      	str	r2, [r7, #8]
 80030c4:	b2ca      	uxtb	r2, r1
 80030c6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	3301      	adds	r3, #1
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	dbf0      	blt.n	80030b8 <_read+0x12>
	}

return len;
 80030d6:	687b      	ldr	r3, [r7, #4]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <_close>:
	}
	return len;
}

int _close(int file)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
	return -1;
 80030e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003108:	605a      	str	r2, [r3, #4]
	return 0;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <_isatty>:

int _isatty(int file)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
	return 1;
 8003120:	2301      	movs	r3, #1
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800312e:	b480      	push	{r7}
 8003130:	b085      	sub	sp, #20
 8003132:	af00      	add	r7, sp, #0
 8003134:	60f8      	str	r0, [r7, #12]
 8003136:	60b9      	str	r1, [r7, #8]
 8003138:	607a      	str	r2, [r7, #4]
	return 0;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003150:	4a14      	ldr	r2, [pc, #80]	@ (80031a4 <_sbrk+0x5c>)
 8003152:	4b15      	ldr	r3, [pc, #84]	@ (80031a8 <_sbrk+0x60>)
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800315c:	4b13      	ldr	r3, [pc, #76]	@ (80031ac <_sbrk+0x64>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d102      	bne.n	800316a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003164:	4b11      	ldr	r3, [pc, #68]	@ (80031ac <_sbrk+0x64>)
 8003166:	4a12      	ldr	r2, [pc, #72]	@ (80031b0 <_sbrk+0x68>)
 8003168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800316a:	4b10      	ldr	r3, [pc, #64]	@ (80031ac <_sbrk+0x64>)
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4413      	add	r3, r2
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	429a      	cmp	r2, r3
 8003176:	d207      	bcs.n	8003188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003178:	f004 faaa 	bl	80076d0 <__errno>
 800317c:	4603      	mov	r3, r0
 800317e:	220c      	movs	r2, #12
 8003180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003182:	f04f 33ff 	mov.w	r3, #4294967295
 8003186:	e009      	b.n	800319c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003188:	4b08      	ldr	r3, [pc, #32]	@ (80031ac <_sbrk+0x64>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800318e:	4b07      	ldr	r3, [pc, #28]	@ (80031ac <_sbrk+0x64>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4413      	add	r3, r2
 8003196:	4a05      	ldr	r2, [pc, #20]	@ (80031ac <_sbrk+0x64>)
 8003198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800319a:	68fb      	ldr	r3, [r7, #12]
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	20010000 	.word	0x20010000
 80031a8:	00000400 	.word	0x00000400
 80031ac:	20002978 	.word	0x20002978
 80031b0:	20002b10 	.word	0x20002b10

080031b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031b8:	4b06      	ldr	r3, [pc, #24]	@ (80031d4 <SystemInit+0x20>)
 80031ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031be:	4a05      	ldr	r2, [pc, #20]	@ (80031d4 <SystemInit+0x20>)
 80031c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031c8:	bf00      	nop
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	e000ed00 	.word	0xe000ed00

080031d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003210 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031dc:	480d      	ldr	r0, [pc, #52]	@ (8003214 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031de:	490e      	ldr	r1, [pc, #56]	@ (8003218 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031e0:	4a0e      	ldr	r2, [pc, #56]	@ (800321c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031e4:	e002      	b.n	80031ec <LoopCopyDataInit>

080031e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ea:	3304      	adds	r3, #4

080031ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031f0:	d3f9      	bcc.n	80031e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003220 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031f4:	4c0b      	ldr	r4, [pc, #44]	@ (8003224 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031f8:	e001      	b.n	80031fe <LoopFillZerobss>

080031fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031fc:	3204      	adds	r2, #4

080031fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003200:	d3fb      	bcc.n	80031fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003202:	f7ff ffd7 	bl	80031b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003206:	f004 fa69 	bl	80076dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800320a:	f7fe ff05 	bl	8002018 <main>
  bx  lr    
 800320e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003210:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003218:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800321c:	0800a784 	.word	0x0800a784
  ldr r2, =_sbss
 8003220:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003224:	20002b10 	.word	0x20002b10

08003228 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003228:	e7fe      	b.n	8003228 <ADC_IRQHandler>
	...

0800322c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003230:	4b0e      	ldr	r3, [pc, #56]	@ (800326c <HAL_Init+0x40>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a0d      	ldr	r2, [pc, #52]	@ (800326c <HAL_Init+0x40>)
 8003236:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800323a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800323c:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <HAL_Init+0x40>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0a      	ldr	r2, [pc, #40]	@ (800326c <HAL_Init+0x40>)
 8003242:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003246:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003248:	4b08      	ldr	r3, [pc, #32]	@ (800326c <HAL_Init+0x40>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a07      	ldr	r2, [pc, #28]	@ (800326c <HAL_Init+0x40>)
 800324e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003252:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003254:	2003      	movs	r0, #3
 8003256:	f000 f94f 	bl	80034f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800325a:	200f      	movs	r0, #15
 800325c:	f000 f808 	bl	8003270 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003260:	f7ff fd4c 	bl	8002cfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003264:	2300      	movs	r3, #0
}
 8003266:	4618      	mov	r0, r3
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40023c00 	.word	0x40023c00

08003270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003278:	4b12      	ldr	r3, [pc, #72]	@ (80032c4 <HAL_InitTick+0x54>)
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	4b12      	ldr	r3, [pc, #72]	@ (80032c8 <HAL_InitTick+0x58>)
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	4619      	mov	r1, r3
 8003282:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003286:	fbb3 f3f1 	udiv	r3, r3, r1
 800328a:	fbb2 f3f3 	udiv	r3, r2, r3
 800328e:	4618      	mov	r0, r3
 8003290:	f000 f967 	bl	8003562 <HAL_SYSTICK_Config>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e00e      	b.n	80032bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2b0f      	cmp	r3, #15
 80032a2:	d80a      	bhi.n	80032ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032a4:	2200      	movs	r2, #0
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	f04f 30ff 	mov.w	r0, #4294967295
 80032ac:	f000 f92f 	bl	800350e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032b0:	4a06      	ldr	r2, [pc, #24]	@ (80032cc <HAL_InitTick+0x5c>)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
 80032b8:	e000      	b.n	80032bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	20000114 	.word	0x20000114
 80032c8:	2000011c 	.word	0x2000011c
 80032cc:	20000118 	.word	0x20000118

080032d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032d4:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <HAL_IncTick+0x20>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <HAL_IncTick+0x24>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4413      	add	r3, r2
 80032e0:	4a04      	ldr	r2, [pc, #16]	@ (80032f4 <HAL_IncTick+0x24>)
 80032e2:	6013      	str	r3, [r2, #0]
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	2000011c 	.word	0x2000011c
 80032f4:	2000297c 	.word	0x2000297c

080032f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  return uwTick;
 80032fc:	4b03      	ldr	r3, [pc, #12]	@ (800330c <HAL_GetTick+0x14>)
 80032fe:	681b      	ldr	r3, [r3, #0]
}
 8003300:	4618      	mov	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	2000297c 	.word	0x2000297c

08003310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003318:	f7ff ffee 	bl	80032f8 <HAL_GetTick>
 800331c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003328:	d005      	beq.n	8003336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800332a:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <HAL_Delay+0x44>)
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	461a      	mov	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	4413      	add	r3, r2
 8003334:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003336:	bf00      	nop
 8003338:	f7ff ffde 	bl	80032f8 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	429a      	cmp	r2, r3
 8003346:	d8f7      	bhi.n	8003338 <HAL_Delay+0x28>
  {
  }
}
 8003348:	bf00      	nop
 800334a:	bf00      	nop
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	2000011c 	.word	0x2000011c

08003358 <__NVIC_SetPriorityGrouping>:
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003368:	4b0c      	ldr	r3, [pc, #48]	@ (800339c <__NVIC_SetPriorityGrouping+0x44>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003374:	4013      	ands	r3, r2
 8003376:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003380:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003384:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800338a:	4a04      	ldr	r2, [pc, #16]	@ (800339c <__NVIC_SetPriorityGrouping+0x44>)
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	60d3      	str	r3, [r2, #12]
}
 8003390:	bf00      	nop
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	e000ed00 	.word	0xe000ed00

080033a0 <__NVIC_GetPriorityGrouping>:
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033a4:	4b04      	ldr	r3, [pc, #16]	@ (80033b8 <__NVIC_GetPriorityGrouping+0x18>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	0a1b      	lsrs	r3, r3, #8
 80033aa:	f003 0307 	and.w	r3, r3, #7
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <__NVIC_EnableIRQ>:
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	db0b      	blt.n	80033e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	f003 021f 	and.w	r2, r3, #31
 80033d4:	4907      	ldr	r1, [pc, #28]	@ (80033f4 <__NVIC_EnableIRQ+0x38>)
 80033d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	2001      	movs	r0, #1
 80033de:	fa00 f202 	lsl.w	r2, r0, r2
 80033e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	e000e100 	.word	0xe000e100

080033f8 <__NVIC_SetPriority>:
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	6039      	str	r1, [r7, #0]
 8003402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003408:	2b00      	cmp	r3, #0
 800340a:	db0a      	blt.n	8003422 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	b2da      	uxtb	r2, r3
 8003410:	490c      	ldr	r1, [pc, #48]	@ (8003444 <__NVIC_SetPriority+0x4c>)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	0112      	lsls	r2, r2, #4
 8003418:	b2d2      	uxtb	r2, r2
 800341a:	440b      	add	r3, r1
 800341c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003420:	e00a      	b.n	8003438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	b2da      	uxtb	r2, r3
 8003426:	4908      	ldr	r1, [pc, #32]	@ (8003448 <__NVIC_SetPriority+0x50>)
 8003428:	79fb      	ldrb	r3, [r7, #7]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	3b04      	subs	r3, #4
 8003430:	0112      	lsls	r2, r2, #4
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	440b      	add	r3, r1
 8003436:	761a      	strb	r2, [r3, #24]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	e000e100 	.word	0xe000e100
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <NVIC_EncodePriority>:
{
 800344c:	b480      	push	{r7}
 800344e:	b089      	sub	sp, #36	@ 0x24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	f1c3 0307 	rsb	r3, r3, #7
 8003466:	2b04      	cmp	r3, #4
 8003468:	bf28      	it	cs
 800346a:	2304      	movcs	r3, #4
 800346c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	3304      	adds	r3, #4
 8003472:	2b06      	cmp	r3, #6
 8003474:	d902      	bls.n	800347c <NVIC_EncodePriority+0x30>
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	3b03      	subs	r3, #3
 800347a:	e000      	b.n	800347e <NVIC_EncodePriority+0x32>
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003480:	f04f 32ff 	mov.w	r2, #4294967295
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	401a      	ands	r2, r3
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003494:	f04f 31ff 	mov.w	r1, #4294967295
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	43d9      	mvns	r1, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a4:	4313      	orrs	r3, r2
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3724      	adds	r7, #36	@ 0x24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
	...

080034b4 <SysTick_Config>:
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3b01      	subs	r3, #1
 80034c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034c4:	d301      	bcc.n	80034ca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80034c6:	2301      	movs	r3, #1
 80034c8:	e00f      	b.n	80034ea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ca:	4a0a      	ldr	r2, [pc, #40]	@ (80034f4 <SysTick_Config+0x40>)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034d2:	210f      	movs	r1, #15
 80034d4:	f04f 30ff 	mov.w	r0, #4294967295
 80034d8:	f7ff ff8e 	bl	80033f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034dc:	4b05      	ldr	r3, [pc, #20]	@ (80034f4 <SysTick_Config+0x40>)
 80034de:	2200      	movs	r2, #0
 80034e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034e2:	4b04      	ldr	r3, [pc, #16]	@ (80034f4 <SysTick_Config+0x40>)
 80034e4:	2207      	movs	r2, #7
 80034e6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	e000e010 	.word	0xe000e010

080034f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f7ff ff29 	bl	8003358 <__NVIC_SetPriorityGrouping>
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800350e:	b580      	push	{r7, lr}
 8003510:	b086      	sub	sp, #24
 8003512:	af00      	add	r7, sp, #0
 8003514:	4603      	mov	r3, r0
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800351c:	2300      	movs	r3, #0
 800351e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003520:	f7ff ff3e 	bl	80033a0 <__NVIC_GetPriorityGrouping>
 8003524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	6978      	ldr	r0, [r7, #20]
 800352c:	f7ff ff8e 	bl	800344c <NVIC_EncodePriority>
 8003530:	4602      	mov	r2, r0
 8003532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003536:	4611      	mov	r1, r2
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff ff5d 	bl	80033f8 <__NVIC_SetPriority>
}
 800353e:	bf00      	nop
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b082      	sub	sp, #8
 800354a:	af00      	add	r7, sp, #0
 800354c:	4603      	mov	r3, r0
 800354e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff ff31 	bl	80033bc <__NVIC_EnableIRQ>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff ffa2 	bl	80034b4 <SysTick_Config>
 8003570:	4603      	mov	r3, r0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003586:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003588:	f7ff feb6 	bl	80032f8 <HAL_GetTick>
 800358c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d008      	beq.n	80035ac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2280      	movs	r2, #128	@ 0x80
 800359e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e052      	b.n	8003652 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 0216 	bic.w	r2, r2, #22
 80035ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035ca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d103      	bne.n	80035dc <HAL_DMA_Abort+0x62>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d007      	beq.n	80035ec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0208 	bic.w	r2, r2, #8
 80035ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035fc:	e013      	b.n	8003626 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035fe:	f7ff fe7b 	bl	80032f8 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b05      	cmp	r3, #5
 800360a:	d90c      	bls.n	8003626 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2220      	movs	r2, #32
 8003610:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2203      	movs	r2, #3
 8003616:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e015      	b.n	8003652 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1e4      	bne.n	80035fe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003638:	223f      	movs	r2, #63	@ 0x3f
 800363a:	409a      	lsls	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800365a:	b480      	push	{r7}
 800365c:	b083      	sub	sp, #12
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d004      	beq.n	8003678 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2280      	movs	r2, #128	@ 0x80
 8003672:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e00c      	b.n	8003692 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2205      	movs	r2, #5
 800367c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0201 	bic.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80036b2:	4b23      	ldr	r3, [pc, #140]	@ (8003740 <HAL_FLASH_Program+0xa0>)
 80036b4:	7e1b      	ldrb	r3, [r3, #24]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_FLASH_Program+0x1e>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e03b      	b.n	8003736 <HAL_FLASH_Program+0x96>
 80036be:	4b20      	ldr	r3, [pc, #128]	@ (8003740 <HAL_FLASH_Program+0xa0>)
 80036c0:	2201      	movs	r2, #1
 80036c2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80036c4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80036c8:	f000 f870 	bl	80037ac <FLASH_WaitForLastOperation>
 80036cc:	4603      	mov	r3, r0
 80036ce:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80036d0:	7dfb      	ldrb	r3, [r7, #23]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d12b      	bne.n	800372e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d105      	bne.n	80036e8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80036dc:	783b      	ldrb	r3, [r7, #0]
 80036de:	4619      	mov	r1, r3
 80036e0:	68b8      	ldr	r0, [r7, #8]
 80036e2:	f000 f91b 	bl	800391c <FLASH_Program_Byte>
 80036e6:	e016      	b.n	8003716 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d105      	bne.n	80036fa <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80036ee:	883b      	ldrh	r3, [r7, #0]
 80036f0:	4619      	mov	r1, r3
 80036f2:	68b8      	ldr	r0, [r7, #8]
 80036f4:	f000 f8ee 	bl	80038d4 <FLASH_Program_HalfWord>
 80036f8:	e00d      	b.n	8003716 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d105      	bne.n	800370c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	4619      	mov	r1, r3
 8003704:	68b8      	ldr	r0, [r7, #8]
 8003706:	f000 f8c3 	bl	8003890 <FLASH_Program_Word>
 800370a:	e004      	b.n	8003716 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800370c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003710:	68b8      	ldr	r0, [r7, #8]
 8003712:	f000 f88b 	bl	800382c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003716:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800371a:	f000 f847 	bl	80037ac <FLASH_WaitForLastOperation>
 800371e:	4603      	mov	r3, r0
 8003720:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003722:	4b08      	ldr	r3, [pc, #32]	@ (8003744 <HAL_FLASH_Program+0xa4>)
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	4a07      	ldr	r2, [pc, #28]	@ (8003744 <HAL_FLASH_Program+0xa4>)
 8003728:	f023 0301 	bic.w	r3, r3, #1
 800372c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800372e:	4b04      	ldr	r3, [pc, #16]	@ (8003740 <HAL_FLASH_Program+0xa0>)
 8003730:	2200      	movs	r2, #0
 8003732:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003734:	7dfb      	ldrb	r3, [r7, #23]
}
 8003736:	4618      	mov	r0, r3
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	20002980 	.word	0x20002980
 8003744:	40023c00 	.word	0x40023c00

08003748 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003752:	4b0b      	ldr	r3, [pc, #44]	@ (8003780 <HAL_FLASH_Unlock+0x38>)
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	2b00      	cmp	r3, #0
 8003758:	da0b      	bge.n	8003772 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800375a:	4b09      	ldr	r3, [pc, #36]	@ (8003780 <HAL_FLASH_Unlock+0x38>)
 800375c:	4a09      	ldr	r2, [pc, #36]	@ (8003784 <HAL_FLASH_Unlock+0x3c>)
 800375e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003760:	4b07      	ldr	r3, [pc, #28]	@ (8003780 <HAL_FLASH_Unlock+0x38>)
 8003762:	4a09      	ldr	r2, [pc, #36]	@ (8003788 <HAL_FLASH_Unlock+0x40>)
 8003764:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003766:	4b06      	ldr	r3, [pc, #24]	@ (8003780 <HAL_FLASH_Unlock+0x38>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	2b00      	cmp	r3, #0
 800376c:	da01      	bge.n	8003772 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003772:	79fb      	ldrb	r3, [r7, #7]
}
 8003774:	4618      	mov	r0, r3
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr
 8003780:	40023c00 	.word	0x40023c00
 8003784:	45670123 	.word	0x45670123
 8003788:	cdef89ab 	.word	0xcdef89ab

0800378c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <HAL_FLASH_Lock+0x1c>)
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	4a04      	ldr	r2, [pc, #16]	@ (80037a8 <HAL_FLASH_Lock+0x1c>)
 8003796:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800379a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	40023c00 	.word	0x40023c00

080037ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80037b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003824 <FLASH_WaitForLastOperation+0x78>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80037be:	f7ff fd9b 	bl	80032f8 <HAL_GetTick>
 80037c2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80037c4:	e010      	b.n	80037e8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037cc:	d00c      	beq.n	80037e8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d007      	beq.n	80037e4 <FLASH_WaitForLastOperation+0x38>
 80037d4:	f7ff fd90 	bl	80032f8 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d201      	bcs.n	80037e8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e019      	b.n	800381c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80037e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003828 <FLASH_WaitForLastOperation+0x7c>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1e8      	bne.n	80037c6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80037f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003828 <FLASH_WaitForLastOperation+0x7c>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d002      	beq.n	8003806 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003800:	4b09      	ldr	r3, [pc, #36]	@ (8003828 <FLASH_WaitForLastOperation+0x7c>)
 8003802:	2201      	movs	r2, #1
 8003804:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003806:	4b08      	ldr	r3, [pc, #32]	@ (8003828 <FLASH_WaitForLastOperation+0x7c>)
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003812:	f000 f8a5 	bl	8003960 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800381a:	2300      	movs	r3, #0
  
}  
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20002980 	.word	0x20002980
 8003828:	40023c00 	.word	0x40023c00

0800382c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003838:	4b14      	ldr	r3, [pc, #80]	@ (800388c <FLASH_Program_DoubleWord+0x60>)
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	4a13      	ldr	r2, [pc, #76]	@ (800388c <FLASH_Program_DoubleWord+0x60>)
 800383e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003842:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003844:	4b11      	ldr	r3, [pc, #68]	@ (800388c <FLASH_Program_DoubleWord+0x60>)
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	4a10      	ldr	r2, [pc, #64]	@ (800388c <FLASH_Program_DoubleWord+0x60>)
 800384a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800384e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003850:	4b0e      	ldr	r3, [pc, #56]	@ (800388c <FLASH_Program_DoubleWord+0x60>)
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	4a0d      	ldr	r2, [pc, #52]	@ (800388c <FLASH_Program_DoubleWord+0x60>)
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003862:	f3bf 8f6f 	isb	sy
}
 8003866:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003868:	e9d7 0100 	ldrd	r0, r1, [r7]
 800386c:	f04f 0200 	mov.w	r2, #0
 8003870:	f04f 0300 	mov.w	r3, #0
 8003874:	000a      	movs	r2, r1
 8003876:	2300      	movs	r3, #0
 8003878:	68f9      	ldr	r1, [r7, #12]
 800387a:	3104      	adds	r1, #4
 800387c:	4613      	mov	r3, r2
 800387e:	600b      	str	r3, [r1, #0]
}
 8003880:	bf00      	nop
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40023c00 	.word	0x40023c00

08003890 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800389a:	4b0d      	ldr	r3, [pc, #52]	@ (80038d0 <FLASH_Program_Word+0x40>)
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	4a0c      	ldr	r2, [pc, #48]	@ (80038d0 <FLASH_Program_Word+0x40>)
 80038a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80038a6:	4b0a      	ldr	r3, [pc, #40]	@ (80038d0 <FLASH_Program_Word+0x40>)
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	4a09      	ldr	r2, [pc, #36]	@ (80038d0 <FLASH_Program_Word+0x40>)
 80038ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80038b2:	4b07      	ldr	r3, [pc, #28]	@ (80038d0 <FLASH_Program_Word+0x40>)
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	4a06      	ldr	r2, [pc, #24]	@ (80038d0 <FLASH_Program_Word+0x40>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	601a      	str	r2, [r3, #0]
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	40023c00 	.word	0x40023c00

080038d4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	460b      	mov	r3, r1
 80038de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80038e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003918 <FLASH_Program_HalfWord+0x44>)
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	4a0c      	ldr	r2, [pc, #48]	@ (8003918 <FLASH_Program_HalfWord+0x44>)
 80038e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80038ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003918 <FLASH_Program_HalfWord+0x44>)
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	4a09      	ldr	r2, [pc, #36]	@ (8003918 <FLASH_Program_HalfWord+0x44>)
 80038f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80038f8:	4b07      	ldr	r3, [pc, #28]	@ (8003918 <FLASH_Program_HalfWord+0x44>)
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	4a06      	ldr	r2, [pc, #24]	@ (8003918 <FLASH_Program_HalfWord+0x44>)
 80038fe:	f043 0301 	orr.w	r3, r3, #1
 8003902:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	887a      	ldrh	r2, [r7, #2]
 8003908:	801a      	strh	r2, [r3, #0]
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	40023c00 	.word	0x40023c00

0800391c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	460b      	mov	r3, r1
 8003926:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003928:	4b0c      	ldr	r3, [pc, #48]	@ (800395c <FLASH_Program_Byte+0x40>)
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	4a0b      	ldr	r2, [pc, #44]	@ (800395c <FLASH_Program_Byte+0x40>)
 800392e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003932:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003934:	4b09      	ldr	r3, [pc, #36]	@ (800395c <FLASH_Program_Byte+0x40>)
 8003936:	4a09      	ldr	r2, [pc, #36]	@ (800395c <FLASH_Program_Byte+0x40>)
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800393c:	4b07      	ldr	r3, [pc, #28]	@ (800395c <FLASH_Program_Byte+0x40>)
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	4a06      	ldr	r2, [pc, #24]	@ (800395c <FLASH_Program_Byte+0x40>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	78fa      	ldrb	r2, [r7, #3]
 800394c:	701a      	strb	r2, [r3, #0]
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40023c00 	.word	0x40023c00

08003960 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003964:	4b2f      	ldr	r3, [pc, #188]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d008      	beq.n	8003982 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003970:	4b2d      	ldr	r3, [pc, #180]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 8003972:	69db      	ldr	r3, [r3, #28]
 8003974:	f043 0310 	orr.w	r3, r3, #16
 8003978:	4a2b      	ldr	r2, [pc, #172]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 800397a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800397c:	4b29      	ldr	r3, [pc, #164]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 800397e:	2210      	movs	r2, #16
 8003980:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003982:	4b28      	ldr	r3, [pc, #160]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f003 0320 	and.w	r3, r3, #32
 800398a:	2b00      	cmp	r3, #0
 800398c:	d008      	beq.n	80039a0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800398e:	4b26      	ldr	r3, [pc, #152]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	f043 0308 	orr.w	r3, r3, #8
 8003996:	4a24      	ldr	r2, [pc, #144]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 8003998:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800399a:	4b22      	ldr	r3, [pc, #136]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 800399c:	2220      	movs	r2, #32
 800399e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80039a0:	4b20      	ldr	r3, [pc, #128]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d008      	beq.n	80039be <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80039ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	f043 0304 	orr.w	r3, r3, #4
 80039b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 80039b6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80039b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039ba:	2240      	movs	r2, #64	@ 0x40
 80039bc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80039be:	4b19      	ldr	r3, [pc, #100]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d008      	beq.n	80039dc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80039ca:	4b17      	ldr	r3, [pc, #92]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	f043 0302 	orr.w	r3, r3, #2
 80039d2:	4a15      	ldr	r2, [pc, #84]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 80039d4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80039d6:	4b13      	ldr	r3, [pc, #76]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039d8:	2280      	movs	r2, #128	@ 0x80
 80039da:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80039dc:	4b11      	ldr	r3, [pc, #68]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d009      	beq.n	80039fc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80039e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 80039f2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80039f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039fa:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80039fc:	4b09      	ldr	r3, [pc, #36]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003a08:	4b07      	ldr	r3, [pc, #28]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	f043 0320 	orr.w	r3, r3, #32
 8003a10:	4a05      	ldr	r2, [pc, #20]	@ (8003a28 <FLASH_SetErrorCode+0xc8>)
 8003a12:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003a14:	4b03      	ldr	r3, [pc, #12]	@ (8003a24 <FLASH_SetErrorCode+0xc4>)
 8003a16:	2202      	movs	r2, #2
 8003a18:	60da      	str	r2, [r3, #12]
  }
}
 8003a1a:	bf00      	nop
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	40023c00 	.word	0x40023c00
 8003a28:	20002980 	.word	0x20002980

08003a2c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003a3e:	4b31      	ldr	r3, [pc, #196]	@ (8003b04 <HAL_FLASHEx_Erase+0xd8>)
 8003a40:	7e1b      	ldrb	r3, [r3, #24]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d101      	bne.n	8003a4a <HAL_FLASHEx_Erase+0x1e>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e058      	b.n	8003afc <HAL_FLASHEx_Erase+0xd0>
 8003a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8003b04 <HAL_FLASHEx_Erase+0xd8>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003a50:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003a54:	f7ff feaa 	bl	80037ac <FLASH_WaitForLastOperation>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d148      	bne.n	8003af4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	f04f 32ff 	mov.w	r2, #4294967295
 8003a68:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d115      	bne.n	8003a9e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4610      	mov	r0, r2
 8003a80:	f000 f844 	bl	8003b0c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003a84:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003a88:	f7ff fe90 	bl	80037ac <FLASH_WaitForLastOperation>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003a90:	4b1d      	ldr	r3, [pc, #116]	@ (8003b08 <HAL_FLASHEx_Erase+0xdc>)
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	4a1c      	ldr	r2, [pc, #112]	@ (8003b08 <HAL_FLASHEx_Erase+0xdc>)
 8003a96:	f023 0304 	bic.w	r3, r3, #4
 8003a9a:	6113      	str	r3, [r2, #16]
 8003a9c:	e028      	b.n	8003af0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	e01c      	b.n	8003ae0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	4619      	mov	r1, r3
 8003aae:	68b8      	ldr	r0, [r7, #8]
 8003ab0:	f000 f850 	bl	8003b54 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ab4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003ab8:	f7ff fe78 	bl	80037ac <FLASH_WaitForLastOperation>
 8003abc:	4603      	mov	r3, r0
 8003abe:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003ac0:	4b11      	ldr	r3, [pc, #68]	@ (8003b08 <HAL_FLASHEx_Erase+0xdc>)
 8003ac2:	691b      	ldr	r3, [r3, #16]
 8003ac4:	4a10      	ldr	r2, [pc, #64]	@ (8003b08 <HAL_FLASHEx_Erase+0xdc>)
 8003ac6:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8003aca:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d003      	beq.n	8003ada <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	601a      	str	r2, [r3, #0]
          break;
 8003ad8:	e00a      	b.n	8003af0 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	3301      	adds	r3, #1
 8003ade:	60bb      	str	r3, [r7, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68da      	ldr	r2, [r3, #12]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	4413      	add	r3, r2
 8003aea:	68ba      	ldr	r2, [r7, #8]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d3da      	bcc.n	8003aa6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003af0:	f000 f878 	bl	8003be4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003af4:	4b03      	ldr	r3, [pc, #12]	@ (8003b04 <HAL_FLASHEx_Erase+0xd8>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	761a      	strb	r2, [r3, #24]

  return status;
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	20002980 	.word	0x20002980
 8003b08:	40023c00 	.word	0x40023c00

08003b0c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	6039      	str	r1, [r7, #0]
 8003b16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b18:	4b0d      	ldr	r3, [pc, #52]	@ (8003b50 <FLASH_MassErase+0x44>)
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b50 <FLASH_MassErase+0x44>)
 8003b1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003b24:	4b0a      	ldr	r3, [pc, #40]	@ (8003b50 <FLASH_MassErase+0x44>)
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	4a09      	ldr	r2, [pc, #36]	@ (8003b50 <FLASH_MassErase+0x44>)
 8003b2a:	f043 0304 	orr.w	r3, r3, #4
 8003b2e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003b30:	4b07      	ldr	r3, [pc, #28]	@ (8003b50 <FLASH_MassErase+0x44>)
 8003b32:	691a      	ldr	r2, [r3, #16]
 8003b34:	79fb      	ldrb	r3, [r7, #7]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	4a05      	ldr	r2, [pc, #20]	@ (8003b50 <FLASH_MassErase+0x44>)
 8003b3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b40:	6113      	str	r3, [r2, #16]
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40023c00 	.word	0x40023c00

08003b54 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003b60:	2300      	movs	r3, #0
 8003b62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003b64:	78fb      	ldrb	r3, [r7, #3]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d102      	bne.n	8003b70 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	e010      	b.n	8003b92 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003b70:	78fb      	ldrb	r3, [r7, #3]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d103      	bne.n	8003b7e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003b76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	e009      	b.n	8003b92 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003b7e:	78fb      	ldrb	r3, [r7, #3]
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d103      	bne.n	8003b8c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003b84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	e002      	b.n	8003b92 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003b8c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003b90:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b92:	4b13      	ldr	r3, [pc, #76]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	4a12      	ldr	r2, [pc, #72]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003b98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003b9e:	4b10      	ldr	r3, [pc, #64]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	490f      	ldr	r1, [pc, #60]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003baa:	4b0d      	ldr	r3, [pc, #52]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	4a0c      	ldr	r2, [pc, #48]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003bb0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003bb4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003bb8:	691a      	ldr	r2, [r3, #16]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	4a07      	ldr	r2, [pc, #28]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003bc2:	f043 0302 	orr.w	r3, r3, #2
 8003bc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003bc8:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	4a04      	ldr	r2, [pc, #16]	@ (8003be0 <FLASH_Erase_Sector+0x8c>)
 8003bce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd2:	6113      	str	r3, [r2, #16]
}
 8003bd4:	bf00      	nop
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr
 8003be0:	40023c00 	.word	0x40023c00

08003be4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003be8:	4b20      	ldr	r3, [pc, #128]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d017      	beq.n	8003c24 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a1c      	ldr	r2, [pc, #112]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003bfa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bfe:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003c00:	4b1a      	ldr	r3, [pc, #104]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a19      	ldr	r2, [pc, #100]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c06:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	4b17      	ldr	r3, [pc, #92]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a16      	ldr	r2, [pc, #88]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c16:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c18:	4b14      	ldr	r3, [pc, #80]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a13      	ldr	r2, [pc, #76]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c22:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003c24:	4b11      	ldr	r3, [pc, #68]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d017      	beq.n	8003c60 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003c30:	4b0e      	ldr	r3, [pc, #56]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a0d      	ldr	r2, [pc, #52]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c3a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a0a      	ldr	r2, [pc, #40]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b08      	ldr	r3, [pc, #32]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a07      	ldr	r2, [pc, #28]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c52:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c54:	4b05      	ldr	r3, [pc, #20]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a04      	ldr	r2, [pc, #16]	@ (8003c6c <FLASH_FlushCaches+0x88>)
 8003c5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c5e:	6013      	str	r3, [r2, #0]
  }
}
 8003c60:	bf00      	nop
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	40023c00 	.word	0x40023c00

08003c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b089      	sub	sp, #36	@ 0x24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
 8003c8a:	e159      	b.n	8003f40 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	f040 8148 	bne.w	8003f3a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d005      	beq.n	8003cc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d130      	bne.n	8003d24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	2203      	movs	r2, #3
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	43db      	mvns	r3, r3
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	4013      	ands	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	091b      	lsrs	r3, r3, #4
 8003d0e:	f003 0201 	and.w	r2, r3, #1
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 0303 	and.w	r3, r3, #3
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d017      	beq.n	8003d60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	2203      	movs	r2, #3
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d123      	bne.n	8003db4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	08da      	lsrs	r2, r3, #3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3208      	adds	r2, #8
 8003d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	f003 0307 	and.w	r3, r3, #7
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	220f      	movs	r2, #15
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	08da      	lsrs	r2, r3, #3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3208      	adds	r2, #8
 8003dae:	69b9      	ldr	r1, [r7, #24]
 8003db0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	2203      	movs	r2, #3
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	43db      	mvns	r3, r3
 8003dc6:	69ba      	ldr	r2, [r7, #24]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f003 0203 	and.w	r2, r3, #3
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	005b      	lsls	r3, r3, #1
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f000 80a2 	beq.w	8003f3a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	4b57      	ldr	r3, [pc, #348]	@ (8003f58 <HAL_GPIO_Init+0x2e8>)
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfe:	4a56      	ldr	r2, [pc, #344]	@ (8003f58 <HAL_GPIO_Init+0x2e8>)
 8003e00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e04:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e06:	4b54      	ldr	r3, [pc, #336]	@ (8003f58 <HAL_GPIO_Init+0x2e8>)
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e12:	4a52      	ldr	r2, [pc, #328]	@ (8003f5c <HAL_GPIO_Init+0x2ec>)
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	089b      	lsrs	r3, r3, #2
 8003e18:	3302      	adds	r3, #2
 8003e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f003 0303 	and.w	r3, r3, #3
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	220f      	movs	r2, #15
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	43db      	mvns	r3, r3
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	4013      	ands	r3, r2
 8003e34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a49      	ldr	r2, [pc, #292]	@ (8003f60 <HAL_GPIO_Init+0x2f0>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d019      	beq.n	8003e72 <HAL_GPIO_Init+0x202>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a48      	ldr	r2, [pc, #288]	@ (8003f64 <HAL_GPIO_Init+0x2f4>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d013      	beq.n	8003e6e <HAL_GPIO_Init+0x1fe>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a47      	ldr	r2, [pc, #284]	@ (8003f68 <HAL_GPIO_Init+0x2f8>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00d      	beq.n	8003e6a <HAL_GPIO_Init+0x1fa>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a46      	ldr	r2, [pc, #280]	@ (8003f6c <HAL_GPIO_Init+0x2fc>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d007      	beq.n	8003e66 <HAL_GPIO_Init+0x1f6>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a45      	ldr	r2, [pc, #276]	@ (8003f70 <HAL_GPIO_Init+0x300>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d101      	bne.n	8003e62 <HAL_GPIO_Init+0x1f2>
 8003e5e:	2304      	movs	r3, #4
 8003e60:	e008      	b.n	8003e74 <HAL_GPIO_Init+0x204>
 8003e62:	2307      	movs	r3, #7
 8003e64:	e006      	b.n	8003e74 <HAL_GPIO_Init+0x204>
 8003e66:	2303      	movs	r3, #3
 8003e68:	e004      	b.n	8003e74 <HAL_GPIO_Init+0x204>
 8003e6a:	2302      	movs	r3, #2
 8003e6c:	e002      	b.n	8003e74 <HAL_GPIO_Init+0x204>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <HAL_GPIO_Init+0x204>
 8003e72:	2300      	movs	r3, #0
 8003e74:	69fa      	ldr	r2, [r7, #28]
 8003e76:	f002 0203 	and.w	r2, r2, #3
 8003e7a:	0092      	lsls	r2, r2, #2
 8003e7c:	4093      	lsls	r3, r2
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e84:	4935      	ldr	r1, [pc, #212]	@ (8003f5c <HAL_GPIO_Init+0x2ec>)
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	089b      	lsrs	r3, r3, #2
 8003e8a:	3302      	adds	r3, #2
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e92:	4b38      	ldr	r3, [pc, #224]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eb6:	4a2f      	ldr	r2, [pc, #188]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ee0:	4a24      	ldr	r2, [pc, #144]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ee6:	4b23      	ldr	r3, [pc, #140]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f10:	4b18      	ldr	r3, [pc, #96]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f34:	4a0f      	ldr	r2, [pc, #60]	@ (8003f74 <HAL_GPIO_Init+0x304>)
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	61fb      	str	r3, [r7, #28]
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	2b0f      	cmp	r3, #15
 8003f44:	f67f aea2 	bls.w	8003c8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f48:	bf00      	nop
 8003f4a:	bf00      	nop
 8003f4c:	3724      	adds	r7, #36	@ 0x24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	40013800 	.word	0x40013800
 8003f60:	40020000 	.word	0x40020000
 8003f64:	40020400 	.word	0x40020400
 8003f68:	40020800 	.word	0x40020800
 8003f6c:	40020c00 	.word	0x40020c00
 8003f70:	40021000 	.word	0x40021000
 8003f74:	40013c00 	.word	0x40013c00

08003f78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	460b      	mov	r3, r1
 8003f82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	691a      	ldr	r2, [r3, #16]
 8003f88:	887b      	ldrh	r3, [r7, #2]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f90:	2301      	movs	r3, #1
 8003f92:	73fb      	strb	r3, [r7, #15]
 8003f94:	e001      	b.n	8003f9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f96:	2300      	movs	r3, #0
 8003f98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	807b      	strh	r3, [r7, #2]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fb8:	787b      	ldrb	r3, [r7, #1]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fbe:	887a      	ldrh	r2, [r7, #2]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fc4:	e003      	b.n	8003fce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fc6:	887b      	ldrh	r3, [r7, #2]
 8003fc8:	041a      	lsls	r2, r3, #16
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	619a      	str	r2, [r3, #24]
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
	...

08003fdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e267      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d075      	beq.n	80040e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ffa:	4b88      	ldr	r3, [pc, #544]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	2b04      	cmp	r3, #4
 8004004:	d00c      	beq.n	8004020 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004006:	4b85      	ldr	r3, [pc, #532]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800400e:	2b08      	cmp	r3, #8
 8004010:	d112      	bne.n	8004038 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004012:	4b82      	ldr	r3, [pc, #520]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800401a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800401e:	d10b      	bne.n	8004038 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004020:	4b7e      	ldr	r3, [pc, #504]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d05b      	beq.n	80040e4 <HAL_RCC_OscConfig+0x108>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d157      	bne.n	80040e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e242      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004040:	d106      	bne.n	8004050 <HAL_RCC_OscConfig+0x74>
 8004042:	4b76      	ldr	r3, [pc, #472]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a75      	ldr	r2, [pc, #468]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404c:	6013      	str	r3, [r2, #0]
 800404e:	e01d      	b.n	800408c <HAL_RCC_OscConfig+0xb0>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004058:	d10c      	bne.n	8004074 <HAL_RCC_OscConfig+0x98>
 800405a:	4b70      	ldr	r3, [pc, #448]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a6f      	ldr	r2, [pc, #444]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	4b6d      	ldr	r3, [pc, #436]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a6c      	ldr	r2, [pc, #432]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800406c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004070:	6013      	str	r3, [r2, #0]
 8004072:	e00b      	b.n	800408c <HAL_RCC_OscConfig+0xb0>
 8004074:	4b69      	ldr	r3, [pc, #420]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a68      	ldr	r2, [pc, #416]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800407a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	4b66      	ldr	r3, [pc, #408]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a65      	ldr	r2, [pc, #404]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800408a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d013      	beq.n	80040bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004094:	f7ff f930 	bl	80032f8 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409a:	e008      	b.n	80040ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800409c:	f7ff f92c 	bl	80032f8 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b64      	cmp	r3, #100	@ 0x64
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e207      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ae:	4b5b      	ldr	r3, [pc, #364]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d0f0      	beq.n	800409c <HAL_RCC_OscConfig+0xc0>
 80040ba:	e014      	b.n	80040e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040bc:	f7ff f91c 	bl	80032f8 <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040c4:	f7ff f918 	bl	80032f8 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b64      	cmp	r3, #100	@ 0x64
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e1f3      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040d6:	4b51      	ldr	r3, [pc, #324]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1f0      	bne.n	80040c4 <HAL_RCC_OscConfig+0xe8>
 80040e2:	e000      	b.n	80040e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d063      	beq.n	80041ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040f2:	4b4a      	ldr	r3, [pc, #296]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f003 030c 	and.w	r3, r3, #12
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00b      	beq.n	8004116 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040fe:	4b47      	ldr	r3, [pc, #284]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004106:	2b08      	cmp	r3, #8
 8004108:	d11c      	bne.n	8004144 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800410a:	4b44      	ldr	r3, [pc, #272]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d116      	bne.n	8004144 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004116:	4b41      	ldr	r3, [pc, #260]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d005      	beq.n	800412e <HAL_RCC_OscConfig+0x152>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d001      	beq.n	800412e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e1c7      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800412e:	4b3b      	ldr	r3, [pc, #236]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4937      	ldr	r1, [pc, #220]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800413e:	4313      	orrs	r3, r2
 8004140:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004142:	e03a      	b.n	80041ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d020      	beq.n	800418e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800414c:	4b34      	ldr	r3, [pc, #208]	@ (8004220 <HAL_RCC_OscConfig+0x244>)
 800414e:	2201      	movs	r2, #1
 8004150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004152:	f7ff f8d1 	bl	80032f8 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800415a:	f7ff f8cd 	bl	80032f8 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e1a8      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416c:	4b2b      	ldr	r3, [pc, #172]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004178:	4b28      	ldr	r3, [pc, #160]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	4925      	ldr	r1, [pc, #148]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 8004188:	4313      	orrs	r3, r2
 800418a:	600b      	str	r3, [r1, #0]
 800418c:	e015      	b.n	80041ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800418e:	4b24      	ldr	r3, [pc, #144]	@ (8004220 <HAL_RCC_OscConfig+0x244>)
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004194:	f7ff f8b0 	bl	80032f8 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800419c:	f7ff f8ac 	bl	80032f8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e187      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ae:	4b1b      	ldr	r3, [pc, #108]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f0      	bne.n	800419c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d036      	beq.n	8004234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d016      	beq.n	80041fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ce:	4b15      	ldr	r3, [pc, #84]	@ (8004224 <HAL_RCC_OscConfig+0x248>)
 80041d0:	2201      	movs	r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d4:	f7ff f890 	bl	80032f8 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041da:	e008      	b.n	80041ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041dc:	f7ff f88c 	bl	80032f8 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e167      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ee:	4b0b      	ldr	r3, [pc, #44]	@ (800421c <HAL_RCC_OscConfig+0x240>)
 80041f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0f0      	beq.n	80041dc <HAL_RCC_OscConfig+0x200>
 80041fa:	e01b      	b.n	8004234 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041fc:	4b09      	ldr	r3, [pc, #36]	@ (8004224 <HAL_RCC_OscConfig+0x248>)
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004202:	f7ff f879 	bl	80032f8 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004208:	e00e      	b.n	8004228 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800420a:	f7ff f875 	bl	80032f8 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d907      	bls.n	8004228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e150      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
 800421c:	40023800 	.word	0x40023800
 8004220:	42470000 	.word	0x42470000
 8004224:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004228:	4b88      	ldr	r3, [pc, #544]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 800422a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1ea      	bne.n	800420a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 8097 	beq.w	8004370 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004242:	2300      	movs	r3, #0
 8004244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004246:	4b81      	ldr	r3, [pc, #516]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10f      	bne.n	8004272 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004252:	2300      	movs	r3, #0
 8004254:	60bb      	str	r3, [r7, #8]
 8004256:	4b7d      	ldr	r3, [pc, #500]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	4a7c      	ldr	r2, [pc, #496]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 800425c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004260:	6413      	str	r3, [r2, #64]	@ 0x40
 8004262:	4b7a      	ldr	r3, [pc, #488]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426a:	60bb      	str	r3, [r7, #8]
 800426c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800426e:	2301      	movs	r3, #1
 8004270:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004272:	4b77      	ldr	r3, [pc, #476]	@ (8004450 <HAL_RCC_OscConfig+0x474>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427a:	2b00      	cmp	r3, #0
 800427c:	d118      	bne.n	80042b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800427e:	4b74      	ldr	r3, [pc, #464]	@ (8004450 <HAL_RCC_OscConfig+0x474>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a73      	ldr	r2, [pc, #460]	@ (8004450 <HAL_RCC_OscConfig+0x474>)
 8004284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800428a:	f7ff f835 	bl	80032f8 <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004292:	f7ff f831 	bl	80032f8 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e10c      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a4:	4b6a      	ldr	r3, [pc, #424]	@ (8004450 <HAL_RCC_OscConfig+0x474>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d106      	bne.n	80042c6 <HAL_RCC_OscConfig+0x2ea>
 80042b8:	4b64      	ldr	r3, [pc, #400]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042bc:	4a63      	ldr	r2, [pc, #396]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042be:	f043 0301 	orr.w	r3, r3, #1
 80042c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c4:	e01c      	b.n	8004300 <HAL_RCC_OscConfig+0x324>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	2b05      	cmp	r3, #5
 80042cc:	d10c      	bne.n	80042e8 <HAL_RCC_OscConfig+0x30c>
 80042ce:	4b5f      	ldr	r3, [pc, #380]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d2:	4a5e      	ldr	r2, [pc, #376]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042d4:	f043 0304 	orr.w	r3, r3, #4
 80042d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80042da:	4b5c      	ldr	r3, [pc, #368]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042de:	4a5b      	ldr	r2, [pc, #364]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80042e6:	e00b      	b.n	8004300 <HAL_RCC_OscConfig+0x324>
 80042e8:	4b58      	ldr	r3, [pc, #352]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ec:	4a57      	ldr	r2, [pc, #348]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042ee:	f023 0301 	bic.w	r3, r3, #1
 80042f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042f4:	4b55      	ldr	r3, [pc, #340]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f8:	4a54      	ldr	r2, [pc, #336]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80042fa:	f023 0304 	bic.w	r3, r3, #4
 80042fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d015      	beq.n	8004334 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004308:	f7fe fff6 	bl	80032f8 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430e:	e00a      	b.n	8004326 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004310:	f7fe fff2 	bl	80032f8 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800431e:	4293      	cmp	r3, r2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e0cb      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004326:	4b49      	ldr	r3, [pc, #292]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0ee      	beq.n	8004310 <HAL_RCC_OscConfig+0x334>
 8004332:	e014      	b.n	800435e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004334:	f7fe ffe0 	bl	80032f8 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800433a:	e00a      	b.n	8004352 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800433c:	f7fe ffdc 	bl	80032f8 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800434a:	4293      	cmp	r3, r2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e0b5      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004352:	4b3e      	ldr	r3, [pc, #248]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1ee      	bne.n	800433c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800435e:	7dfb      	ldrb	r3, [r7, #23]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004364:	4b39      	ldr	r3, [pc, #228]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004368:	4a38      	ldr	r2, [pc, #224]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 800436a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800436e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 80a1 	beq.w	80044bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800437a:	4b34      	ldr	r3, [pc, #208]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 030c 	and.w	r3, r3, #12
 8004382:	2b08      	cmp	r3, #8
 8004384:	d05c      	beq.n	8004440 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d141      	bne.n	8004412 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438e:	4b31      	ldr	r3, [pc, #196]	@ (8004454 <HAL_RCC_OscConfig+0x478>)
 8004390:	2200      	movs	r2, #0
 8004392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004394:	f7fe ffb0 	bl	80032f8 <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800439c:	f7fe ffac 	bl	80032f8 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e087      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ae:	4b27      	ldr	r3, [pc, #156]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f0      	bne.n	800439c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	69da      	ldr	r2, [r3, #28]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	431a      	orrs	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	019b      	lsls	r3, r3, #6
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d0:	085b      	lsrs	r3, r3, #1
 80043d2:	3b01      	subs	r3, #1
 80043d4:	041b      	lsls	r3, r3, #16
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043dc:	061b      	lsls	r3, r3, #24
 80043de:	491b      	ldr	r1, [pc, #108]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004454 <HAL_RCC_OscConfig+0x478>)
 80043e6:	2201      	movs	r2, #1
 80043e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ea:	f7fe ff85 	bl	80032f8 <HAL_GetTick>
 80043ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043f2:	f7fe ff81 	bl	80032f8 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e05c      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004404:	4b11      	ldr	r3, [pc, #68]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCC_OscConfig+0x416>
 8004410:	e054      	b.n	80044bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004412:	4b10      	ldr	r3, [pc, #64]	@ (8004454 <HAL_RCC_OscConfig+0x478>)
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004418:	f7fe ff6e 	bl	80032f8 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004420:	f7fe ff6a 	bl	80032f8 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e045      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004432:	4b06      	ldr	r3, [pc, #24]	@ (800444c <HAL_RCC_OscConfig+0x470>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f0      	bne.n	8004420 <HAL_RCC_OscConfig+0x444>
 800443e:	e03d      	b.n	80044bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d107      	bne.n	8004458 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e038      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
 800444c:	40023800 	.word	0x40023800
 8004450:	40007000 	.word	0x40007000
 8004454:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004458:	4b1b      	ldr	r3, [pc, #108]	@ (80044c8 <HAL_RCC_OscConfig+0x4ec>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d028      	beq.n	80044b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004470:	429a      	cmp	r2, r3
 8004472:	d121      	bne.n	80044b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800447e:	429a      	cmp	r2, r3
 8004480:	d11a      	bne.n	80044b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004488:	4013      	ands	r3, r2
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800448e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004490:	4293      	cmp	r3, r2
 8004492:	d111      	bne.n	80044b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449e:	085b      	lsrs	r3, r3, #1
 80044a0:	3b01      	subs	r3, #1
 80044a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d107      	bne.n	80044b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d001      	beq.n	80044bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e000      	b.n	80044be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3718      	adds	r7, #24
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40023800 	.word	0x40023800

080044cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e0cc      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044e0:	4b68      	ldr	r3, [pc, #416]	@ (8004684 <HAL_RCC_ClockConfig+0x1b8>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d90c      	bls.n	8004508 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ee:	4b65      	ldr	r3, [pc, #404]	@ (8004684 <HAL_RCC_ClockConfig+0x1b8>)
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	b2d2      	uxtb	r2, r2
 80044f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044f6:	4b63      	ldr	r3, [pc, #396]	@ (8004684 <HAL_RCC_ClockConfig+0x1b8>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0307 	and.w	r3, r3, #7
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d001      	beq.n	8004508 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e0b8      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0302 	and.w	r3, r3, #2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d020      	beq.n	8004556 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004520:	4b59      	ldr	r3, [pc, #356]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	4a58      	ldr	r2, [pc, #352]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 8004526:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800452a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0308 	and.w	r3, r3, #8
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004538:	4b53      	ldr	r3, [pc, #332]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	4a52      	ldr	r2, [pc, #328]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800453e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004542:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004544:	4b50      	ldr	r3, [pc, #320]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	494d      	ldr	r1, [pc, #308]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 8004552:	4313      	orrs	r3, r2
 8004554:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d044      	beq.n	80045ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d107      	bne.n	800457a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800456a:	4b47      	ldr	r3, [pc, #284]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d119      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e07f      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b02      	cmp	r3, #2
 8004580:	d003      	beq.n	800458a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004586:	2b03      	cmp	r3, #3
 8004588:	d107      	bne.n	800459a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800458a:	4b3f      	ldr	r3, [pc, #252]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d109      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e06f      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459a:	4b3b      	ldr	r3, [pc, #236]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e067      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045aa:	4b37      	ldr	r3, [pc, #220]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f023 0203 	bic.w	r2, r3, #3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	4934      	ldr	r1, [pc, #208]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045bc:	f7fe fe9c 	bl	80032f8 <HAL_GetTick>
 80045c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045c2:	e00a      	b.n	80045da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c4:	f7fe fe98 	bl	80032f8 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e04f      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045da:	4b2b      	ldr	r3, [pc, #172]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 020c 	and.w	r2, r3, #12
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d1eb      	bne.n	80045c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045ec:	4b25      	ldr	r3, [pc, #148]	@ (8004684 <HAL_RCC_ClockConfig+0x1b8>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0307 	and.w	r3, r3, #7
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d20c      	bcs.n	8004614 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fa:	4b22      	ldr	r3, [pc, #136]	@ (8004684 <HAL_RCC_ClockConfig+0x1b8>)
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	b2d2      	uxtb	r2, r2
 8004600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004602:	4b20      	ldr	r3, [pc, #128]	@ (8004684 <HAL_RCC_ClockConfig+0x1b8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	429a      	cmp	r2, r3
 800460e:	d001      	beq.n	8004614 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e032      	b.n	800467a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0304 	and.w	r3, r3, #4
 800461c:	2b00      	cmp	r3, #0
 800461e:	d008      	beq.n	8004632 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004620:	4b19      	ldr	r3, [pc, #100]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	4916      	ldr	r1, [pc, #88]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800462e:	4313      	orrs	r3, r2
 8004630:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0308 	and.w	r3, r3, #8
 800463a:	2b00      	cmp	r3, #0
 800463c:	d009      	beq.n	8004652 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800463e:	4b12      	ldr	r3, [pc, #72]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	490e      	ldr	r1, [pc, #56]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800464e:	4313      	orrs	r3, r2
 8004650:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004652:	f000 f821 	bl	8004698 <HAL_RCC_GetSysClockFreq>
 8004656:	4602      	mov	r2, r0
 8004658:	4b0b      	ldr	r3, [pc, #44]	@ (8004688 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	091b      	lsrs	r3, r3, #4
 800465e:	f003 030f 	and.w	r3, r3, #15
 8004662:	490a      	ldr	r1, [pc, #40]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 8004664:	5ccb      	ldrb	r3, [r1, r3]
 8004666:	fa22 f303 	lsr.w	r3, r2, r3
 800466a:	4a09      	ldr	r2, [pc, #36]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800466c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800466e:	4b09      	ldr	r3, [pc, #36]	@ (8004694 <HAL_RCC_ClockConfig+0x1c8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4618      	mov	r0, r3
 8004674:	f7fe fdfc 	bl	8003270 <HAL_InitTick>

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40023c00 	.word	0x40023c00
 8004688:	40023800 	.word	0x40023800
 800468c:	0800a4b0 	.word	0x0800a4b0
 8004690:	20000114 	.word	0x20000114
 8004694:	20000118 	.word	0x20000118

08004698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800469c:	b090      	sub	sp, #64	@ 0x40
 800469e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046a4:	2300      	movs	r3, #0
 80046a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046a8:	2300      	movs	r3, #0
 80046aa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80046ac:	2300      	movs	r3, #0
 80046ae:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046b0:	4b59      	ldr	r3, [pc, #356]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x180>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f003 030c 	and.w	r3, r3, #12
 80046b8:	2b08      	cmp	r3, #8
 80046ba:	d00d      	beq.n	80046d8 <HAL_RCC_GetSysClockFreq+0x40>
 80046bc:	2b08      	cmp	r3, #8
 80046be:	f200 80a1 	bhi.w	8004804 <HAL_RCC_GetSysClockFreq+0x16c>
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d002      	beq.n	80046cc <HAL_RCC_GetSysClockFreq+0x34>
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d003      	beq.n	80046d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80046ca:	e09b      	b.n	8004804 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046cc:	4b53      	ldr	r3, [pc, #332]	@ (800481c <HAL_RCC_GetSysClockFreq+0x184>)
 80046ce:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80046d0:	e09b      	b.n	800480a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046d2:	4b53      	ldr	r3, [pc, #332]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x188>)
 80046d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80046d6:	e098      	b.n	800480a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046d8:	4b4f      	ldr	r3, [pc, #316]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x180>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046e2:	4b4d      	ldr	r3, [pc, #308]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x180>)
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d028      	beq.n	8004740 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ee:	4b4a      	ldr	r3, [pc, #296]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x180>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	099b      	lsrs	r3, r3, #6
 80046f4:	2200      	movs	r2, #0
 80046f6:	623b      	str	r3, [r7, #32]
 80046f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80046fa:	6a3b      	ldr	r3, [r7, #32]
 80046fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004700:	2100      	movs	r1, #0
 8004702:	4b47      	ldr	r3, [pc, #284]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x188>)
 8004704:	fb03 f201 	mul.w	r2, r3, r1
 8004708:	2300      	movs	r3, #0
 800470a:	fb00 f303 	mul.w	r3, r0, r3
 800470e:	4413      	add	r3, r2
 8004710:	4a43      	ldr	r2, [pc, #268]	@ (8004820 <HAL_RCC_GetSysClockFreq+0x188>)
 8004712:	fba0 1202 	umull	r1, r2, r0, r2
 8004716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004718:	460a      	mov	r2, r1
 800471a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800471c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800471e:	4413      	add	r3, r2
 8004720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004724:	2200      	movs	r2, #0
 8004726:	61bb      	str	r3, [r7, #24]
 8004728:	61fa      	str	r2, [r7, #28]
 800472a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800472e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004732:	f7fb fe0d 	bl	8000350 <__aeabi_uldivmod>
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	4613      	mov	r3, r2
 800473c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800473e:	e053      	b.n	80047e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004740:	4b35      	ldr	r3, [pc, #212]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x180>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	099b      	lsrs	r3, r3, #6
 8004746:	2200      	movs	r2, #0
 8004748:	613b      	str	r3, [r7, #16]
 800474a:	617a      	str	r2, [r7, #20]
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004752:	f04f 0b00 	mov.w	fp, #0
 8004756:	4652      	mov	r2, sl
 8004758:	465b      	mov	r3, fp
 800475a:	f04f 0000 	mov.w	r0, #0
 800475e:	f04f 0100 	mov.w	r1, #0
 8004762:	0159      	lsls	r1, r3, #5
 8004764:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004768:	0150      	lsls	r0, r2, #5
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	ebb2 080a 	subs.w	r8, r2, sl
 8004772:	eb63 090b 	sbc.w	r9, r3, fp
 8004776:	f04f 0200 	mov.w	r2, #0
 800477a:	f04f 0300 	mov.w	r3, #0
 800477e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004782:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004786:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800478a:	ebb2 0408 	subs.w	r4, r2, r8
 800478e:	eb63 0509 	sbc.w	r5, r3, r9
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	f04f 0300 	mov.w	r3, #0
 800479a:	00eb      	lsls	r3, r5, #3
 800479c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047a0:	00e2      	lsls	r2, r4, #3
 80047a2:	4614      	mov	r4, r2
 80047a4:	461d      	mov	r5, r3
 80047a6:	eb14 030a 	adds.w	r3, r4, sl
 80047aa:	603b      	str	r3, [r7, #0]
 80047ac:	eb45 030b 	adc.w	r3, r5, fp
 80047b0:	607b      	str	r3, [r7, #4]
 80047b2:	f04f 0200 	mov.w	r2, #0
 80047b6:	f04f 0300 	mov.w	r3, #0
 80047ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047be:	4629      	mov	r1, r5
 80047c0:	028b      	lsls	r3, r1, #10
 80047c2:	4621      	mov	r1, r4
 80047c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047c8:	4621      	mov	r1, r4
 80047ca:	028a      	lsls	r2, r1, #10
 80047cc:	4610      	mov	r0, r2
 80047ce:	4619      	mov	r1, r3
 80047d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d2:	2200      	movs	r2, #0
 80047d4:	60bb      	str	r3, [r7, #8]
 80047d6:	60fa      	str	r2, [r7, #12]
 80047d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047dc:	f7fb fdb8 	bl	8000350 <__aeabi_uldivmod>
 80047e0:	4602      	mov	r2, r0
 80047e2:	460b      	mov	r3, r1
 80047e4:	4613      	mov	r3, r2
 80047e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x180>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	0c1b      	lsrs	r3, r3, #16
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	3301      	adds	r3, #1
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80047f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004802:	e002      	b.n	800480a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004804:	4b05      	ldr	r3, [pc, #20]	@ (800481c <HAL_RCC_GetSysClockFreq+0x184>)
 8004806:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800480a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800480c:	4618      	mov	r0, r3
 800480e:	3740      	adds	r7, #64	@ 0x40
 8004810:	46bd      	mov	sp, r7
 8004812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004816:	bf00      	nop
 8004818:	40023800 	.word	0x40023800
 800481c:	00f42400 	.word	0x00f42400
 8004820:	017d7840 	.word	0x017d7840

08004824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004828:	4b03      	ldr	r3, [pc, #12]	@ (8004838 <HAL_RCC_GetHCLKFreq+0x14>)
 800482a:	681b      	ldr	r3, [r3, #0]
}
 800482c:	4618      	mov	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	20000114 	.word	0x20000114

0800483c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004840:	f7ff fff0 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 8004844:	4602      	mov	r2, r0
 8004846:	4b05      	ldr	r3, [pc, #20]	@ (800485c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	0a9b      	lsrs	r3, r3, #10
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	4903      	ldr	r1, [pc, #12]	@ (8004860 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004852:	5ccb      	ldrb	r3, [r1, r3]
 8004854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004858:	4618      	mov	r0, r3
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40023800 	.word	0x40023800
 8004860:	0800a4c0 	.word	0x0800a4c0

08004864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004868:	f7ff ffdc 	bl	8004824 <HAL_RCC_GetHCLKFreq>
 800486c:	4602      	mov	r2, r0
 800486e:	4b05      	ldr	r3, [pc, #20]	@ (8004884 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	0b5b      	lsrs	r3, r3, #13
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	4903      	ldr	r1, [pc, #12]	@ (8004888 <HAL_RCC_GetPCLK2Freq+0x24>)
 800487a:	5ccb      	ldrb	r3, [r1, r3]
 800487c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004880:	4618      	mov	r0, r3
 8004882:	bd80      	pop	{r7, pc}
 8004884:	40023800 	.word	0x40023800
 8004888:	0800a4c0 	.word	0x0800a4c0

0800488c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e07b      	b.n	8004996 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d108      	bne.n	80048b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048ae:	d009      	beq.n	80048c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	61da      	str	r2, [r3, #28]
 80048b6:	e005      	b.n	80048c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d106      	bne.n	80048e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7fe fa34 	bl	8002d4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800490c:	431a      	orrs	r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	431a      	orrs	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	431a      	orrs	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004934:	431a      	orrs	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800493e:	431a      	orrs	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004948:	ea42 0103 	orr.w	r1, r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	0c1b      	lsrs	r3, r3, #16
 8004962:	f003 0104 	and.w	r1, r3, #4
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	f003 0210 	and.w	r2, r3, #16
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69da      	ldr	r2, [r3, #28]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004984:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b082      	sub	sp, #8
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e041      	b.n	8004a34 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d106      	bne.n	80049ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7fe fa09 	bl	8002ddc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	4619      	mov	r1, r3
 80049dc:	4610      	mov	r0, r2
 80049de:	f000 fc53 	bl	8005288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d001      	beq.n	8004a54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e044      	b.n	8004ade <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68da      	ldr	r2, [r3, #12]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f042 0201 	orr.w	r2, r2, #1
 8004a6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a1e      	ldr	r2, [pc, #120]	@ (8004aec <HAL_TIM_Base_Start_IT+0xb0>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d018      	beq.n	8004aa8 <HAL_TIM_Base_Start_IT+0x6c>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a7e:	d013      	beq.n	8004aa8 <HAL_TIM_Base_Start_IT+0x6c>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a1a      	ldr	r2, [pc, #104]	@ (8004af0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00e      	beq.n	8004aa8 <HAL_TIM_Base_Start_IT+0x6c>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a19      	ldr	r2, [pc, #100]	@ (8004af4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d009      	beq.n	8004aa8 <HAL_TIM_Base_Start_IT+0x6c>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a17      	ldr	r2, [pc, #92]	@ (8004af8 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d004      	beq.n	8004aa8 <HAL_TIM_Base_Start_IT+0x6c>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a16      	ldr	r2, [pc, #88]	@ (8004afc <HAL_TIM_Base_Start_IT+0xc0>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d111      	bne.n	8004acc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f003 0307 	and.w	r3, r3, #7
 8004ab2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2b06      	cmp	r3, #6
 8004ab8:	d010      	beq.n	8004adc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0201 	orr.w	r2, r2, #1
 8004ac8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aca:	e007      	b.n	8004adc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0201 	orr.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40010000 	.word	0x40010000
 8004af0:	40000400 	.word	0x40000400
 8004af4:	40000800 	.word	0x40000800
 8004af8:	40000c00 	.word	0x40000c00
 8004afc:	40014000 	.word	0x40014000

08004b00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e041      	b.n	8004b96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d106      	bne.n	8004b2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f839 	bl	8004b9e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4610      	mov	r0, r2
 8004b40:	f000 fba2 	bl	8005288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
	...

08004bb4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d109      	bne.n	8004bd8 <HAL_TIM_PWM_Start+0x24>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	bf14      	ite	ne
 8004bd0:	2301      	movne	r3, #1
 8004bd2:	2300      	moveq	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	e022      	b.n	8004c1e <HAL_TIM_PWM_Start+0x6a>
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d109      	bne.n	8004bf2 <HAL_TIM_PWM_Start+0x3e>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	bf14      	ite	ne
 8004bea:	2301      	movne	r3, #1
 8004bec:	2300      	moveq	r3, #0
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	e015      	b.n	8004c1e <HAL_TIM_PWM_Start+0x6a>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d109      	bne.n	8004c0c <HAL_TIM_PWM_Start+0x58>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	bf14      	ite	ne
 8004c04:	2301      	movne	r3, #1
 8004c06:	2300      	moveq	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	e008      	b.n	8004c1e <HAL_TIM_PWM_Start+0x6a>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	bf14      	ite	ne
 8004c18:	2301      	movne	r3, #1
 8004c1a:	2300      	moveq	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e068      	b.n	8004cf8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d104      	bne.n	8004c36 <HAL_TIM_PWM_Start+0x82>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c34:	e013      	b.n	8004c5e <HAL_TIM_PWM_Start+0xaa>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b04      	cmp	r3, #4
 8004c3a:	d104      	bne.n	8004c46 <HAL_TIM_PWM_Start+0x92>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c44:	e00b      	b.n	8004c5e <HAL_TIM_PWM_Start+0xaa>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d104      	bne.n	8004c56 <HAL_TIM_PWM_Start+0xa2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c54:	e003      	b.n	8004c5e <HAL_TIM_PWM_Start+0xaa>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2202      	movs	r2, #2
 8004c5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2201      	movs	r2, #1
 8004c64:	6839      	ldr	r1, [r7, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fdb4 	bl	80057d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a23      	ldr	r2, [pc, #140]	@ (8004d00 <HAL_TIM_PWM_Start+0x14c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d107      	bne.n	8004c86 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8004d00 <HAL_TIM_PWM_Start+0x14c>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d018      	beq.n	8004cc2 <HAL_TIM_PWM_Start+0x10e>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c98:	d013      	beq.n	8004cc2 <HAL_TIM_PWM_Start+0x10e>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a19      	ldr	r2, [pc, #100]	@ (8004d04 <HAL_TIM_PWM_Start+0x150>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d00e      	beq.n	8004cc2 <HAL_TIM_PWM_Start+0x10e>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a17      	ldr	r2, [pc, #92]	@ (8004d08 <HAL_TIM_PWM_Start+0x154>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d009      	beq.n	8004cc2 <HAL_TIM_PWM_Start+0x10e>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a16      	ldr	r2, [pc, #88]	@ (8004d0c <HAL_TIM_PWM_Start+0x158>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d004      	beq.n	8004cc2 <HAL_TIM_PWM_Start+0x10e>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a14      	ldr	r2, [pc, #80]	@ (8004d10 <HAL_TIM_PWM_Start+0x15c>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d111      	bne.n	8004ce6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2b06      	cmp	r3, #6
 8004cd2:	d010      	beq.n	8004cf6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0201 	orr.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce4:	e007      	b.n	8004cf6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f042 0201 	orr.w	r2, r2, #1
 8004cf4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40010000 	.word	0x40010000
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40014000 	.word	0x40014000

08004d14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d122      	bne.n	8004d70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d11b      	bne.n	8004d70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f06f 0202 	mvn.w	r2, #2
 8004d40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fa77 	bl	800524a <HAL_TIM_IC_CaptureCallback>
 8004d5c:	e005      	b.n	8004d6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 fa69 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 fa7a 	bl	800525e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	d122      	bne.n	8004dc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d11b      	bne.n	8004dc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f06f 0204 	mvn.w	r2, #4
 8004d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2202      	movs	r2, #2
 8004d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fa4d 	bl	800524a <HAL_TIM_IC_CaptureCallback>
 8004db0:	e005      	b.n	8004dbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fa3f 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 fa50 	bl	800525e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	f003 0308 	and.w	r3, r3, #8
 8004dce:	2b08      	cmp	r3, #8
 8004dd0:	d122      	bne.n	8004e18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	f003 0308 	and.w	r3, r3, #8
 8004ddc:	2b08      	cmp	r3, #8
 8004dde:	d11b      	bne.n	8004e18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0208 	mvn.w	r2, #8
 8004de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2204      	movs	r2, #4
 8004dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d003      	beq.n	8004e06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fa23 	bl	800524a <HAL_TIM_IC_CaptureCallback>
 8004e04:	e005      	b.n	8004e12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 fa15 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fa26 	bl	800525e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	f003 0310 	and.w	r3, r3, #16
 8004e22:	2b10      	cmp	r3, #16
 8004e24:	d122      	bne.n	8004e6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	f003 0310 	and.w	r3, r3, #16
 8004e30:	2b10      	cmp	r3, #16
 8004e32:	d11b      	bne.n	8004e6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f06f 0210 	mvn.w	r2, #16
 8004e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2208      	movs	r2, #8
 8004e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	69db      	ldr	r3, [r3, #28]
 8004e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f9f9 	bl	800524a <HAL_TIM_IC_CaptureCallback>
 8004e58:	e005      	b.n	8004e66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 f9eb 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 f9fc 	bl	800525e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d10e      	bne.n	8004e98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d107      	bne.n	8004e98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f06f 0201 	mvn.w	r2, #1
 8004e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f7fd f856 	bl	8001f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea2:	2b80      	cmp	r3, #128	@ 0x80
 8004ea4:	d10e      	bne.n	8004ec4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb0:	2b80      	cmp	r3, #128	@ 0x80
 8004eb2:	d107      	bne.n	8004ec4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fd26 	bl	8005910 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ece:	2b40      	cmp	r3, #64	@ 0x40
 8004ed0:	d10e      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004edc:	2b40      	cmp	r3, #64	@ 0x40
 8004ede:	d107      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 f9c1 	bl	8005272 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d10e      	bne.n	8004f1c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f003 0320 	and.w	r3, r3, #32
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	d107      	bne.n	8004f1c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0220 	mvn.w	r2, #32
 8004f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 fcf0 	bl	80058fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f1c:	bf00      	nop
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b086      	sub	sp, #24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f30:	2300      	movs	r3, #0
 8004f32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d101      	bne.n	8004f42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f3e:	2302      	movs	r3, #2
 8004f40:	e0ae      	b.n	80050a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b0c      	cmp	r3, #12
 8004f4e:	f200 809f 	bhi.w	8005090 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f52:	a201      	add	r2, pc, #4	@ (adr r2, 8004f58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f58:	08004f8d 	.word	0x08004f8d
 8004f5c:	08005091 	.word	0x08005091
 8004f60:	08005091 	.word	0x08005091
 8004f64:	08005091 	.word	0x08005091
 8004f68:	08004fcd 	.word	0x08004fcd
 8004f6c:	08005091 	.word	0x08005091
 8004f70:	08005091 	.word	0x08005091
 8004f74:	08005091 	.word	0x08005091
 8004f78:	0800500f 	.word	0x0800500f
 8004f7c:	08005091 	.word	0x08005091
 8004f80:	08005091 	.word	0x08005091
 8004f84:	08005091 	.word	0x08005091
 8004f88:	0800504f 	.word	0x0800504f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68b9      	ldr	r1, [r7, #8]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 f9f8 	bl	8005388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	699a      	ldr	r2, [r3, #24]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0208 	orr.w	r2, r2, #8
 8004fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699a      	ldr	r2, [r3, #24]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0204 	bic.w	r2, r2, #4
 8004fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6999      	ldr	r1, [r3, #24]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	691a      	ldr	r2, [r3, #16]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	619a      	str	r2, [r3, #24]
      break;
 8004fca:	e064      	b.n	8005096 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68b9      	ldr	r1, [r7, #8]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 fa3e 	bl	8005454 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6999      	ldr	r1, [r3, #24]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	021a      	lsls	r2, r3, #8
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	619a      	str	r2, [r3, #24]
      break;
 800500c:	e043      	b.n	8005096 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68b9      	ldr	r1, [r7, #8]
 8005014:	4618      	mov	r0, r3
 8005016:	f000 fa89 	bl	800552c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	69da      	ldr	r2, [r3, #28]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f042 0208 	orr.w	r2, r2, #8
 8005028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	69da      	ldr	r2, [r3, #28]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f022 0204 	bic.w	r2, r2, #4
 8005038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69d9      	ldr	r1, [r3, #28]
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	61da      	str	r2, [r3, #28]
      break;
 800504c:	e023      	b.n	8005096 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68b9      	ldr	r1, [r7, #8]
 8005054:	4618      	mov	r0, r3
 8005056:	f000 fad3 	bl	8005600 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69da      	ldr	r2, [r3, #28]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	69da      	ldr	r2, [r3, #28]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69d9      	ldr	r1, [r3, #28]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	021a      	lsls	r2, r3, #8
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	61da      	str	r2, [r3, #28]
      break;
 800508e:	e002      	b.n	8005096 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	75fb      	strb	r3, [r7, #23]
      break;
 8005094:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800509e:	7dfb      	ldrb	r3, [r7, #23]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3718      	adds	r7, #24
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050b2:	2300      	movs	r3, #0
 80050b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d101      	bne.n	80050c4 <HAL_TIM_ConfigClockSource+0x1c>
 80050c0:	2302      	movs	r3, #2
 80050c2:	e0b4      	b.n	800522e <HAL_TIM_ConfigClockSource+0x186>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050fc:	d03e      	beq.n	800517c <HAL_TIM_ConfigClockSource+0xd4>
 80050fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005102:	f200 8087 	bhi.w	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 8005106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510a:	f000 8086 	beq.w	800521a <HAL_TIM_ConfigClockSource+0x172>
 800510e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005112:	d87f      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 8005114:	2b70      	cmp	r3, #112	@ 0x70
 8005116:	d01a      	beq.n	800514e <HAL_TIM_ConfigClockSource+0xa6>
 8005118:	2b70      	cmp	r3, #112	@ 0x70
 800511a:	d87b      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 800511c:	2b60      	cmp	r3, #96	@ 0x60
 800511e:	d050      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x11a>
 8005120:	2b60      	cmp	r3, #96	@ 0x60
 8005122:	d877      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 8005124:	2b50      	cmp	r3, #80	@ 0x50
 8005126:	d03c      	beq.n	80051a2 <HAL_TIM_ConfigClockSource+0xfa>
 8005128:	2b50      	cmp	r3, #80	@ 0x50
 800512a:	d873      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 800512c:	2b40      	cmp	r3, #64	@ 0x40
 800512e:	d058      	beq.n	80051e2 <HAL_TIM_ConfigClockSource+0x13a>
 8005130:	2b40      	cmp	r3, #64	@ 0x40
 8005132:	d86f      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 8005134:	2b30      	cmp	r3, #48	@ 0x30
 8005136:	d064      	beq.n	8005202 <HAL_TIM_ConfigClockSource+0x15a>
 8005138:	2b30      	cmp	r3, #48	@ 0x30
 800513a:	d86b      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 800513c:	2b20      	cmp	r3, #32
 800513e:	d060      	beq.n	8005202 <HAL_TIM_ConfigClockSource+0x15a>
 8005140:	2b20      	cmp	r3, #32
 8005142:	d867      	bhi.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
 8005144:	2b00      	cmp	r3, #0
 8005146:	d05c      	beq.n	8005202 <HAL_TIM_ConfigClockSource+0x15a>
 8005148:	2b10      	cmp	r3, #16
 800514a:	d05a      	beq.n	8005202 <HAL_TIM_ConfigClockSource+0x15a>
 800514c:	e062      	b.n	8005214 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6818      	ldr	r0, [r3, #0]
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	6899      	ldr	r1, [r3, #8]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f000 fb19 	bl	8005794 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005170:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	609a      	str	r2, [r3, #8]
      break;
 800517a:	e04f      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6818      	ldr	r0, [r3, #0]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	6899      	ldr	r1, [r3, #8]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	f000 fb02 	bl	8005794 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689a      	ldr	r2, [r3, #8]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800519e:	609a      	str	r2, [r3, #8]
      break;
 80051a0:	e03c      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6818      	ldr	r0, [r3, #0]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	6859      	ldr	r1, [r3, #4]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	461a      	mov	r2, r3
 80051b0:	f000 fa76 	bl	80056a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2150      	movs	r1, #80	@ 0x50
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 facf 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 80051c0:	e02c      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6818      	ldr	r0, [r3, #0]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	6859      	ldr	r1, [r3, #4]
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	461a      	mov	r2, r3
 80051d0:	f000 fa95 	bl	80056fe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2160      	movs	r1, #96	@ 0x60
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fabf 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 80051e0:	e01c      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6818      	ldr	r0, [r3, #0]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	6859      	ldr	r1, [r3, #4]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	461a      	mov	r2, r3
 80051f0:	f000 fa56 	bl	80056a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2140      	movs	r1, #64	@ 0x40
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 faaf 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 8005200:	e00c      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4619      	mov	r1, r3
 800520c:	4610      	mov	r0, r2
 800520e:	f000 faa6 	bl	800575e <TIM_ITRx_SetConfig>
      break;
 8005212:	e003      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	73fb      	strb	r3, [r7, #15]
      break;
 8005218:	e000      	b.n	800521c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800521a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800522c:	7bfb      	ldrb	r3, [r7, #15]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
	...

08005288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a34      	ldr	r2, [pc, #208]	@ (800536c <TIM_Base_SetConfig+0xe4>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d00f      	beq.n	80052c0 <TIM_Base_SetConfig+0x38>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a6:	d00b      	beq.n	80052c0 <TIM_Base_SetConfig+0x38>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a31      	ldr	r2, [pc, #196]	@ (8005370 <TIM_Base_SetConfig+0xe8>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d007      	beq.n	80052c0 <TIM_Base_SetConfig+0x38>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a30      	ldr	r2, [pc, #192]	@ (8005374 <TIM_Base_SetConfig+0xec>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d003      	beq.n	80052c0 <TIM_Base_SetConfig+0x38>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a2f      	ldr	r2, [pc, #188]	@ (8005378 <TIM_Base_SetConfig+0xf0>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d108      	bne.n	80052d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a25      	ldr	r2, [pc, #148]	@ (800536c <TIM_Base_SetConfig+0xe4>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d01b      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052e0:	d017      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a22      	ldr	r2, [pc, #136]	@ (8005370 <TIM_Base_SetConfig+0xe8>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d013      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a21      	ldr	r2, [pc, #132]	@ (8005374 <TIM_Base_SetConfig+0xec>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d00f      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a20      	ldr	r2, [pc, #128]	@ (8005378 <TIM_Base_SetConfig+0xf0>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d00b      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a1f      	ldr	r2, [pc, #124]	@ (800537c <TIM_Base_SetConfig+0xf4>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d007      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a1e      	ldr	r2, [pc, #120]	@ (8005380 <TIM_Base_SetConfig+0xf8>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d003      	beq.n	8005312 <TIM_Base_SetConfig+0x8a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a1d      	ldr	r2, [pc, #116]	@ (8005384 <TIM_Base_SetConfig+0xfc>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d108      	bne.n	8005324 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005318:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	4313      	orrs	r3, r2
 8005322:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	4313      	orrs	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a08      	ldr	r2, [pc, #32]	@ (800536c <TIM_Base_SetConfig+0xe4>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d103      	bne.n	8005358 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	691a      	ldr	r2, [r3, #16]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	615a      	str	r2, [r3, #20]
}
 800535e:	bf00      	nop
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	40010000 	.word	0x40010000
 8005370:	40000400 	.word	0x40000400
 8005374:	40000800 	.word	0x40000800
 8005378:	40000c00 	.word	0x40000c00
 800537c:	40014000 	.word	0x40014000
 8005380:	40014400 	.word	0x40014400
 8005384:	40014800 	.word	0x40014800

08005388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005388:	b480      	push	{r7}
 800538a:	b087      	sub	sp, #28
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	f023 0201 	bic.w	r2, r3, #1
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f023 0303 	bic.w	r3, r3, #3
 80053be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f023 0302 	bic.w	r3, r3, #2
 80053d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	4313      	orrs	r3, r2
 80053da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a1c      	ldr	r2, [pc, #112]	@ (8005450 <TIM_OC1_SetConfig+0xc8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d10c      	bne.n	80053fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f023 0308 	bic.w	r3, r3, #8
 80053ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f023 0304 	bic.w	r3, r3, #4
 80053fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a13      	ldr	r2, [pc, #76]	@ (8005450 <TIM_OC1_SetConfig+0xc8>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d111      	bne.n	800542a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800540c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	4313      	orrs	r3, r2
 800541e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	621a      	str	r2, [r3, #32]
}
 8005444:	bf00      	nop
 8005446:	371c      	adds	r7, #28
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr
 8005450:	40010000 	.word	0x40010000

08005454 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	f023 0210 	bic.w	r2, r3, #16
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800548a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	021b      	lsls	r3, r3, #8
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	f023 0320 	bic.w	r3, r3, #32
 800549e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005528 <TIM_OC2_SetConfig+0xd4>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d10d      	bne.n	80054d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	011b      	lsls	r3, r3, #4
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a15      	ldr	r2, [pc, #84]	@ (8005528 <TIM_OC2_SetConfig+0xd4>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d113      	bne.n	8005500 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	621a      	str	r2, [r3, #32]
}
 800551a:	bf00      	nop
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40010000 	.word	0x40010000

0800552c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800552c:	b480      	push	{r7}
 800552e:	b087      	sub	sp, #28
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	69db      	ldr	r3, [r3, #28]
 8005552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800555a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0303 	bic.w	r3, r3, #3
 8005562:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005574:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	021b      	lsls	r3, r3, #8
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	4313      	orrs	r3, r2
 8005580:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a1d      	ldr	r2, [pc, #116]	@ (80055fc <TIM_OC3_SetConfig+0xd0>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d10d      	bne.n	80055a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005590:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	021b      	lsls	r3, r3, #8
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a14      	ldr	r2, [pc, #80]	@ (80055fc <TIM_OC3_SetConfig+0xd0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d113      	bne.n	80055d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	011b      	lsls	r3, r3, #4
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	011b      	lsls	r3, r3, #4
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	621a      	str	r2, [r3, #32]
}
 80055f0:	bf00      	nop
 80055f2:	371c      	adds	r7, #28
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr
 80055fc:	40010000 	.word	0x40010000

08005600 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005600:	b480      	push	{r7}
 8005602:	b087      	sub	sp, #28
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800562e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005636:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	021b      	lsls	r3, r3, #8
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	4313      	orrs	r3, r2
 8005642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800564a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	031b      	lsls	r3, r3, #12
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	4313      	orrs	r3, r2
 8005656:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a10      	ldr	r2, [pc, #64]	@ (800569c <TIM_OC4_SetConfig+0x9c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d109      	bne.n	8005674 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005666:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	019b      	lsls	r3, r3, #6
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	621a      	str	r2, [r3, #32]
}
 800568e:	bf00      	nop
 8005690:	371c      	adds	r7, #28
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40010000 	.word	0x40010000

080056a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6a1b      	ldr	r3, [r3, #32]
 80056b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	f023 0201 	bic.w	r2, r3, #1
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f023 030a 	bic.w	r3, r3, #10
 80056dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	621a      	str	r2, [r3, #32]
}
 80056f2:	bf00      	nop
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056fe:	b480      	push	{r7}
 8005700:	b087      	sub	sp, #28
 8005702:	af00      	add	r7, sp, #0
 8005704:	60f8      	str	r0, [r7, #12]
 8005706:	60b9      	str	r1, [r7, #8]
 8005708:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	f023 0210 	bic.w	r2, r3, #16
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	699b      	ldr	r3, [r3, #24]
 800571a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a1b      	ldr	r3, [r3, #32]
 8005720:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005728:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	031b      	lsls	r3, r3, #12
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	4313      	orrs	r3, r2
 8005732:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800573a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	011b      	lsls	r3, r3, #4
 8005740:	693a      	ldr	r2, [r7, #16]
 8005742:	4313      	orrs	r3, r2
 8005744:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	621a      	str	r2, [r3, #32]
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
 8005766:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005774:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	4313      	orrs	r3, r2
 800577c:	f043 0307 	orr.w	r3, r3, #7
 8005780:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	609a      	str	r2, [r3, #8]
}
 8005788:	bf00      	nop
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005794:	b480      	push	{r7}
 8005796:	b087      	sub	sp, #28
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	021a      	lsls	r2, r3, #8
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	431a      	orrs	r2, r3
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	609a      	str	r2, [r3, #8]
}
 80057c8:	bf00      	nop
 80057ca:	371c      	adds	r7, #28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	f003 031f 	and.w	r3, r3, #31
 80057e6:	2201      	movs	r2, #1
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a1a      	ldr	r2, [r3, #32]
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	43db      	mvns	r3, r3
 80057f6:	401a      	ands	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6a1a      	ldr	r2, [r3, #32]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f003 031f 	and.w	r3, r3, #31
 8005806:	6879      	ldr	r1, [r7, #4]
 8005808:	fa01 f303 	lsl.w	r3, r1, r3
 800580c:	431a      	orrs	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	621a      	str	r2, [r3, #32]
}
 8005812:	bf00      	nop
 8005814:	371c      	adds	r7, #28
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
	...

08005820 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005830:	2b01      	cmp	r3, #1
 8005832:	d101      	bne.n	8005838 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005834:	2302      	movs	r3, #2
 8005836:	e050      	b.n	80058da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a1c      	ldr	r2, [pc, #112]	@ (80058e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d018      	beq.n	80058ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005884:	d013      	beq.n	80058ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a18      	ldr	r2, [pc, #96]	@ (80058ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00e      	beq.n	80058ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a16      	ldr	r2, [pc, #88]	@ (80058f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d009      	beq.n	80058ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a15      	ldr	r2, [pc, #84]	@ (80058f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d004      	beq.n	80058ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a13      	ldr	r2, [pc, #76]	@ (80058f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d10c      	bne.n	80058c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	4313      	orrs	r3, r2
 80058be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	40010000 	.word	0x40010000
 80058ec:	40000400 	.word	0x40000400
 80058f0:	40000800 	.word	0x40000800
 80058f4:	40000c00 	.word	0x40000c00
 80058f8:	40014000 	.word	0x40014000

080058fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e03f      	b.n	80059b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d106      	bne.n	8005950 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7fd fae0 	bl	8002f10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2224      	movs	r2, #36	@ 0x24
 8005954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005966:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 fddf 	bl	800652c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800597c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	695a      	ldr	r2, [r3, #20]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800598c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68da      	ldr	r2, [r3, #12]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800599c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2220      	movs	r2, #32
 80059b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b08a      	sub	sp, #40	@ 0x28
 80059c2:	af02      	add	r7, sp, #8
 80059c4:	60f8      	str	r0, [r7, #12]
 80059c6:	60b9      	str	r1, [r7, #8]
 80059c8:	603b      	str	r3, [r7, #0]
 80059ca:	4613      	mov	r3, r2
 80059cc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059ce:	2300      	movs	r3, #0
 80059d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	2b20      	cmp	r3, #32
 80059dc:	d17c      	bne.n	8005ad8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <HAL_UART_Transmit+0x2c>
 80059e4:	88fb      	ldrh	r3, [r7, #6]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e075      	b.n	8005ada <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_UART_Transmit+0x3e>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e06e      	b.n	8005ada <HAL_UART_Transmit+0x11c>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2221      	movs	r2, #33	@ 0x21
 8005a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a12:	f7fd fc71 	bl	80032f8 <HAL_GetTick>
 8005a16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	88fa      	ldrh	r2, [r7, #6]
 8005a1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	88fa      	ldrh	r2, [r7, #6]
 8005a22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a2c:	d108      	bne.n	8005a40 <HAL_UART_Transmit+0x82>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d104      	bne.n	8005a40 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005a36:	2300      	movs	r3, #0
 8005a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	61bb      	str	r3, [r7, #24]
 8005a3e:	e003      	b.n	8005a48 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a44:	2300      	movs	r3, #0
 8005a46:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8005a50:	e02a      	b.n	8005aa8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	2180      	movs	r1, #128	@ 0x80
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 fb1f 	bl	80060a0 <UART_WaitOnFlagUntilTimeout>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e036      	b.n	8005ada <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10b      	bne.n	8005a8a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	881b      	ldrh	r3, [r3, #0]
 8005a76:	461a      	mov	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	3302      	adds	r3, #2
 8005a86:	61bb      	str	r3, [r7, #24]
 8005a88:	e007      	b.n	8005a9a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	781a      	ldrb	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	3301      	adds	r3, #1
 8005a98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1cf      	bne.n	8005a52 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	2140      	movs	r1, #64	@ 0x40
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 faef 	bl	80060a0 <UART_WaitOnFlagUntilTimeout>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d001      	beq.n	8005acc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e006      	b.n	8005ada <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2220      	movs	r2, #32
 8005ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	e000      	b.n	8005ada <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005ad8:	2302      	movs	r3, #2
  }
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3720      	adds	r7, #32
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}

08005ae2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b084      	sub	sp, #16
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	60f8      	str	r0, [r7, #12]
 8005aea:	60b9      	str	r1, [r7, #8]
 8005aec:	4613      	mov	r3, r2
 8005aee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b20      	cmp	r3, #32
 8005afa:	d11d      	bne.n	8005b38 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <HAL_UART_Receive_IT+0x26>
 8005b02:	88fb      	ldrh	r3, [r7, #6]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e016      	b.n	8005b3a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <HAL_UART_Receive_IT+0x38>
 8005b16:	2302      	movs	r3, #2
 8005b18:	e00f      	b.n	8005b3a <HAL_UART_Receive_IT+0x58>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b28:	88fb      	ldrh	r3, [r7, #6]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	68b9      	ldr	r1, [r7, #8]
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 fb24 	bl	800617c <UART_Start_Receive_IT>
 8005b34:	4603      	mov	r3, r0
 8005b36:	e000      	b.n	8005b3a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005b38:	2302      	movs	r3, #2
  }
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
	...

08005b44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b0ba      	sub	sp, #232	@ 0xe8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b7a:	f003 030f 	and.w	r3, r3, #15
 8005b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10f      	bne.n	8005baa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d009      	beq.n	8005baa <HAL_UART_IRQHandler+0x66>
 8005b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 fc07 	bl	80063b6 <UART_Receive_IT>
      return;
 8005ba8:	e256      	b.n	8006058 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005baa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f000 80de 	beq.w	8005d70 <HAL_UART_IRQHandler+0x22c>
 8005bb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d106      	bne.n	8005bce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bc4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 80d1 	beq.w	8005d70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00b      	beq.n	8005bf2 <HAL_UART_IRQHandler+0xae>
 8005bda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d005      	beq.n	8005bf2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bea:	f043 0201 	orr.w	r2, r3, #1
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf6:	f003 0304 	and.w	r3, r3, #4
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00b      	beq.n	8005c16 <HAL_UART_IRQHandler+0xd2>
 8005bfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d005      	beq.n	8005c16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0e:	f043 0202 	orr.w	r2, r3, #2
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00b      	beq.n	8005c3a <HAL_UART_IRQHandler+0xf6>
 8005c22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d005      	beq.n	8005c3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c32:	f043 0204 	orr.w	r2, r3, #4
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3e:	f003 0308 	and.w	r3, r3, #8
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d011      	beq.n	8005c6a <HAL_UART_IRQHandler+0x126>
 8005c46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c4a:	f003 0320 	and.w	r3, r3, #32
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d105      	bne.n	8005c5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d005      	beq.n	8005c6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c62:	f043 0208 	orr.w	r2, r3, #8
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f000 81ed 	beq.w	800604e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c78:	f003 0320 	and.w	r3, r3, #32
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d008      	beq.n	8005c92 <HAL_UART_IRQHandler+0x14e>
 8005c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c84:	f003 0320 	and.w	r3, r3, #32
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d002      	beq.n	8005c92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 fb92 	bl	80063b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9c:	2b40      	cmp	r3, #64	@ 0x40
 8005c9e:	bf0c      	ite	eq
 8005ca0:	2301      	moveq	r3, #1
 8005ca2:	2300      	movne	r3, #0
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cae:	f003 0308 	and.w	r3, r3, #8
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d103      	bne.n	8005cbe <HAL_UART_IRQHandler+0x17a>
 8005cb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d04f      	beq.n	8005d5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fa9a 	bl	80061f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	695b      	ldr	r3, [r3, #20]
 8005cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cce:	2b40      	cmp	r3, #64	@ 0x40
 8005cd0:	d141      	bne.n	8005d56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3314      	adds	r3, #20
 8005cd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ce0:	e853 3f00 	ldrex	r3, [r3]
 8005ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ce8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005cec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	3314      	adds	r3, #20
 8005cfa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005cfe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1d9      	bne.n	8005cd2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d013      	beq.n	8005d4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2a:	4a7d      	ldr	r2, [pc, #500]	@ (8005f20 <HAL_UART_IRQHandler+0x3dc>)
 8005d2c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7fd fc91 	bl	800365a <HAL_DMA_Abort_IT>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d016      	beq.n	8005d6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005d48:	4610      	mov	r0, r2
 8005d4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4c:	e00e      	b.n	8005d6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f990 	bl	8006074 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d54:	e00a      	b.n	8005d6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f98c 	bl	8006074 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d5c:	e006      	b.n	8005d6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f988 	bl	8006074 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005d6a:	e170      	b.n	800604e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d6c:	bf00      	nop
    return;
 8005d6e:	e16e      	b.n	800604e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	f040 814a 	bne.w	800600e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d7e:	f003 0310 	and.w	r3, r3, #16
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f000 8143 	beq.w	800600e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d8c:	f003 0310 	and.w	r3, r3, #16
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	f000 813c 	beq.w	800600e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d96:	2300      	movs	r3, #0
 8005d98:	60bb      	str	r3, [r7, #8]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	60bb      	str	r3, [r7, #8]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	60bb      	str	r3, [r7, #8]
 8005daa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db6:	2b40      	cmp	r3, #64	@ 0x40
 8005db8:	f040 80b4 	bne.w	8005f24 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f000 8140 	beq.w	8006052 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	f080 8139 	bcs.w	8006052 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005de6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005df2:	f000 8088 	beq.w	8005f06 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	330c      	adds	r3, #12
 8005dfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	330c      	adds	r3, #12
 8005e1e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e22:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e2e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e32:	e841 2300 	strex	r3, r2, [r1]
 8005e36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1d9      	bne.n	8005df6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3314      	adds	r3, #20
 8005e48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e54:	f023 0301 	bic.w	r3, r3, #1
 8005e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3314      	adds	r3, #20
 8005e62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e66:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e1      	bne.n	8005e42 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	3314      	adds	r3, #20
 8005e84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e88:	e853 3f00 	ldrex	r3, [r3]
 8005e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3314      	adds	r3, #20
 8005e9e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ea2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ea4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ea8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005eaa:	e841 2300 	strex	r3, r2, [r1]
 8005eae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005eb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1e3      	bne.n	8005e7e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	330c      	adds	r3, #12
 8005eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ed4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ed6:	f023 0310 	bic.w	r3, r3, #16
 8005eda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	330c      	adds	r3, #12
 8005ee4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ee8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005eea:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005eee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ef0:	e841 2300 	strex	r3, r2, [r1]
 8005ef4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e3      	bne.n	8005ec4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7fd fb3a 	bl	800357a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	4619      	mov	r1, r3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f8b6 	bl	8006088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f1c:	e099      	b.n	8006052 <HAL_UART_IRQHandler+0x50e>
 8005f1e:	bf00      	nop
 8005f20:	080062bf 	.word	0x080062bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 808b 	beq.w	8006056 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005f40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 8086 	beq.w	8006056 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	330c      	adds	r3, #12
 8005f50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	e853 3f00 	ldrex	r3, [r3]
 8005f58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	330c      	adds	r3, #12
 8005f6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005f6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f76:	e841 2300 	strex	r3, r2, [r1]
 8005f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1e3      	bne.n	8005f4a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3314      	adds	r3, #20
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	e853 3f00 	ldrex	r3, [r3]
 8005f90:	623b      	str	r3, [r7, #32]
   return(result);
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	f023 0301 	bic.w	r3, r3, #1
 8005f98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3314      	adds	r3, #20
 8005fa2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005fa6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fae:	e841 2300 	strex	r3, r2, [r1]
 8005fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1e3      	bne.n	8005f82 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	330c      	adds	r3, #12
 8005fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0310 	bic.w	r3, r3, #16
 8005fde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	330c      	adds	r3, #12
 8005fe8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005fec:	61fa      	str	r2, [r7, #28]
 8005fee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	69b9      	ldr	r1, [r7, #24]
 8005ff2:	69fa      	ldr	r2, [r7, #28]
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	617b      	str	r3, [r7, #20]
   return(result);
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e3      	bne.n	8005fc8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006000:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006004:	4619      	mov	r1, r3
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f83e 	bl	8006088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800600c:	e023      	b.n	8006056 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800600e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006016:	2b00      	cmp	r3, #0
 8006018:	d009      	beq.n	800602e <HAL_UART_IRQHandler+0x4ea>
 800601a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800601e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 f95d 	bl	80062e6 <UART_Transmit_IT>
    return;
 800602c:	e014      	b.n	8006058 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800602e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00e      	beq.n	8006058 <HAL_UART_IRQHandler+0x514>
 800603a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800603e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006042:	2b00      	cmp	r3, #0
 8006044:	d008      	beq.n	8006058 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f99d 	bl	8006386 <UART_EndTransmit_IT>
    return;
 800604c:	e004      	b.n	8006058 <HAL_UART_IRQHandler+0x514>
    return;
 800604e:	bf00      	nop
 8006050:	e002      	b.n	8006058 <HAL_UART_IRQHandler+0x514>
      return;
 8006052:	bf00      	nop
 8006054:	e000      	b.n	8006058 <HAL_UART_IRQHandler+0x514>
      return;
 8006056:	bf00      	nop
  }
}
 8006058:	37e8      	adds	r7, #232	@ 0xe8
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop

08006060 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	460b      	mov	r3, r1
 8006092:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b090      	sub	sp, #64	@ 0x40
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	603b      	str	r3, [r7, #0]
 80060ac:	4613      	mov	r3, r2
 80060ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060b0:	e050      	b.n	8006154 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b8:	d04c      	beq.n	8006154 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80060ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d007      	beq.n	80060d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80060c0:	f7fd f91a 	bl	80032f8 <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d241      	bcs.n	8006154 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	330c      	adds	r3, #12
 80060d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060da:	e853 3f00 	ldrex	r3, [r3]
 80060de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80060e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	330c      	adds	r3, #12
 80060ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80060f0:	637a      	str	r2, [r7, #52]	@ 0x34
 80060f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80060f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060f8:	e841 2300 	strex	r3, r2, [r1]
 80060fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e5      	bne.n	80060d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3314      	adds	r3, #20
 800610a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	e853 3f00 	ldrex	r3, [r3]
 8006112:	613b      	str	r3, [r7, #16]
   return(result);
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f023 0301 	bic.w	r3, r3, #1
 800611a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3314      	adds	r3, #20
 8006122:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006124:	623a      	str	r2, [r7, #32]
 8006126:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006128:	69f9      	ldr	r1, [r7, #28]
 800612a:	6a3a      	ldr	r2, [r7, #32]
 800612c:	e841 2300 	strex	r3, r2, [r1]
 8006130:	61bb      	str	r3, [r7, #24]
   return(result);
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1e5      	bne.n	8006104 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2220      	movs	r2, #32
 8006144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e00f      	b.n	8006174 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	4013      	ands	r3, r2
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	429a      	cmp	r2, r3
 8006162:	bf0c      	ite	eq
 8006164:	2301      	moveq	r3, #1
 8006166:	2300      	movne	r3, #0
 8006168:	b2db      	uxtb	r3, r3
 800616a:	461a      	mov	r2, r3
 800616c:	79fb      	ldrb	r3, [r7, #7]
 800616e:	429a      	cmp	r2, r3
 8006170:	d09f      	beq.n	80060b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3740      	adds	r7, #64	@ 0x40
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	4613      	mov	r3, r2
 8006188:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	88fa      	ldrh	r2, [r7, #6]
 8006194:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	88fa      	ldrh	r2, [r7, #6]
 800619a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2222      	movs	r2, #34	@ 0x22
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061c8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695a      	ldr	r2, [r3, #20]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f042 0201 	orr.w	r2, r2, #1
 80061d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f042 0220 	orr.w	r2, r2, #32
 80061e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b095      	sub	sp, #84	@ 0x54
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	330c      	adds	r3, #12
 8006206:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800620a:	e853 3f00 	ldrex	r3, [r3]
 800620e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006212:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006216:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	330c      	adds	r3, #12
 800621e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006220:	643a      	str	r2, [r7, #64]	@ 0x40
 8006222:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006224:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006226:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006228:	e841 2300 	strex	r3, r2, [r1]
 800622c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800622e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006230:	2b00      	cmp	r3, #0
 8006232:	d1e5      	bne.n	8006200 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	3314      	adds	r3, #20
 800623a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6a3b      	ldr	r3, [r7, #32]
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	61fb      	str	r3, [r7, #28]
   return(result);
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	f023 0301 	bic.w	r3, r3, #1
 800624a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3314      	adds	r3, #20
 8006252:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006254:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006256:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006258:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800625a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800625c:	e841 2300 	strex	r3, r2, [r1]
 8006260:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1e5      	bne.n	8006234 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800626c:	2b01      	cmp	r3, #1
 800626e:	d119      	bne.n	80062a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	330c      	adds	r3, #12
 8006276:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	e853 3f00 	ldrex	r3, [r3]
 800627e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f023 0310 	bic.w	r3, r3, #16
 8006286:	647b      	str	r3, [r7, #68]	@ 0x44
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	330c      	adds	r3, #12
 800628e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006290:	61ba      	str	r2, [r7, #24]
 8006292:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006294:	6979      	ldr	r1, [r7, #20]
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	e841 2300 	strex	r3, r2, [r1]
 800629c:	613b      	str	r3, [r7, #16]
   return(result);
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1e5      	bne.n	8006270 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2220      	movs	r2, #32
 80062a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80062b2:	bf00      	nop
 80062b4:	3754      	adds	r7, #84	@ 0x54
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062be:	b580      	push	{r7, lr}
 80062c0:	b084      	sub	sp, #16
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f7ff fecb 	bl	8006074 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b085      	sub	sp, #20
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b21      	cmp	r3, #33	@ 0x21
 80062f8:	d13e      	bne.n	8006378 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006302:	d114      	bne.n	800632e <UART_Transmit_IT+0x48>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d110      	bne.n	800632e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a1b      	ldr	r3, [r3, #32]
 8006310:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	881b      	ldrh	r3, [r3, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006320:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	1c9a      	adds	r2, r3, #2
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	621a      	str	r2, [r3, #32]
 800632c:	e008      	b.n	8006340 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	1c59      	adds	r1, r3, #1
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	6211      	str	r1, [r2, #32]
 8006338:	781a      	ldrb	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b01      	subs	r3, #1
 8006348:	b29b      	uxth	r3, r3
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	4619      	mov	r1, r3
 800634e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10f      	bne.n	8006374 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006362:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68da      	ldr	r2, [r3, #12]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006372:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006374:	2300      	movs	r3, #0
 8006376:	e000      	b.n	800637a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006378:	2302      	movs	r3, #2
  }
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr

08006386 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b082      	sub	sp, #8
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68da      	ldr	r2, [r3, #12]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800639c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f7ff fe5a 	bl	8006060 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3708      	adds	r7, #8
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}

080063b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b08c      	sub	sp, #48	@ 0x30
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b22      	cmp	r3, #34	@ 0x22
 80063c8:	f040 80ab 	bne.w	8006522 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063d4:	d117      	bne.n	8006406 <UART_Receive_IT+0x50>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d113      	bne.n	8006406 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fe:	1c9a      	adds	r2, r3, #2
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	629a      	str	r2, [r3, #40]	@ 0x28
 8006404:	e026      	b.n	8006454 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800640c:	2300      	movs	r3, #0
 800640e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006418:	d007      	beq.n	800642a <UART_Receive_IT+0x74>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10a      	bne.n	8006438 <UART_Receive_IT+0x82>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d106      	bne.n	8006438 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	b2da      	uxtb	r2, r3
 8006432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	e008      	b.n	800644a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	b2db      	uxtb	r3, r3
 8006440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006444:	b2da      	uxtb	r2, r3
 8006446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006448:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006458:	b29b      	uxth	r3, r3
 800645a:	3b01      	subs	r3, #1
 800645c:	b29b      	uxth	r3, r3
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	4619      	mov	r1, r3
 8006462:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006464:	2b00      	cmp	r3, #0
 8006466:	d15a      	bne.n	800651e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0220 	bic.w	r2, r2, #32
 8006476:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006486:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	695a      	ldr	r2, [r3, #20]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 0201 	bic.w	r2, r2, #1
 8006496:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2220      	movs	r2, #32
 800649c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d135      	bne.n	8006514 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	330c      	adds	r3, #12
 80064b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	e853 3f00 	ldrex	r3, [r3]
 80064bc:	613b      	str	r3, [r7, #16]
   return(result);
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f023 0310 	bic.w	r3, r3, #16
 80064c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	330c      	adds	r3, #12
 80064cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064ce:	623a      	str	r2, [r7, #32]
 80064d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d2:	69f9      	ldr	r1, [r7, #28]
 80064d4:	6a3a      	ldr	r2, [r7, #32]
 80064d6:	e841 2300 	strex	r3, r2, [r1]
 80064da:	61bb      	str	r3, [r7, #24]
   return(result);
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1e5      	bne.n	80064ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0310 	and.w	r3, r3, #16
 80064ec:	2b10      	cmp	r3, #16
 80064ee:	d10a      	bne.n	8006506 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064f0:	2300      	movs	r3, #0
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	60fb      	str	r3, [r7, #12]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	60fb      	str	r3, [r7, #12]
 8006504:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800650a:	4619      	mov	r1, r3
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fdbb 	bl	8006088 <HAL_UARTEx_RxEventCallback>
 8006512:	e002      	b.n	800651a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f7fa f8b1 	bl	800067c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	e002      	b.n	8006524 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	e000      	b.n	8006524 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006522:	2302      	movs	r3, #2
  }
}
 8006524:	4618      	mov	r0, r3
 8006526:	3730      	adds	r7, #48	@ 0x30
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}

0800652c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800652c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006530:	b0c0      	sub	sp, #256	@ 0x100
 8006532:	af00      	add	r7, sp, #0
 8006534:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006548:	68d9      	ldr	r1, [r3, #12]
 800654a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	ea40 0301 	orr.w	r3, r0, r1
 8006554:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	431a      	orrs	r2, r3
 8006564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	431a      	orrs	r2, r3
 800656c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	4313      	orrs	r3, r2
 8006574:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006584:	f021 010c 	bic.w	r1, r1, #12
 8006588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006592:	430b      	orrs	r3, r1
 8006594:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80065a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a6:	6999      	ldr	r1, [r3, #24]
 80065a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	ea40 0301 	orr.w	r3, r0, r1
 80065b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	4b8f      	ldr	r3, [pc, #572]	@ (80067f8 <UART_SetConfig+0x2cc>)
 80065bc:	429a      	cmp	r2, r3
 80065be:	d005      	beq.n	80065cc <UART_SetConfig+0xa0>
 80065c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	4b8d      	ldr	r3, [pc, #564]	@ (80067fc <UART_SetConfig+0x2d0>)
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d104      	bne.n	80065d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065cc:	f7fe f94a 	bl	8004864 <HAL_RCC_GetPCLK2Freq>
 80065d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80065d4:	e003      	b.n	80065de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065d6:	f7fe f931 	bl	800483c <HAL_RCC_GetPCLK1Freq>
 80065da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e2:	69db      	ldr	r3, [r3, #28]
 80065e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065e8:	f040 810c 	bne.w	8006804 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065f0:	2200      	movs	r2, #0
 80065f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80065f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80065fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80065fe:	4622      	mov	r2, r4
 8006600:	462b      	mov	r3, r5
 8006602:	1891      	adds	r1, r2, r2
 8006604:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006606:	415b      	adcs	r3, r3
 8006608:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800660a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800660e:	4621      	mov	r1, r4
 8006610:	eb12 0801 	adds.w	r8, r2, r1
 8006614:	4629      	mov	r1, r5
 8006616:	eb43 0901 	adc.w	r9, r3, r1
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006626:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800662a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800662e:	4690      	mov	r8, r2
 8006630:	4699      	mov	r9, r3
 8006632:	4623      	mov	r3, r4
 8006634:	eb18 0303 	adds.w	r3, r8, r3
 8006638:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800663c:	462b      	mov	r3, r5
 800663e:	eb49 0303 	adc.w	r3, r9, r3
 8006642:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006652:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006656:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800665a:	460b      	mov	r3, r1
 800665c:	18db      	adds	r3, r3, r3
 800665e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006660:	4613      	mov	r3, r2
 8006662:	eb42 0303 	adc.w	r3, r2, r3
 8006666:	657b      	str	r3, [r7, #84]	@ 0x54
 8006668:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800666c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006670:	f7f9 fe6e 	bl	8000350 <__aeabi_uldivmod>
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	4b61      	ldr	r3, [pc, #388]	@ (8006800 <UART_SetConfig+0x2d4>)
 800667a:	fba3 2302 	umull	r2, r3, r3, r2
 800667e:	095b      	lsrs	r3, r3, #5
 8006680:	011c      	lsls	r4, r3, #4
 8006682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006686:	2200      	movs	r2, #0
 8006688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800668c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006690:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006694:	4642      	mov	r2, r8
 8006696:	464b      	mov	r3, r9
 8006698:	1891      	adds	r1, r2, r2
 800669a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800669c:	415b      	adcs	r3, r3
 800669e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80066a4:	4641      	mov	r1, r8
 80066a6:	eb12 0a01 	adds.w	sl, r2, r1
 80066aa:	4649      	mov	r1, r9
 80066ac:	eb43 0b01 	adc.w	fp, r3, r1
 80066b0:	f04f 0200 	mov.w	r2, #0
 80066b4:	f04f 0300 	mov.w	r3, #0
 80066b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80066bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80066c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066c4:	4692      	mov	sl, r2
 80066c6:	469b      	mov	fp, r3
 80066c8:	4643      	mov	r3, r8
 80066ca:	eb1a 0303 	adds.w	r3, sl, r3
 80066ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066d2:	464b      	mov	r3, r9
 80066d4:	eb4b 0303 	adc.w	r3, fp, r3
 80066d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80066ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066f0:	460b      	mov	r3, r1
 80066f2:	18db      	adds	r3, r3, r3
 80066f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80066f6:	4613      	mov	r3, r2
 80066f8:	eb42 0303 	adc.w	r3, r2, r3
 80066fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80066fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006702:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006706:	f7f9 fe23 	bl	8000350 <__aeabi_uldivmod>
 800670a:	4602      	mov	r2, r0
 800670c:	460b      	mov	r3, r1
 800670e:	4611      	mov	r1, r2
 8006710:	4b3b      	ldr	r3, [pc, #236]	@ (8006800 <UART_SetConfig+0x2d4>)
 8006712:	fba3 2301 	umull	r2, r3, r3, r1
 8006716:	095b      	lsrs	r3, r3, #5
 8006718:	2264      	movs	r2, #100	@ 0x64
 800671a:	fb02 f303 	mul.w	r3, r2, r3
 800671e:	1acb      	subs	r3, r1, r3
 8006720:	00db      	lsls	r3, r3, #3
 8006722:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006726:	4b36      	ldr	r3, [pc, #216]	@ (8006800 <UART_SetConfig+0x2d4>)
 8006728:	fba3 2302 	umull	r2, r3, r3, r2
 800672c:	095b      	lsrs	r3, r3, #5
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006734:	441c      	add	r4, r3
 8006736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800673a:	2200      	movs	r2, #0
 800673c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006740:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006744:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006748:	4642      	mov	r2, r8
 800674a:	464b      	mov	r3, r9
 800674c:	1891      	adds	r1, r2, r2
 800674e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006750:	415b      	adcs	r3, r3
 8006752:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006754:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006758:	4641      	mov	r1, r8
 800675a:	1851      	adds	r1, r2, r1
 800675c:	6339      	str	r1, [r7, #48]	@ 0x30
 800675e:	4649      	mov	r1, r9
 8006760:	414b      	adcs	r3, r1
 8006762:	637b      	str	r3, [r7, #52]	@ 0x34
 8006764:	f04f 0200 	mov.w	r2, #0
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006770:	4659      	mov	r1, fp
 8006772:	00cb      	lsls	r3, r1, #3
 8006774:	4651      	mov	r1, sl
 8006776:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800677a:	4651      	mov	r1, sl
 800677c:	00ca      	lsls	r2, r1, #3
 800677e:	4610      	mov	r0, r2
 8006780:	4619      	mov	r1, r3
 8006782:	4603      	mov	r3, r0
 8006784:	4642      	mov	r2, r8
 8006786:	189b      	adds	r3, r3, r2
 8006788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800678c:	464b      	mov	r3, r9
 800678e:	460a      	mov	r2, r1
 8006790:	eb42 0303 	adc.w	r3, r2, r3
 8006794:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80067a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80067a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80067ac:	460b      	mov	r3, r1
 80067ae:	18db      	adds	r3, r3, r3
 80067b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067b2:	4613      	mov	r3, r2
 80067b4:	eb42 0303 	adc.w	r3, r2, r3
 80067b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80067be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80067c2:	f7f9 fdc5 	bl	8000350 <__aeabi_uldivmod>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006800 <UART_SetConfig+0x2d4>)
 80067cc:	fba3 1302 	umull	r1, r3, r3, r2
 80067d0:	095b      	lsrs	r3, r3, #5
 80067d2:	2164      	movs	r1, #100	@ 0x64
 80067d4:	fb01 f303 	mul.w	r3, r1, r3
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	00db      	lsls	r3, r3, #3
 80067dc:	3332      	adds	r3, #50	@ 0x32
 80067de:	4a08      	ldr	r2, [pc, #32]	@ (8006800 <UART_SetConfig+0x2d4>)
 80067e0:	fba2 2303 	umull	r2, r3, r2, r3
 80067e4:	095b      	lsrs	r3, r3, #5
 80067e6:	f003 0207 	and.w	r2, r3, #7
 80067ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4422      	add	r2, r4
 80067f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067f4:	e106      	b.n	8006a04 <UART_SetConfig+0x4d8>
 80067f6:	bf00      	nop
 80067f8:	40011000 	.word	0x40011000
 80067fc:	40011400 	.word	0x40011400
 8006800:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006804:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006808:	2200      	movs	r2, #0
 800680a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800680e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006812:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006816:	4642      	mov	r2, r8
 8006818:	464b      	mov	r3, r9
 800681a:	1891      	adds	r1, r2, r2
 800681c:	6239      	str	r1, [r7, #32]
 800681e:	415b      	adcs	r3, r3
 8006820:	627b      	str	r3, [r7, #36]	@ 0x24
 8006822:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006826:	4641      	mov	r1, r8
 8006828:	1854      	adds	r4, r2, r1
 800682a:	4649      	mov	r1, r9
 800682c:	eb43 0501 	adc.w	r5, r3, r1
 8006830:	f04f 0200 	mov.w	r2, #0
 8006834:	f04f 0300 	mov.w	r3, #0
 8006838:	00eb      	lsls	r3, r5, #3
 800683a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800683e:	00e2      	lsls	r2, r4, #3
 8006840:	4614      	mov	r4, r2
 8006842:	461d      	mov	r5, r3
 8006844:	4643      	mov	r3, r8
 8006846:	18e3      	adds	r3, r4, r3
 8006848:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800684c:	464b      	mov	r3, r9
 800684e:	eb45 0303 	adc.w	r3, r5, r3
 8006852:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006862:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006866:	f04f 0200 	mov.w	r2, #0
 800686a:	f04f 0300 	mov.w	r3, #0
 800686e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006872:	4629      	mov	r1, r5
 8006874:	008b      	lsls	r3, r1, #2
 8006876:	4621      	mov	r1, r4
 8006878:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800687c:	4621      	mov	r1, r4
 800687e:	008a      	lsls	r2, r1, #2
 8006880:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006884:	f7f9 fd64 	bl	8000350 <__aeabi_uldivmod>
 8006888:	4602      	mov	r2, r0
 800688a:	460b      	mov	r3, r1
 800688c:	4b60      	ldr	r3, [pc, #384]	@ (8006a10 <UART_SetConfig+0x4e4>)
 800688e:	fba3 2302 	umull	r2, r3, r3, r2
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	011c      	lsls	r4, r3, #4
 8006896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800689a:	2200      	movs	r2, #0
 800689c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80068a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80068a8:	4642      	mov	r2, r8
 80068aa:	464b      	mov	r3, r9
 80068ac:	1891      	adds	r1, r2, r2
 80068ae:	61b9      	str	r1, [r7, #24]
 80068b0:	415b      	adcs	r3, r3
 80068b2:	61fb      	str	r3, [r7, #28]
 80068b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068b8:	4641      	mov	r1, r8
 80068ba:	1851      	adds	r1, r2, r1
 80068bc:	6139      	str	r1, [r7, #16]
 80068be:	4649      	mov	r1, r9
 80068c0:	414b      	adcs	r3, r1
 80068c2:	617b      	str	r3, [r7, #20]
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	f04f 0300 	mov.w	r3, #0
 80068cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068d0:	4659      	mov	r1, fp
 80068d2:	00cb      	lsls	r3, r1, #3
 80068d4:	4651      	mov	r1, sl
 80068d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068da:	4651      	mov	r1, sl
 80068dc:	00ca      	lsls	r2, r1, #3
 80068de:	4610      	mov	r0, r2
 80068e0:	4619      	mov	r1, r3
 80068e2:	4603      	mov	r3, r0
 80068e4:	4642      	mov	r2, r8
 80068e6:	189b      	adds	r3, r3, r2
 80068e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068ec:	464b      	mov	r3, r9
 80068ee:	460a      	mov	r2, r1
 80068f0:	eb42 0303 	adc.w	r3, r2, r3
 80068f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006902:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006904:	f04f 0200 	mov.w	r2, #0
 8006908:	f04f 0300 	mov.w	r3, #0
 800690c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006910:	4649      	mov	r1, r9
 8006912:	008b      	lsls	r3, r1, #2
 8006914:	4641      	mov	r1, r8
 8006916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800691a:	4641      	mov	r1, r8
 800691c:	008a      	lsls	r2, r1, #2
 800691e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006922:	f7f9 fd15 	bl	8000350 <__aeabi_uldivmod>
 8006926:	4602      	mov	r2, r0
 8006928:	460b      	mov	r3, r1
 800692a:	4611      	mov	r1, r2
 800692c:	4b38      	ldr	r3, [pc, #224]	@ (8006a10 <UART_SetConfig+0x4e4>)
 800692e:	fba3 2301 	umull	r2, r3, r3, r1
 8006932:	095b      	lsrs	r3, r3, #5
 8006934:	2264      	movs	r2, #100	@ 0x64
 8006936:	fb02 f303 	mul.w	r3, r2, r3
 800693a:	1acb      	subs	r3, r1, r3
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	3332      	adds	r3, #50	@ 0x32
 8006940:	4a33      	ldr	r2, [pc, #204]	@ (8006a10 <UART_SetConfig+0x4e4>)
 8006942:	fba2 2303 	umull	r2, r3, r2, r3
 8006946:	095b      	lsrs	r3, r3, #5
 8006948:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800694c:	441c      	add	r4, r3
 800694e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006952:	2200      	movs	r2, #0
 8006954:	673b      	str	r3, [r7, #112]	@ 0x70
 8006956:	677a      	str	r2, [r7, #116]	@ 0x74
 8006958:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800695c:	4642      	mov	r2, r8
 800695e:	464b      	mov	r3, r9
 8006960:	1891      	adds	r1, r2, r2
 8006962:	60b9      	str	r1, [r7, #8]
 8006964:	415b      	adcs	r3, r3
 8006966:	60fb      	str	r3, [r7, #12]
 8006968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800696c:	4641      	mov	r1, r8
 800696e:	1851      	adds	r1, r2, r1
 8006970:	6039      	str	r1, [r7, #0]
 8006972:	4649      	mov	r1, r9
 8006974:	414b      	adcs	r3, r1
 8006976:	607b      	str	r3, [r7, #4]
 8006978:	f04f 0200 	mov.w	r2, #0
 800697c:	f04f 0300 	mov.w	r3, #0
 8006980:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006984:	4659      	mov	r1, fp
 8006986:	00cb      	lsls	r3, r1, #3
 8006988:	4651      	mov	r1, sl
 800698a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800698e:	4651      	mov	r1, sl
 8006990:	00ca      	lsls	r2, r1, #3
 8006992:	4610      	mov	r0, r2
 8006994:	4619      	mov	r1, r3
 8006996:	4603      	mov	r3, r0
 8006998:	4642      	mov	r2, r8
 800699a:	189b      	adds	r3, r3, r2
 800699c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800699e:	464b      	mov	r3, r9
 80069a0:	460a      	mov	r2, r1
 80069a2:	eb42 0303 	adc.w	r3, r2, r3
 80069a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80069b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80069b4:	f04f 0200 	mov.w	r2, #0
 80069b8:	f04f 0300 	mov.w	r3, #0
 80069bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80069c0:	4649      	mov	r1, r9
 80069c2:	008b      	lsls	r3, r1, #2
 80069c4:	4641      	mov	r1, r8
 80069c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069ca:	4641      	mov	r1, r8
 80069cc:	008a      	lsls	r2, r1, #2
 80069ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80069d2:	f7f9 fcbd 	bl	8000350 <__aeabi_uldivmod>
 80069d6:	4602      	mov	r2, r0
 80069d8:	460b      	mov	r3, r1
 80069da:	4b0d      	ldr	r3, [pc, #52]	@ (8006a10 <UART_SetConfig+0x4e4>)
 80069dc:	fba3 1302 	umull	r1, r3, r3, r2
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	2164      	movs	r1, #100	@ 0x64
 80069e4:	fb01 f303 	mul.w	r3, r1, r3
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	011b      	lsls	r3, r3, #4
 80069ec:	3332      	adds	r3, #50	@ 0x32
 80069ee:	4a08      	ldr	r2, [pc, #32]	@ (8006a10 <UART_SetConfig+0x4e4>)
 80069f0:	fba2 2303 	umull	r2, r3, r2, r3
 80069f4:	095b      	lsrs	r3, r3, #5
 80069f6:	f003 020f 	and.w	r2, r3, #15
 80069fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4422      	add	r2, r4
 8006a02:	609a      	str	r2, [r3, #8]
}
 8006a04:	bf00      	nop
 8006a06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a10:	51eb851f 	.word	0x51eb851f

08006a14 <_strtol_l.isra.0>:
 8006a14:	2b24      	cmp	r3, #36	@ 0x24
 8006a16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a1a:	4686      	mov	lr, r0
 8006a1c:	4690      	mov	r8, r2
 8006a1e:	d801      	bhi.n	8006a24 <_strtol_l.isra.0+0x10>
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d106      	bne.n	8006a32 <_strtol_l.isra.0+0x1e>
 8006a24:	f000 fe54 	bl	80076d0 <__errno>
 8006a28:	2316      	movs	r3, #22
 8006a2a:	6003      	str	r3, [r0, #0]
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a32:	4834      	ldr	r0, [pc, #208]	@ (8006b04 <_strtol_l.isra.0+0xf0>)
 8006a34:	460d      	mov	r5, r1
 8006a36:	462a      	mov	r2, r5
 8006a38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a3c:	5d06      	ldrb	r6, [r0, r4]
 8006a3e:	f016 0608 	ands.w	r6, r6, #8
 8006a42:	d1f8      	bne.n	8006a36 <_strtol_l.isra.0+0x22>
 8006a44:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a46:	d110      	bne.n	8006a6a <_strtol_l.isra.0+0x56>
 8006a48:	782c      	ldrb	r4, [r5, #0]
 8006a4a:	2601      	movs	r6, #1
 8006a4c:	1c95      	adds	r5, r2, #2
 8006a4e:	f033 0210 	bics.w	r2, r3, #16
 8006a52:	d115      	bne.n	8006a80 <_strtol_l.isra.0+0x6c>
 8006a54:	2c30      	cmp	r4, #48	@ 0x30
 8006a56:	d10d      	bne.n	8006a74 <_strtol_l.isra.0+0x60>
 8006a58:	782a      	ldrb	r2, [r5, #0]
 8006a5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a5e:	2a58      	cmp	r2, #88	@ 0x58
 8006a60:	d108      	bne.n	8006a74 <_strtol_l.isra.0+0x60>
 8006a62:	786c      	ldrb	r4, [r5, #1]
 8006a64:	3502      	adds	r5, #2
 8006a66:	2310      	movs	r3, #16
 8006a68:	e00a      	b.n	8006a80 <_strtol_l.isra.0+0x6c>
 8006a6a:	2c2b      	cmp	r4, #43	@ 0x2b
 8006a6c:	bf04      	itt	eq
 8006a6e:	782c      	ldrbeq	r4, [r5, #0]
 8006a70:	1c95      	addeq	r5, r2, #2
 8006a72:	e7ec      	b.n	8006a4e <_strtol_l.isra.0+0x3a>
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1f6      	bne.n	8006a66 <_strtol_l.isra.0+0x52>
 8006a78:	2c30      	cmp	r4, #48	@ 0x30
 8006a7a:	bf14      	ite	ne
 8006a7c:	230a      	movne	r3, #10
 8006a7e:	2308      	moveq	r3, #8
 8006a80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a84:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a88:	2200      	movs	r2, #0
 8006a8a:	fbbc f9f3 	udiv	r9, ip, r3
 8006a8e:	4610      	mov	r0, r2
 8006a90:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a98:	2f09      	cmp	r7, #9
 8006a9a:	d80f      	bhi.n	8006abc <_strtol_l.isra.0+0xa8>
 8006a9c:	463c      	mov	r4, r7
 8006a9e:	42a3      	cmp	r3, r4
 8006aa0:	dd1b      	ble.n	8006ada <_strtol_l.isra.0+0xc6>
 8006aa2:	1c57      	adds	r7, r2, #1
 8006aa4:	d007      	beq.n	8006ab6 <_strtol_l.isra.0+0xa2>
 8006aa6:	4581      	cmp	r9, r0
 8006aa8:	d314      	bcc.n	8006ad4 <_strtol_l.isra.0+0xc0>
 8006aaa:	d101      	bne.n	8006ab0 <_strtol_l.isra.0+0x9c>
 8006aac:	45a2      	cmp	sl, r4
 8006aae:	db11      	blt.n	8006ad4 <_strtol_l.isra.0+0xc0>
 8006ab0:	fb00 4003 	mla	r0, r0, r3, r4
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006aba:	e7eb      	b.n	8006a94 <_strtol_l.isra.0+0x80>
 8006abc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ac0:	2f19      	cmp	r7, #25
 8006ac2:	d801      	bhi.n	8006ac8 <_strtol_l.isra.0+0xb4>
 8006ac4:	3c37      	subs	r4, #55	@ 0x37
 8006ac6:	e7ea      	b.n	8006a9e <_strtol_l.isra.0+0x8a>
 8006ac8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006acc:	2f19      	cmp	r7, #25
 8006ace:	d804      	bhi.n	8006ada <_strtol_l.isra.0+0xc6>
 8006ad0:	3c57      	subs	r4, #87	@ 0x57
 8006ad2:	e7e4      	b.n	8006a9e <_strtol_l.isra.0+0x8a>
 8006ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ad8:	e7ed      	b.n	8006ab6 <_strtol_l.isra.0+0xa2>
 8006ada:	1c53      	adds	r3, r2, #1
 8006adc:	d108      	bne.n	8006af0 <_strtol_l.isra.0+0xdc>
 8006ade:	2322      	movs	r3, #34	@ 0x22
 8006ae0:	f8ce 3000 	str.w	r3, [lr]
 8006ae4:	4660      	mov	r0, ip
 8006ae6:	f1b8 0f00 	cmp.w	r8, #0
 8006aea:	d0a0      	beq.n	8006a2e <_strtol_l.isra.0+0x1a>
 8006aec:	1e69      	subs	r1, r5, #1
 8006aee:	e006      	b.n	8006afe <_strtol_l.isra.0+0xea>
 8006af0:	b106      	cbz	r6, 8006af4 <_strtol_l.isra.0+0xe0>
 8006af2:	4240      	negs	r0, r0
 8006af4:	f1b8 0f00 	cmp.w	r8, #0
 8006af8:	d099      	beq.n	8006a2e <_strtol_l.isra.0+0x1a>
 8006afa:	2a00      	cmp	r2, #0
 8006afc:	d1f6      	bne.n	8006aec <_strtol_l.isra.0+0xd8>
 8006afe:	f8c8 1000 	str.w	r1, [r8]
 8006b02:	e794      	b.n	8006a2e <_strtol_l.isra.0+0x1a>
 8006b04:	0800a4c9 	.word	0x0800a4c9

08006b08 <_strtol_r>:
 8006b08:	f7ff bf84 	b.w	8006a14 <_strtol_l.isra.0>

08006b0c <std>:
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	b510      	push	{r4, lr}
 8006b10:	4604      	mov	r4, r0
 8006b12:	e9c0 3300 	strd	r3, r3, [r0]
 8006b16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b1a:	6083      	str	r3, [r0, #8]
 8006b1c:	8181      	strh	r1, [r0, #12]
 8006b1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b20:	81c2      	strh	r2, [r0, #14]
 8006b22:	6183      	str	r3, [r0, #24]
 8006b24:	4619      	mov	r1, r3
 8006b26:	2208      	movs	r2, #8
 8006b28:	305c      	adds	r0, #92	@ 0x5c
 8006b2a:	f000 f944 	bl	8006db6 <memset>
 8006b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b64 <std+0x58>)
 8006b30:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b32:	4b0d      	ldr	r3, [pc, #52]	@ (8006b68 <std+0x5c>)
 8006b34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b36:	4b0d      	ldr	r3, [pc, #52]	@ (8006b6c <std+0x60>)
 8006b38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b70 <std+0x64>)
 8006b3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b74 <std+0x68>)
 8006b40:	6224      	str	r4, [r4, #32]
 8006b42:	429c      	cmp	r4, r3
 8006b44:	d006      	beq.n	8006b54 <std+0x48>
 8006b46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b4a:	4294      	cmp	r4, r2
 8006b4c:	d002      	beq.n	8006b54 <std+0x48>
 8006b4e:	33d0      	adds	r3, #208	@ 0xd0
 8006b50:	429c      	cmp	r4, r3
 8006b52:	d105      	bne.n	8006b60 <std+0x54>
 8006b54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b5c:	f000 bde2 	b.w	8007724 <__retarget_lock_init_recursive>
 8006b60:	bd10      	pop	{r4, pc}
 8006b62:	bf00      	nop
 8006b64:	08006d2d 	.word	0x08006d2d
 8006b68:	08006d53 	.word	0x08006d53
 8006b6c:	08006d8b 	.word	0x08006d8b
 8006b70:	08006daf 	.word	0x08006daf
 8006b74:	200029a0 	.word	0x200029a0

08006b78 <stdio_exit_handler>:
 8006b78:	4a02      	ldr	r2, [pc, #8]	@ (8006b84 <stdio_exit_handler+0xc>)
 8006b7a:	4903      	ldr	r1, [pc, #12]	@ (8006b88 <stdio_exit_handler+0x10>)
 8006b7c:	4803      	ldr	r0, [pc, #12]	@ (8006b8c <stdio_exit_handler+0x14>)
 8006b7e:	f000 b869 	b.w	8006c54 <_fwalk_sglue>
 8006b82:	bf00      	nop
 8006b84:	20000120 	.word	0x20000120
 8006b88:	08008831 	.word	0x08008831
 8006b8c:	20000138 	.word	0x20000138

08006b90 <cleanup_stdio>:
 8006b90:	6841      	ldr	r1, [r0, #4]
 8006b92:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc4 <cleanup_stdio+0x34>)
 8006b94:	4299      	cmp	r1, r3
 8006b96:	b510      	push	{r4, lr}
 8006b98:	4604      	mov	r4, r0
 8006b9a:	d001      	beq.n	8006ba0 <cleanup_stdio+0x10>
 8006b9c:	f001 fe48 	bl	8008830 <_fflush_r>
 8006ba0:	68a1      	ldr	r1, [r4, #8]
 8006ba2:	4b09      	ldr	r3, [pc, #36]	@ (8006bc8 <cleanup_stdio+0x38>)
 8006ba4:	4299      	cmp	r1, r3
 8006ba6:	d002      	beq.n	8006bae <cleanup_stdio+0x1e>
 8006ba8:	4620      	mov	r0, r4
 8006baa:	f001 fe41 	bl	8008830 <_fflush_r>
 8006bae:	68e1      	ldr	r1, [r4, #12]
 8006bb0:	4b06      	ldr	r3, [pc, #24]	@ (8006bcc <cleanup_stdio+0x3c>)
 8006bb2:	4299      	cmp	r1, r3
 8006bb4:	d004      	beq.n	8006bc0 <cleanup_stdio+0x30>
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bbc:	f001 be38 	b.w	8008830 <_fflush_r>
 8006bc0:	bd10      	pop	{r4, pc}
 8006bc2:	bf00      	nop
 8006bc4:	200029a0 	.word	0x200029a0
 8006bc8:	20002a08 	.word	0x20002a08
 8006bcc:	20002a70 	.word	0x20002a70

08006bd0 <global_stdio_init.part.0>:
 8006bd0:	b510      	push	{r4, lr}
 8006bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006c00 <global_stdio_init.part.0+0x30>)
 8006bd4:	4c0b      	ldr	r4, [pc, #44]	@ (8006c04 <global_stdio_init.part.0+0x34>)
 8006bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8006c08 <global_stdio_init.part.0+0x38>)
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	4620      	mov	r0, r4
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2104      	movs	r1, #4
 8006be0:	f7ff ff94 	bl	8006b0c <std>
 8006be4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006be8:	2201      	movs	r2, #1
 8006bea:	2109      	movs	r1, #9
 8006bec:	f7ff ff8e 	bl	8006b0c <std>
 8006bf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bf4:	2202      	movs	r2, #2
 8006bf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bfa:	2112      	movs	r1, #18
 8006bfc:	f7ff bf86 	b.w	8006b0c <std>
 8006c00:	20002ad8 	.word	0x20002ad8
 8006c04:	200029a0 	.word	0x200029a0
 8006c08:	08006b79 	.word	0x08006b79

08006c0c <__sfp_lock_acquire>:
 8006c0c:	4801      	ldr	r0, [pc, #4]	@ (8006c14 <__sfp_lock_acquire+0x8>)
 8006c0e:	f000 bd8b 	b.w	8007728 <__retarget_lock_acquire_recursive>
 8006c12:	bf00      	nop
 8006c14:	20002b07 	.word	0x20002b07

08006c18 <__sfp_lock_release>:
 8006c18:	4801      	ldr	r0, [pc, #4]	@ (8006c20 <__sfp_lock_release+0x8>)
 8006c1a:	f000 bd87 	b.w	800772c <__retarget_lock_release_recursive>
 8006c1e:	bf00      	nop
 8006c20:	20002b07 	.word	0x20002b07

08006c24 <__sinit>:
 8006c24:	b510      	push	{r4, lr}
 8006c26:	4604      	mov	r4, r0
 8006c28:	f7ff fff0 	bl	8006c0c <__sfp_lock_acquire>
 8006c2c:	6a23      	ldr	r3, [r4, #32]
 8006c2e:	b11b      	cbz	r3, 8006c38 <__sinit+0x14>
 8006c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c34:	f7ff bff0 	b.w	8006c18 <__sfp_lock_release>
 8006c38:	4b04      	ldr	r3, [pc, #16]	@ (8006c4c <__sinit+0x28>)
 8006c3a:	6223      	str	r3, [r4, #32]
 8006c3c:	4b04      	ldr	r3, [pc, #16]	@ (8006c50 <__sinit+0x2c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1f5      	bne.n	8006c30 <__sinit+0xc>
 8006c44:	f7ff ffc4 	bl	8006bd0 <global_stdio_init.part.0>
 8006c48:	e7f2      	b.n	8006c30 <__sinit+0xc>
 8006c4a:	bf00      	nop
 8006c4c:	08006b91 	.word	0x08006b91
 8006c50:	20002ad8 	.word	0x20002ad8

08006c54 <_fwalk_sglue>:
 8006c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c58:	4607      	mov	r7, r0
 8006c5a:	4688      	mov	r8, r1
 8006c5c:	4614      	mov	r4, r2
 8006c5e:	2600      	movs	r6, #0
 8006c60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c64:	f1b9 0901 	subs.w	r9, r9, #1
 8006c68:	d505      	bpl.n	8006c76 <_fwalk_sglue+0x22>
 8006c6a:	6824      	ldr	r4, [r4, #0]
 8006c6c:	2c00      	cmp	r4, #0
 8006c6e:	d1f7      	bne.n	8006c60 <_fwalk_sglue+0xc>
 8006c70:	4630      	mov	r0, r6
 8006c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c76:	89ab      	ldrh	r3, [r5, #12]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d907      	bls.n	8006c8c <_fwalk_sglue+0x38>
 8006c7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c80:	3301      	adds	r3, #1
 8006c82:	d003      	beq.n	8006c8c <_fwalk_sglue+0x38>
 8006c84:	4629      	mov	r1, r5
 8006c86:	4638      	mov	r0, r7
 8006c88:	47c0      	blx	r8
 8006c8a:	4306      	orrs	r6, r0
 8006c8c:	3568      	adds	r5, #104	@ 0x68
 8006c8e:	e7e9      	b.n	8006c64 <_fwalk_sglue+0x10>

08006c90 <siprintf>:
 8006c90:	b40e      	push	{r1, r2, r3}
 8006c92:	b510      	push	{r4, lr}
 8006c94:	b09d      	sub	sp, #116	@ 0x74
 8006c96:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006c98:	9002      	str	r0, [sp, #8]
 8006c9a:	9006      	str	r0, [sp, #24]
 8006c9c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ca0:	480a      	ldr	r0, [pc, #40]	@ (8006ccc <siprintf+0x3c>)
 8006ca2:	9107      	str	r1, [sp, #28]
 8006ca4:	9104      	str	r1, [sp, #16]
 8006ca6:	490a      	ldr	r1, [pc, #40]	@ (8006cd0 <siprintf+0x40>)
 8006ca8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cac:	9105      	str	r1, [sp, #20]
 8006cae:	2400      	movs	r4, #0
 8006cb0:	a902      	add	r1, sp, #8
 8006cb2:	6800      	ldr	r0, [r0, #0]
 8006cb4:	9301      	str	r3, [sp, #4]
 8006cb6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006cb8:	f000 ff90 	bl	8007bdc <_svfiprintf_r>
 8006cbc:	9b02      	ldr	r3, [sp, #8]
 8006cbe:	701c      	strb	r4, [r3, #0]
 8006cc0:	b01d      	add	sp, #116	@ 0x74
 8006cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cc6:	b003      	add	sp, #12
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20000134 	.word	0x20000134
 8006cd0:	ffff0208 	.word	0xffff0208

08006cd4 <siscanf>:
 8006cd4:	b40e      	push	{r1, r2, r3}
 8006cd6:	b570      	push	{r4, r5, r6, lr}
 8006cd8:	b09d      	sub	sp, #116	@ 0x74
 8006cda:	ac21      	add	r4, sp, #132	@ 0x84
 8006cdc:	2500      	movs	r5, #0
 8006cde:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006ce2:	f854 6b04 	ldr.w	r6, [r4], #4
 8006ce6:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006cea:	951b      	str	r5, [sp, #108]	@ 0x6c
 8006cec:	9002      	str	r0, [sp, #8]
 8006cee:	9006      	str	r0, [sp, #24]
 8006cf0:	f7f9 fa80 	bl	80001f4 <strlen>
 8006cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8006d24 <siscanf+0x50>)
 8006cf6:	9003      	str	r0, [sp, #12]
 8006cf8:	9007      	str	r0, [sp, #28]
 8006cfa:	480b      	ldr	r0, [pc, #44]	@ (8006d28 <siscanf+0x54>)
 8006cfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cfe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d02:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d06:	4632      	mov	r2, r6
 8006d08:	4623      	mov	r3, r4
 8006d0a:	a902      	add	r1, sp, #8
 8006d0c:	6800      	ldr	r0, [r0, #0]
 8006d0e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006d10:	9514      	str	r5, [sp, #80]	@ 0x50
 8006d12:	9401      	str	r4, [sp, #4]
 8006d14:	f001 f8b8 	bl	8007e88 <__ssvfiscanf_r>
 8006d18:	b01d      	add	sp, #116	@ 0x74
 8006d1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006d1e:	b003      	add	sp, #12
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	08006d4f 	.word	0x08006d4f
 8006d28:	20000134 	.word	0x20000134

08006d2c <__sread>:
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	460c      	mov	r4, r1
 8006d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d34:	f000 fca8 	bl	8007688 <_read_r>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	bfab      	itete	ge
 8006d3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d3e:	89a3      	ldrhlt	r3, [r4, #12]
 8006d40:	181b      	addge	r3, r3, r0
 8006d42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006d46:	bfac      	ite	ge
 8006d48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006d4a:	81a3      	strhlt	r3, [r4, #12]
 8006d4c:	bd10      	pop	{r4, pc}

08006d4e <__seofread>:
 8006d4e:	2000      	movs	r0, #0
 8006d50:	4770      	bx	lr

08006d52 <__swrite>:
 8006d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d56:	461f      	mov	r7, r3
 8006d58:	898b      	ldrh	r3, [r1, #12]
 8006d5a:	05db      	lsls	r3, r3, #23
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	460c      	mov	r4, r1
 8006d60:	4616      	mov	r6, r2
 8006d62:	d505      	bpl.n	8006d70 <__swrite+0x1e>
 8006d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d68:	2302      	movs	r3, #2
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f000 fc7a 	bl	8007664 <_lseek_r>
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	4632      	mov	r2, r6
 8006d7e:	463b      	mov	r3, r7
 8006d80:	4628      	mov	r0, r5
 8006d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d86:	f000 bc91 	b.w	80076ac <_write_r>

08006d8a <__sseek>:
 8006d8a:	b510      	push	{r4, lr}
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d92:	f000 fc67 	bl	8007664 <_lseek_r>
 8006d96:	1c43      	adds	r3, r0, #1
 8006d98:	89a3      	ldrh	r3, [r4, #12]
 8006d9a:	bf15      	itete	ne
 8006d9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006da2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006da6:	81a3      	strheq	r3, [r4, #12]
 8006da8:	bf18      	it	ne
 8006daa:	81a3      	strhne	r3, [r4, #12]
 8006dac:	bd10      	pop	{r4, pc}

08006dae <__sclose>:
 8006dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006db2:	f000 bc47 	b.w	8007644 <_close_r>

08006db6 <memset>:
 8006db6:	4402      	add	r2, r0
 8006db8:	4603      	mov	r3, r0
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d100      	bne.n	8006dc0 <memset+0xa>
 8006dbe:	4770      	bx	lr
 8006dc0:	f803 1b01 	strb.w	r1, [r3], #1
 8006dc4:	e7f9      	b.n	8006dba <memset+0x4>

08006dc6 <strchr>:
 8006dc6:	b2c9      	uxtb	r1, r1
 8006dc8:	4603      	mov	r3, r0
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dd0:	b112      	cbz	r2, 8006dd8 <strchr+0x12>
 8006dd2:	428a      	cmp	r2, r1
 8006dd4:	d1f9      	bne.n	8006dca <strchr+0x4>
 8006dd6:	4770      	bx	lr
 8006dd8:	2900      	cmp	r1, #0
 8006dda:	bf18      	it	ne
 8006ddc:	2000      	movne	r0, #0
 8006dde:	4770      	bx	lr

08006de0 <strncmp>:
 8006de0:	b510      	push	{r4, lr}
 8006de2:	b16a      	cbz	r2, 8006e00 <strncmp+0x20>
 8006de4:	3901      	subs	r1, #1
 8006de6:	1884      	adds	r4, r0, r2
 8006de8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d103      	bne.n	8006dfc <strncmp+0x1c>
 8006df4:	42a0      	cmp	r0, r4
 8006df6:	d001      	beq.n	8006dfc <strncmp+0x1c>
 8006df8:	2a00      	cmp	r2, #0
 8006dfa:	d1f5      	bne.n	8006de8 <strncmp+0x8>
 8006dfc:	1ad0      	subs	r0, r2, r3
 8006dfe:	bd10      	pop	{r4, pc}
 8006e00:	4610      	mov	r0, r2
 8006e02:	e7fc      	b.n	8006dfe <strncmp+0x1e>

08006e04 <strncpy>:
 8006e04:	b510      	push	{r4, lr}
 8006e06:	3901      	subs	r1, #1
 8006e08:	4603      	mov	r3, r0
 8006e0a:	b132      	cbz	r2, 8006e1a <strncpy+0x16>
 8006e0c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e10:	f803 4b01 	strb.w	r4, [r3], #1
 8006e14:	3a01      	subs	r2, #1
 8006e16:	2c00      	cmp	r4, #0
 8006e18:	d1f7      	bne.n	8006e0a <strncpy+0x6>
 8006e1a:	441a      	add	r2, r3
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d100      	bne.n	8006e24 <strncpy+0x20>
 8006e22:	bd10      	pop	{r4, pc}
 8006e24:	f803 1b01 	strb.w	r1, [r3], #1
 8006e28:	e7f9      	b.n	8006e1e <strncpy+0x1a>

08006e2a <strstr>:
 8006e2a:	780a      	ldrb	r2, [r1, #0]
 8006e2c:	b570      	push	{r4, r5, r6, lr}
 8006e2e:	b96a      	cbnz	r2, 8006e4c <strstr+0x22>
 8006e30:	bd70      	pop	{r4, r5, r6, pc}
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d109      	bne.n	8006e4a <strstr+0x20>
 8006e36:	460c      	mov	r4, r1
 8006e38:	4605      	mov	r5, r0
 8006e3a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d0f6      	beq.n	8006e30 <strstr+0x6>
 8006e42:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006e46:	429e      	cmp	r6, r3
 8006e48:	d0f7      	beq.n	8006e3a <strstr+0x10>
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	7803      	ldrb	r3, [r0, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1ef      	bne.n	8006e32 <strstr+0x8>
 8006e52:	4618      	mov	r0, r3
 8006e54:	e7ec      	b.n	8006e30 <strstr+0x6>
	...

08006e58 <localtime>:
 8006e58:	b538      	push	{r3, r4, r5, lr}
 8006e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006e88 <localtime+0x30>)
 8006e5c:	681d      	ldr	r5, [r3, #0]
 8006e5e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006e60:	4604      	mov	r4, r0
 8006e62:	b953      	cbnz	r3, 8006e7a <localtime+0x22>
 8006e64:	2024      	movs	r0, #36	@ 0x24
 8006e66:	f000 fd25 	bl	80078b4 <malloc>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	6368      	str	r0, [r5, #52]	@ 0x34
 8006e6e:	b920      	cbnz	r0, 8006e7a <localtime+0x22>
 8006e70:	4b06      	ldr	r3, [pc, #24]	@ (8006e8c <localtime+0x34>)
 8006e72:	4807      	ldr	r0, [pc, #28]	@ (8006e90 <localtime+0x38>)
 8006e74:	2132      	movs	r1, #50	@ 0x32
 8006e76:	f000 fc71 	bl	800775c <__assert_func>
 8006e7a:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e82:	f000 b807 	b.w	8006e94 <localtime_r>
 8006e86:	bf00      	nop
 8006e88:	20000134 	.word	0x20000134
 8006e8c:	0800a5c9 	.word	0x0800a5c9
 8006e90:	0800a5e0 	.word	0x0800a5e0

08006e94 <localtime_r>:
 8006e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e98:	460c      	mov	r4, r1
 8006e9a:	4607      	mov	r7, r0
 8006e9c:	f001 fd90 	bl	80089c0 <__gettzinfo>
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	4605      	mov	r5, r0
 8006ea4:	4638      	mov	r0, r7
 8006ea6:	f001 fd8f 	bl	80089c8 <gmtime_r>
 8006eaa:	6943      	ldr	r3, [r0, #20]
 8006eac:	0799      	lsls	r1, r3, #30
 8006eae:	4604      	mov	r4, r0
 8006eb0:	f203 786c 	addw	r8, r3, #1900	@ 0x76c
 8006eb4:	d106      	bne.n	8006ec4 <localtime_r+0x30>
 8006eb6:	2264      	movs	r2, #100	@ 0x64
 8006eb8:	fb98 f3f2 	sdiv	r3, r8, r2
 8006ebc:	fb02 8313 	mls	r3, r2, r3, r8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d171      	bne.n	8006fa8 <localtime_r+0x114>
 8006ec4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006ec8:	fb98 f3f2 	sdiv	r3, r8, r2
 8006ecc:	fb02 8313 	mls	r3, r2, r3, r8
 8006ed0:	fab3 f383 	clz	r3, r3
 8006ed4:	095b      	lsrs	r3, r3, #5
 8006ed6:	425e      	negs	r6, r3
 8006ed8:	4b64      	ldr	r3, [pc, #400]	@ (800706c <localtime_r+0x1d8>)
 8006eda:	f006 0630 	and.w	r6, r6, #48	@ 0x30
 8006ede:	441e      	add	r6, r3
 8006ee0:	f000 f97c 	bl	80071dc <__tz_lock>
 8006ee4:	f000 f986 	bl	80071f4 <_tzset_unlocked>
 8006ee8:	4b61      	ldr	r3, [pc, #388]	@ (8007070 <localtime_r+0x1dc>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d06a      	beq.n	8006fc6 <localtime_r+0x132>
 8006ef0:	686b      	ldr	r3, [r5, #4]
 8006ef2:	4543      	cmp	r3, r8
 8006ef4:	d15a      	bne.n	8006fac <localtime_r+0x118>
 8006ef6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006efa:	682f      	ldr	r7, [r5, #0]
 8006efc:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8006f00:	2f00      	cmp	r7, #0
 8006f02:	d15b      	bne.n	8006fbc <localtime_r+0x128>
 8006f04:	4282      	cmp	r2, r0
 8006f06:	eb73 0101 	sbcs.w	r1, r3, r1
 8006f0a:	db5e      	blt.n	8006fca <localtime_r+0x136>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	6223      	str	r3, [r4, #32]
 8006f10:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8006f12:	6861      	ldr	r1, [r4, #4]
 8006f14:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8006f18:	fb93 f0f2 	sdiv	r0, r3, r2
 8006f1c:	fb02 3310 	mls	r3, r2, r0, r3
 8006f20:	223c      	movs	r2, #60	@ 0x3c
 8006f22:	fb93 f5f2 	sdiv	r5, r3, r2
 8006f26:	fb02 3215 	mls	r2, r2, r5, r3
 8006f2a:	6823      	ldr	r3, [r4, #0]
 8006f2c:	1a9b      	subs	r3, r3, r2
 8006f2e:	68a2      	ldr	r2, [r4, #8]
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	1b49      	subs	r1, r1, r5
 8006f34:	1a12      	subs	r2, r2, r0
 8006f36:	2b3b      	cmp	r3, #59	@ 0x3b
 8006f38:	6061      	str	r1, [r4, #4]
 8006f3a:	60a2      	str	r2, [r4, #8]
 8006f3c:	dd51      	ble.n	8006fe2 <localtime_r+0x14e>
 8006f3e:	3101      	adds	r1, #1
 8006f40:	6061      	str	r1, [r4, #4]
 8006f42:	3b3c      	subs	r3, #60	@ 0x3c
 8006f44:	6023      	str	r3, [r4, #0]
 8006f46:	6863      	ldr	r3, [r4, #4]
 8006f48:	2b3b      	cmp	r3, #59	@ 0x3b
 8006f4a:	dd50      	ble.n	8006fee <localtime_r+0x15a>
 8006f4c:	3201      	adds	r2, #1
 8006f4e:	60a2      	str	r2, [r4, #8]
 8006f50:	3b3c      	subs	r3, #60	@ 0x3c
 8006f52:	6063      	str	r3, [r4, #4]
 8006f54:	68a3      	ldr	r3, [r4, #8]
 8006f56:	2b17      	cmp	r3, #23
 8006f58:	dd4f      	ble.n	8006ffa <localtime_r+0x166>
 8006f5a:	69e2      	ldr	r2, [r4, #28]
 8006f5c:	3201      	adds	r2, #1
 8006f5e:	61e2      	str	r2, [r4, #28]
 8006f60:	69a2      	ldr	r2, [r4, #24]
 8006f62:	3201      	adds	r2, #1
 8006f64:	2a07      	cmp	r2, #7
 8006f66:	bfa8      	it	ge
 8006f68:	2200      	movge	r2, #0
 8006f6a:	61a2      	str	r2, [r4, #24]
 8006f6c:	68e2      	ldr	r2, [r4, #12]
 8006f6e:	3b18      	subs	r3, #24
 8006f70:	3201      	adds	r2, #1
 8006f72:	60a3      	str	r3, [r4, #8]
 8006f74:	6923      	ldr	r3, [r4, #16]
 8006f76:	60e2      	str	r2, [r4, #12]
 8006f78:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8006f7c:	428a      	cmp	r2, r1
 8006f7e:	dd0e      	ble.n	8006f9e <localtime_r+0x10a>
 8006f80:	2b0b      	cmp	r3, #11
 8006f82:	eba2 0201 	sub.w	r2, r2, r1
 8006f86:	60e2      	str	r2, [r4, #12]
 8006f88:	f103 0201 	add.w	r2, r3, #1
 8006f8c:	bf09      	itett	eq
 8006f8e:	6963      	ldreq	r3, [r4, #20]
 8006f90:	6122      	strne	r2, [r4, #16]
 8006f92:	2200      	moveq	r2, #0
 8006f94:	3301      	addeq	r3, #1
 8006f96:	bf02      	ittt	eq
 8006f98:	6122      	streq	r2, [r4, #16]
 8006f9a:	6163      	streq	r3, [r4, #20]
 8006f9c:	61e2      	streq	r2, [r4, #28]
 8006f9e:	f000 f923 	bl	80071e8 <__tz_unlock>
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e794      	b.n	8006ed6 <localtime_r+0x42>
 8006fac:	4640      	mov	r0, r8
 8006fae:	f000 f861 	bl	8007074 <__tzcalc_limits>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	d19f      	bne.n	8006ef6 <localtime_r+0x62>
 8006fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fba:	e004      	b.n	8006fc6 <localtime_r+0x132>
 8006fbc:	4282      	cmp	r2, r0
 8006fbe:	eb73 0101 	sbcs.w	r1, r3, r1
 8006fc2:	da02      	bge.n	8006fca <localtime_r+0x136>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	6223      	str	r3, [r4, #32]
 8006fc8:	e009      	b.n	8006fde <localtime_r+0x14a>
 8006fca:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 8006fce:	4282      	cmp	r2, r0
 8006fd0:	418b      	sbcs	r3, r1
 8006fd2:	bfb4      	ite	lt
 8006fd4:	2301      	movlt	r3, #1
 8006fd6:	2300      	movge	r3, #0
 8006fd8:	6223      	str	r3, [r4, #32]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d198      	bne.n	8006f10 <localtime_r+0x7c>
 8006fde:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8006fe0:	e797      	b.n	8006f12 <localtime_r+0x7e>
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	daaf      	bge.n	8006f46 <localtime_r+0xb2>
 8006fe6:	3901      	subs	r1, #1
 8006fe8:	6061      	str	r1, [r4, #4]
 8006fea:	333c      	adds	r3, #60	@ 0x3c
 8006fec:	e7aa      	b.n	8006f44 <localtime_r+0xb0>
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	dab0      	bge.n	8006f54 <localtime_r+0xc0>
 8006ff2:	3a01      	subs	r2, #1
 8006ff4:	60a2      	str	r2, [r4, #8]
 8006ff6:	333c      	adds	r3, #60	@ 0x3c
 8006ff8:	e7ab      	b.n	8006f52 <localtime_r+0xbe>
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	dacf      	bge.n	8006f9e <localtime_r+0x10a>
 8006ffe:	69e2      	ldr	r2, [r4, #28]
 8007000:	3a01      	subs	r2, #1
 8007002:	61e2      	str	r2, [r4, #28]
 8007004:	69a2      	ldr	r2, [r4, #24]
 8007006:	3a01      	subs	r2, #1
 8007008:	bf48      	it	mi
 800700a:	2206      	movmi	r2, #6
 800700c:	61a2      	str	r2, [r4, #24]
 800700e:	68e2      	ldr	r2, [r4, #12]
 8007010:	3318      	adds	r3, #24
 8007012:	3a01      	subs	r2, #1
 8007014:	60e2      	str	r2, [r4, #12]
 8007016:	60a3      	str	r3, [r4, #8]
 8007018:	2a00      	cmp	r2, #0
 800701a:	d1c0      	bne.n	8006f9e <localtime_r+0x10a>
 800701c:	6923      	ldr	r3, [r4, #16]
 800701e:	3b01      	subs	r3, #1
 8007020:	d405      	bmi.n	800702e <localtime_r+0x19a>
 8007022:	6123      	str	r3, [r4, #16]
 8007024:	6923      	ldr	r3, [r4, #16]
 8007026:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800702a:	60e3      	str	r3, [r4, #12]
 800702c:	e7b7      	b.n	8006f9e <localtime_r+0x10a>
 800702e:	230b      	movs	r3, #11
 8007030:	6123      	str	r3, [r4, #16]
 8007032:	6963      	ldr	r3, [r4, #20]
 8007034:	1e5a      	subs	r2, r3, #1
 8007036:	6162      	str	r2, [r4, #20]
 8007038:	0792      	lsls	r2, r2, #30
 800703a:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800703e:	d105      	bne.n	800704c <localtime_r+0x1b8>
 8007040:	2164      	movs	r1, #100	@ 0x64
 8007042:	fb93 f2f1 	sdiv	r2, r3, r1
 8007046:	fb01 3212 	mls	r2, r1, r2, r3
 800704a:	b962      	cbnz	r2, 8007066 <localtime_r+0x1d2>
 800704c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8007050:	fb93 f1f2 	sdiv	r1, r3, r2
 8007054:	fb02 3311 	mls	r3, r2, r1, r3
 8007058:	fab3 f383 	clz	r3, r3
 800705c:	095b      	lsrs	r3, r3, #5
 800705e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007062:	61e3      	str	r3, [r4, #28]
 8007064:	e7de      	b.n	8007024 <localtime_r+0x190>
 8007066:	2301      	movs	r3, #1
 8007068:	e7f9      	b.n	800705e <localtime_r+0x1ca>
 800706a:	bf00      	nop
 800706c:	0800a714 	.word	0x0800a714
 8007070:	20002afc 	.word	0x20002afc

08007074 <__tzcalc_limits>:
 8007074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007078:	4604      	mov	r4, r0
 800707a:	f001 fca1 	bl	80089c0 <__gettzinfo>
 800707e:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 8007082:	429c      	cmp	r4, r3
 8007084:	f340 80a3 	ble.w	80071ce <__tzcalc_limits+0x15a>
 8007088:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 800708c:	1865      	adds	r5, r4, r1
 800708e:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8007092:	f240 126d 	movw	r2, #365	@ 0x16d
 8007096:	10ad      	asrs	r5, r5, #2
 8007098:	fb02 5503 	mla	r5, r2, r3, r5
 800709c:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 80070a0:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 80070a4:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 80070a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80070ac:	441d      	add	r5, r3
 80070ae:	19a3      	adds	r3, r4, r6
 80070b0:	4e48      	ldr	r6, [pc, #288]	@ (80071d4 <__tzcalc_limits+0x160>)
 80070b2:	6044      	str	r4, [r0, #4]
 80070b4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80070b8:	4601      	mov	r1, r0
 80070ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80070be:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 80070c2:	441d      	add	r5, r3
 80070c4:	7a0b      	ldrb	r3, [r1, #8]
 80070c6:	f8d1 c014 	ldr.w	ip, [r1, #20]
 80070ca:	2b4a      	cmp	r3, #74	@ 0x4a
 80070cc:	d138      	bne.n	8007140 <__tzcalc_limits+0xcc>
 80070ce:	07a2      	lsls	r2, r4, #30
 80070d0:	eb05 030c 	add.w	r3, r5, ip
 80070d4:	d106      	bne.n	80070e4 <__tzcalc_limits+0x70>
 80070d6:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 80070da:	fb94 f2fe 	sdiv	r2, r4, lr
 80070de:	fb0e 4212 	mls	r2, lr, r2, r4
 80070e2:	b932      	cbnz	r2, 80070f2 <__tzcalc_limits+0x7e>
 80070e4:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 80070e8:	fb94 f2fe 	sdiv	r2, r4, lr
 80070ec:	fb0e 4212 	mls	r2, lr, r2, r4
 80070f0:	bb1a      	cbnz	r2, 800713a <__tzcalc_limits+0xc6>
 80070f2:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 80070f6:	bfd4      	ite	le
 80070f8:	f04f 0c00 	movle.w	ip, #0
 80070fc:	f04f 0c01 	movgt.w	ip, #1
 8007100:	4463      	add	r3, ip
 8007102:	3b01      	subs	r3, #1
 8007104:	698a      	ldr	r2, [r1, #24]
 8007106:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 800710a:	fbc3 2c06 	smlal	r2, ip, r3, r6
 800710e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8007110:	18d2      	adds	r2, r2, r3
 8007112:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 8007116:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800711a:	3128      	adds	r1, #40	@ 0x28
 800711c:	428f      	cmp	r7, r1
 800711e:	d1d1      	bne.n	80070c4 <__tzcalc_limits+0x50>
 8007120:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 8007124:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 8007128:	428c      	cmp	r4, r1
 800712a:	4193      	sbcs	r3, r2
 800712c:	bfb4      	ite	lt
 800712e:	2301      	movlt	r3, #1
 8007130:	2300      	movge	r3, #0
 8007132:	6003      	str	r3, [r0, #0]
 8007134:	2001      	movs	r0, #1
 8007136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800713a:	f04f 0c00 	mov.w	ip, #0
 800713e:	e7df      	b.n	8007100 <__tzcalc_limits+0x8c>
 8007140:	2b44      	cmp	r3, #68	@ 0x44
 8007142:	d102      	bne.n	800714a <__tzcalc_limits+0xd6>
 8007144:	eb05 030c 	add.w	r3, r5, ip
 8007148:	e7dc      	b.n	8007104 <__tzcalc_limits+0x90>
 800714a:	07a3      	lsls	r3, r4, #30
 800714c:	d105      	bne.n	800715a <__tzcalc_limits+0xe6>
 800714e:	2264      	movs	r2, #100	@ 0x64
 8007150:	fb94 f3f2 	sdiv	r3, r4, r2
 8007154:	fb02 4313 	mls	r3, r2, r3, r4
 8007158:	bb93      	cbnz	r3, 80071c0 <__tzcalc_limits+0x14c>
 800715a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800715e:	fb94 f3f2 	sdiv	r3, r4, r2
 8007162:	fb02 4313 	mls	r3, r2, r3, r4
 8007166:	fab3 f383 	clz	r3, r3
 800716a:	095b      	lsrs	r3, r3, #5
 800716c:	f8df e068 	ldr.w	lr, [pc, #104]	@ 80071d8 <__tzcalc_limits+0x164>
 8007170:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8007174:	425b      	negs	r3, r3
 8007176:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800717a:	462a      	mov	r2, r5
 800717c:	f04f 0800 	mov.w	r8, #0
 8007180:	4473      	add	r3, lr
 8007182:	f108 0801 	add.w	r8, r8, #1
 8007186:	45c1      	cmp	r9, r8
 8007188:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 800718c:	dc1a      	bgt.n	80071c4 <__tzcalc_limits+0x150>
 800718e:	f102 0804 	add.w	r8, r2, #4
 8007192:	2307      	movs	r3, #7
 8007194:	fb98 f3f3 	sdiv	r3, r8, r3
 8007198:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800719c:	eba8 0303 	sub.w	r3, r8, r3
 80071a0:	ebbc 0c03 	subs.w	ip, ip, r3
 80071a4:	690b      	ldr	r3, [r1, #16]
 80071a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80071aa:	bf48      	it	mi
 80071ac:	f10c 0c07 	addmi.w	ip, ip, #7
 80071b0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80071b4:	449c      	add	ip, r3
 80071b6:	45f4      	cmp	ip, lr
 80071b8:	da06      	bge.n	80071c8 <__tzcalc_limits+0x154>
 80071ba:	eb02 030c 	add.w	r3, r2, ip
 80071be:	e7a1      	b.n	8007104 <__tzcalc_limits+0x90>
 80071c0:	2301      	movs	r3, #1
 80071c2:	e7d3      	b.n	800716c <__tzcalc_limits+0xf8>
 80071c4:	4472      	add	r2, lr
 80071c6:	e7dc      	b.n	8007182 <__tzcalc_limits+0x10e>
 80071c8:	f1ac 0c07 	sub.w	ip, ip, #7
 80071cc:	e7f3      	b.n	80071b6 <__tzcalc_limits+0x142>
 80071ce:	2000      	movs	r0, #0
 80071d0:	e7b1      	b.n	8007136 <__tzcalc_limits+0xc2>
 80071d2:	bf00      	nop
 80071d4:	00015180 	.word	0x00015180
 80071d8:	0800a710 	.word	0x0800a710

080071dc <__tz_lock>:
 80071dc:	4801      	ldr	r0, [pc, #4]	@ (80071e4 <__tz_lock+0x8>)
 80071de:	f000 baa2 	b.w	8007726 <__retarget_lock_acquire>
 80071e2:	bf00      	nop
 80071e4:	20002b04 	.word	0x20002b04

080071e8 <__tz_unlock>:
 80071e8:	4801      	ldr	r0, [pc, #4]	@ (80071f0 <__tz_unlock+0x8>)
 80071ea:	f000 ba9e 	b.w	800772a <__retarget_lock_release>
 80071ee:	bf00      	nop
 80071f0:	20002b04 	.word	0x20002b04

080071f4 <_tzset_unlocked>:
 80071f4:	4b01      	ldr	r3, [pc, #4]	@ (80071fc <_tzset_unlocked+0x8>)
 80071f6:	6818      	ldr	r0, [r3, #0]
 80071f8:	f000 b802 	b.w	8007200 <_tzset_unlocked_r>
 80071fc:	20000134 	.word	0x20000134

08007200 <_tzset_unlocked_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	b08d      	sub	sp, #52	@ 0x34
 8007206:	4607      	mov	r7, r0
 8007208:	f001 fbda 	bl	80089c0 <__gettzinfo>
 800720c:	49bc      	ldr	r1, [pc, #752]	@ (8007500 <_tzset_unlocked_r+0x300>)
 800720e:	4dbd      	ldr	r5, [pc, #756]	@ (8007504 <_tzset_unlocked_r+0x304>)
 8007210:	4604      	mov	r4, r0
 8007212:	4638      	mov	r0, r7
 8007214:	f000 fb46 	bl	80078a4 <_getenv_r>
 8007218:	4606      	mov	r6, r0
 800721a:	bb10      	cbnz	r0, 8007262 <_tzset_unlocked_r+0x62>
 800721c:	4bba      	ldr	r3, [pc, #744]	@ (8007508 <_tzset_unlocked_r+0x308>)
 800721e:	4abb      	ldr	r2, [pc, #748]	@ (800750c <_tzset_unlocked_r+0x30c>)
 8007220:	6018      	str	r0, [r3, #0]
 8007222:	4bbb      	ldr	r3, [pc, #748]	@ (8007510 <_tzset_unlocked_r+0x310>)
 8007224:	62a0      	str	r0, [r4, #40]	@ 0x28
 8007226:	6018      	str	r0, [r3, #0]
 8007228:	4bba      	ldr	r3, [pc, #744]	@ (8007514 <_tzset_unlocked_r+0x314>)
 800722a:	6520      	str	r0, [r4, #80]	@ 0x50
 800722c:	e9c3 2200 	strd	r2, r2, [r3]
 8007230:	214a      	movs	r1, #74	@ 0x4a
 8007232:	2200      	movs	r2, #0
 8007234:	2300      	movs	r3, #0
 8007236:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800723a:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800723e:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 8007242:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 8007246:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800724a:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800724e:	6828      	ldr	r0, [r5, #0]
 8007250:	7221      	strb	r1, [r4, #8]
 8007252:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 8007256:	f000 fb35 	bl	80078c4 <free>
 800725a:	602e      	str	r6, [r5, #0]
 800725c:	b00d      	add	sp, #52	@ 0x34
 800725e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007262:	6829      	ldr	r1, [r5, #0]
 8007264:	2900      	cmp	r1, #0
 8007266:	f040 808e 	bne.w	8007386 <_tzset_unlocked_r+0x186>
 800726a:	6828      	ldr	r0, [r5, #0]
 800726c:	f000 fb2a 	bl	80078c4 <free>
 8007270:	4630      	mov	r0, r6
 8007272:	f7f8 ffbf 	bl	80001f4 <strlen>
 8007276:	1c41      	adds	r1, r0, #1
 8007278:	4638      	mov	r0, r7
 800727a:	f000 fb4d 	bl	8007918 <_malloc_r>
 800727e:	6028      	str	r0, [r5, #0]
 8007280:	2800      	cmp	r0, #0
 8007282:	f040 8086 	bne.w	8007392 <_tzset_unlocked_r+0x192>
 8007286:	4aa2      	ldr	r2, [pc, #648]	@ (8007510 <_tzset_unlocked_r+0x310>)
 8007288:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 8007514 <_tzset_unlocked_r+0x314>
 800728c:	f8df a278 	ldr.w	sl, [pc, #632]	@ 8007508 <_tzset_unlocked_r+0x308>
 8007290:	2300      	movs	r3, #0
 8007292:	6013      	str	r3, [r2, #0]
 8007294:	4aa0      	ldr	r2, [pc, #640]	@ (8007518 <_tzset_unlocked_r+0x318>)
 8007296:	f8ca 3000 	str.w	r3, [sl]
 800729a:	2000      	movs	r0, #0
 800729c:	2100      	movs	r1, #0
 800729e:	e9c8 2200 	strd	r2, r2, [r8]
 80072a2:	e9c4 3303 	strd	r3, r3, [r4, #12]
 80072a6:	e9c4 3305 	strd	r3, r3, [r4, #20]
 80072aa:	e9c4 0108 	strd	r0, r1, [r4, #32]
 80072ae:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 80072b2:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 80072b6:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 80072ba:	224a      	movs	r2, #74	@ 0x4a
 80072bc:	7222      	strb	r2, [r4, #8]
 80072be:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072c0:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 80072c4:	6523      	str	r3, [r4, #80]	@ 0x50
 80072c6:	7833      	ldrb	r3, [r6, #0]
 80072c8:	2b3a      	cmp	r3, #58	@ 0x3a
 80072ca:	bf08      	it	eq
 80072cc:	3601      	addeq	r6, #1
 80072ce:	7833      	ldrb	r3, [r6, #0]
 80072d0:	2b3c      	cmp	r3, #60	@ 0x3c
 80072d2:	d162      	bne.n	800739a <_tzset_unlocked_r+0x19a>
 80072d4:	1c75      	adds	r5, r6, #1
 80072d6:	4a91      	ldr	r2, [pc, #580]	@ (800751c <_tzset_unlocked_r+0x31c>)
 80072d8:	4991      	ldr	r1, [pc, #580]	@ (8007520 <_tzset_unlocked_r+0x320>)
 80072da:	ab0a      	add	r3, sp, #40	@ 0x28
 80072dc:	4628      	mov	r0, r5
 80072de:	f7ff fcf9 	bl	8006cd4 <siscanf>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	ddba      	ble.n	800725c <_tzset_unlocked_r+0x5c>
 80072e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072e8:	1eda      	subs	r2, r3, #3
 80072ea:	2a07      	cmp	r2, #7
 80072ec:	d8b6      	bhi.n	800725c <_tzset_unlocked_r+0x5c>
 80072ee:	5ceb      	ldrb	r3, [r5, r3]
 80072f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80072f2:	d1b3      	bne.n	800725c <_tzset_unlocked_r+0x5c>
 80072f4:	3602      	adds	r6, #2
 80072f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072f8:	18f5      	adds	r5, r6, r3
 80072fa:	5cf3      	ldrb	r3, [r6, r3]
 80072fc:	2b2d      	cmp	r3, #45	@ 0x2d
 80072fe:	d15a      	bne.n	80073b6 <_tzset_unlocked_r+0x1b6>
 8007300:	3501      	adds	r5, #1
 8007302:	f04f 39ff 	mov.w	r9, #4294967295
 8007306:	2300      	movs	r3, #0
 8007308:	f8ad 301e 	strh.w	r3, [sp, #30]
 800730c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8007310:	af08      	add	r7, sp, #32
 8007312:	ab0a      	add	r3, sp, #40	@ 0x28
 8007314:	e9cd 3701 	strd	r3, r7, [sp, #4]
 8007318:	9303      	str	r3, [sp, #12]
 800731a:	f10d 031e 	add.w	r3, sp, #30
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	4980      	ldr	r1, [pc, #512]	@ (8007524 <_tzset_unlocked_r+0x324>)
 8007322:	ab0a      	add	r3, sp, #40	@ 0x28
 8007324:	aa07      	add	r2, sp, #28
 8007326:	4628      	mov	r0, r5
 8007328:	f7ff fcd4 	bl	8006cd4 <siscanf>
 800732c:	2800      	cmp	r0, #0
 800732e:	dd95      	ble.n	800725c <_tzset_unlocked_r+0x5c>
 8007330:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8007334:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 8007338:	223c      	movs	r2, #60	@ 0x3c
 800733a:	fb02 6603 	mla	r6, r2, r3, r6
 800733e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8007342:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8007346:	fb02 6603 	mla	r6, r2, r3, r6
 800734a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800734c:	fb09 f606 	mul.w	r6, r9, r6
 8007350:	eb05 0903 	add.w	r9, r5, r3
 8007354:	5ceb      	ldrb	r3, [r5, r3]
 8007356:	2b3c      	cmp	r3, #60	@ 0x3c
 8007358:	f040 80ee 	bne.w	8007538 <_tzset_unlocked_r+0x338>
 800735c:	f109 0501 	add.w	r5, r9, #1
 8007360:	4a71      	ldr	r2, [pc, #452]	@ (8007528 <_tzset_unlocked_r+0x328>)
 8007362:	496f      	ldr	r1, [pc, #444]	@ (8007520 <_tzset_unlocked_r+0x320>)
 8007364:	ab0a      	add	r3, sp, #40	@ 0x28
 8007366:	4628      	mov	r0, r5
 8007368:	f7ff fcb4 	bl	8006cd4 <siscanf>
 800736c:	2800      	cmp	r0, #0
 800736e:	dc28      	bgt.n	80073c2 <_tzset_unlocked_r+0x1c2>
 8007370:	f899 3001 	ldrb.w	r3, [r9, #1]
 8007374:	2b3e      	cmp	r3, #62	@ 0x3e
 8007376:	d124      	bne.n	80073c2 <_tzset_unlocked_r+0x1c2>
 8007378:	4b68      	ldr	r3, [pc, #416]	@ (800751c <_tzset_unlocked_r+0x31c>)
 800737a:	62a6      	str	r6, [r4, #40]	@ 0x28
 800737c:	e9c8 3300 	strd	r3, r3, [r8]
 8007380:	f8ca 6000 	str.w	r6, [sl]
 8007384:	e76a      	b.n	800725c <_tzset_unlocked_r+0x5c>
 8007386:	f7f8 ff2b 	bl	80001e0 <strcmp>
 800738a:	2800      	cmp	r0, #0
 800738c:	f47f af6d 	bne.w	800726a <_tzset_unlocked_r+0x6a>
 8007390:	e764      	b.n	800725c <_tzset_unlocked_r+0x5c>
 8007392:	4631      	mov	r1, r6
 8007394:	f000 f9cb 	bl	800772e <strcpy>
 8007398:	e775      	b.n	8007286 <_tzset_unlocked_r+0x86>
 800739a:	4a60      	ldr	r2, [pc, #384]	@ (800751c <_tzset_unlocked_r+0x31c>)
 800739c:	4963      	ldr	r1, [pc, #396]	@ (800752c <_tzset_unlocked_r+0x32c>)
 800739e:	ab0a      	add	r3, sp, #40	@ 0x28
 80073a0:	4630      	mov	r0, r6
 80073a2:	f7ff fc97 	bl	8006cd4 <siscanf>
 80073a6:	2800      	cmp	r0, #0
 80073a8:	f77f af58 	ble.w	800725c <_tzset_unlocked_r+0x5c>
 80073ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ae:	3b03      	subs	r3, #3
 80073b0:	2b07      	cmp	r3, #7
 80073b2:	d9a0      	bls.n	80072f6 <_tzset_unlocked_r+0xf6>
 80073b4:	e752      	b.n	800725c <_tzset_unlocked_r+0x5c>
 80073b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80073b8:	bf08      	it	eq
 80073ba:	3501      	addeq	r5, #1
 80073bc:	f04f 0901 	mov.w	r9, #1
 80073c0:	e7a1      	b.n	8007306 <_tzset_unlocked_r+0x106>
 80073c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073c4:	1eda      	subs	r2, r3, #3
 80073c6:	2a07      	cmp	r2, #7
 80073c8:	f63f af48 	bhi.w	800725c <_tzset_unlocked_r+0x5c>
 80073cc:	5ceb      	ldrb	r3, [r5, r3]
 80073ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80073d0:	f47f af44 	bne.w	800725c <_tzset_unlocked_r+0x5c>
 80073d4:	f109 0902 	add.w	r9, r9, #2
 80073d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073da:	eb09 0503 	add.w	r5, r9, r3
 80073de:	f819 3003 	ldrb.w	r3, [r9, r3]
 80073e2:	2b2d      	cmp	r3, #45	@ 0x2d
 80073e4:	f040 80b7 	bne.w	8007556 <_tzset_unlocked_r+0x356>
 80073e8:	3501      	adds	r5, #1
 80073ea:	f04f 39ff 	mov.w	r9, #4294967295
 80073ee:	2300      	movs	r3, #0
 80073f0:	f8ad 301c 	strh.w	r3, [sp, #28]
 80073f4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80073f8:	f8ad 3020 	strh.w	r3, [sp, #32]
 80073fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80073fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8007400:	e9cd 7302 	strd	r7, r3, [sp, #8]
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	f10d 031e 	add.w	r3, sp, #30
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	4945      	ldr	r1, [pc, #276]	@ (8007524 <_tzset_unlocked_r+0x324>)
 800740e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007410:	aa07      	add	r2, sp, #28
 8007412:	4628      	mov	r0, r5
 8007414:	f7ff fc5e 	bl	8006cd4 <siscanf>
 8007418:	2800      	cmp	r0, #0
 800741a:	f300 80a2 	bgt.w	8007562 <_tzset_unlocked_r+0x362>
 800741e:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007426:	4627      	mov	r7, r4
 8007428:	441d      	add	r5, r3
 800742a:	f04f 0b00 	mov.w	fp, #0
 800742e:	782b      	ldrb	r3, [r5, #0]
 8007430:	2b2c      	cmp	r3, #44	@ 0x2c
 8007432:	bf08      	it	eq
 8007434:	3501      	addeq	r5, #1
 8007436:	f895 9000 	ldrb.w	r9, [r5]
 800743a:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800743e:	f040 80a3 	bne.w	8007588 <_tzset_unlocked_r+0x388>
 8007442:	ab0a      	add	r3, sp, #40	@ 0x28
 8007444:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 8007448:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800744c:	aa09      	add	r2, sp, #36	@ 0x24
 800744e:	9200      	str	r2, [sp, #0]
 8007450:	4937      	ldr	r1, [pc, #220]	@ (8007530 <_tzset_unlocked_r+0x330>)
 8007452:	9303      	str	r3, [sp, #12]
 8007454:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 8007458:	4628      	mov	r0, r5
 800745a:	f7ff fc3b 	bl	8006cd4 <siscanf>
 800745e:	2803      	cmp	r0, #3
 8007460:	f47f aefc 	bne.w	800725c <_tzset_unlocked_r+0x5c>
 8007464:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 8007468:	1e4b      	subs	r3, r1, #1
 800746a:	2b0b      	cmp	r3, #11
 800746c:	f63f aef6 	bhi.w	800725c <_tzset_unlocked_r+0x5c>
 8007470:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 8007474:	1e53      	subs	r3, r2, #1
 8007476:	2b04      	cmp	r3, #4
 8007478:	f63f aef0 	bhi.w	800725c <_tzset_unlocked_r+0x5c>
 800747c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8007480:	2b06      	cmp	r3, #6
 8007482:	f63f aeeb 	bhi.w	800725c <_tzset_unlocked_r+0x5c>
 8007486:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800748a:	f887 9008 	strb.w	r9, [r7, #8]
 800748e:	617b      	str	r3, [r7, #20]
 8007490:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007492:	eb05 0903 	add.w	r9, r5, r3
 8007496:	2500      	movs	r5, #0
 8007498:	f04f 0302 	mov.w	r3, #2
 800749c:	f8ad 301c 	strh.w	r3, [sp, #28]
 80074a0:	f8ad 501e 	strh.w	r5, [sp, #30]
 80074a4:	f8ad 5020 	strh.w	r5, [sp, #32]
 80074a8:	950a      	str	r5, [sp, #40]	@ 0x28
 80074aa:	f899 3000 	ldrb.w	r3, [r9]
 80074ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80074b0:	f040 8096 	bne.w	80075e0 <_tzset_unlocked_r+0x3e0>
 80074b4:	ab0a      	add	r3, sp, #40	@ 0x28
 80074b6:	aa08      	add	r2, sp, #32
 80074b8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80074bc:	f10d 021e 	add.w	r2, sp, #30
 80074c0:	9200      	str	r2, [sp, #0]
 80074c2:	491c      	ldr	r1, [pc, #112]	@ (8007534 <_tzset_unlocked_r+0x334>)
 80074c4:	9303      	str	r3, [sp, #12]
 80074c6:	aa07      	add	r2, sp, #28
 80074c8:	4648      	mov	r0, r9
 80074ca:	f7ff fc03 	bl	8006cd4 <siscanf>
 80074ce:	42a8      	cmp	r0, r5
 80074d0:	f300 8086 	bgt.w	80075e0 <_tzset_unlocked_r+0x3e0>
 80074d4:	214a      	movs	r1, #74	@ 0x4a
 80074d6:	2200      	movs	r2, #0
 80074d8:	2300      	movs	r3, #0
 80074da:	e9c4 5503 	strd	r5, r5, [r4, #12]
 80074de:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80074e2:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80074e6:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 80074ea:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 80074ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 80074f2:	7221      	strb	r1, [r4, #8]
 80074f4:	62a5      	str	r5, [r4, #40]	@ 0x28
 80074f6:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 80074fa:	6525      	str	r5, [r4, #80]	@ 0x50
 80074fc:	e6ae      	b.n	800725c <_tzset_unlocked_r+0x5c>
 80074fe:	bf00      	nop
 8007500:	0800a639 	.word	0x0800a639
 8007504:	20002adc 	.word	0x20002adc
 8007508:	20002af8 	.word	0x20002af8
 800750c:	0800a63c 	.word	0x0800a63c
 8007510:	20002afc 	.word	0x20002afc
 8007514:	2000012c 	.word	0x2000012c
 8007518:	0800a6c2 	.word	0x0800a6c2
 800751c:	20002aec 	.word	0x20002aec
 8007520:	0800a640 	.word	0x0800a640
 8007524:	0800a675 	.word	0x0800a675
 8007528:	20002ae0 	.word	0x20002ae0
 800752c:	0800a653 	.word	0x0800a653
 8007530:	0800a661 	.word	0x0800a661
 8007534:	0800a674 	.word	0x0800a674
 8007538:	4a3e      	ldr	r2, [pc, #248]	@ (8007634 <_tzset_unlocked_r+0x434>)
 800753a:	493f      	ldr	r1, [pc, #252]	@ (8007638 <_tzset_unlocked_r+0x438>)
 800753c:	ab0a      	add	r3, sp, #40	@ 0x28
 800753e:	4648      	mov	r0, r9
 8007540:	f7ff fbc8 	bl	8006cd4 <siscanf>
 8007544:	2800      	cmp	r0, #0
 8007546:	f77f af17 	ble.w	8007378 <_tzset_unlocked_r+0x178>
 800754a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800754c:	3b03      	subs	r3, #3
 800754e:	2b07      	cmp	r3, #7
 8007550:	f67f af42 	bls.w	80073d8 <_tzset_unlocked_r+0x1d8>
 8007554:	e682      	b.n	800725c <_tzset_unlocked_r+0x5c>
 8007556:	2b2b      	cmp	r3, #43	@ 0x2b
 8007558:	bf08      	it	eq
 800755a:	3501      	addeq	r5, #1
 800755c:	f04f 0901 	mov.w	r9, #1
 8007560:	e745      	b.n	80073ee <_tzset_unlocked_r+0x1ee>
 8007562:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8007566:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800756a:	213c      	movs	r1, #60	@ 0x3c
 800756c:	fb01 3302 	mla	r3, r1, r2, r3
 8007570:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8007574:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8007578:	fb01 3302 	mla	r3, r1, r2, r3
 800757c:	fb09 f303 	mul.w	r3, r9, r3
 8007580:	e74f      	b.n	8007422 <_tzset_unlocked_r+0x222>
 8007582:	f04f 0b01 	mov.w	fp, #1
 8007586:	e752      	b.n	800742e <_tzset_unlocked_r+0x22e>
 8007588:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800758c:	bf06      	itte	eq
 800758e:	3501      	addeq	r5, #1
 8007590:	464b      	moveq	r3, r9
 8007592:	2344      	movne	r3, #68	@ 0x44
 8007594:	220a      	movs	r2, #10
 8007596:	a90b      	add	r1, sp, #44	@ 0x2c
 8007598:	4628      	mov	r0, r5
 800759a:	9305      	str	r3, [sp, #20]
 800759c:	f000 fab8 	bl	8007b10 <strtoul>
 80075a0:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 80075a4:	9b05      	ldr	r3, [sp, #20]
 80075a6:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 80075aa:	45a9      	cmp	r9, r5
 80075ac:	d114      	bne.n	80075d8 <_tzset_unlocked_r+0x3d8>
 80075ae:	234d      	movs	r3, #77	@ 0x4d
 80075b0:	f1bb 0f00 	cmp.w	fp, #0
 80075b4:	d107      	bne.n	80075c6 <_tzset_unlocked_r+0x3c6>
 80075b6:	7223      	strb	r3, [r4, #8]
 80075b8:	2103      	movs	r1, #3
 80075ba:	2302      	movs	r3, #2
 80075bc:	e9c4 1303 	strd	r1, r3, [r4, #12]
 80075c0:	f8c4 b014 	str.w	fp, [r4, #20]
 80075c4:	e767      	b.n	8007496 <_tzset_unlocked_r+0x296>
 80075c6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 80075ca:	220b      	movs	r2, #11
 80075cc:	2301      	movs	r3, #1
 80075ce:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 80075d2:	2300      	movs	r3, #0
 80075d4:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80075d6:	e75e      	b.n	8007496 <_tzset_unlocked_r+0x296>
 80075d8:	b280      	uxth	r0, r0
 80075da:	723b      	strb	r3, [r7, #8]
 80075dc:	6178      	str	r0, [r7, #20]
 80075de:	e75a      	b.n	8007496 <_tzset_unlocked_r+0x296>
 80075e0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80075e4:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80075e8:	213c      	movs	r1, #60	@ 0x3c
 80075ea:	fb01 3302 	mla	r3, r1, r2, r3
 80075ee:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80075f2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80075f6:	fb01 3302 	mla	r3, r1, r2, r3
 80075fa:	61bb      	str	r3, [r7, #24]
 80075fc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80075fe:	3728      	adds	r7, #40	@ 0x28
 8007600:	444d      	add	r5, r9
 8007602:	f1bb 0f00 	cmp.w	fp, #0
 8007606:	d0bc      	beq.n	8007582 <_tzset_unlocked_r+0x382>
 8007608:	9b04      	ldr	r3, [sp, #16]
 800760a:	6523      	str	r3, [r4, #80]	@ 0x50
 800760c:	4b0b      	ldr	r3, [pc, #44]	@ (800763c <_tzset_unlocked_r+0x43c>)
 800760e:	f8c8 3000 	str.w	r3, [r8]
 8007612:	6860      	ldr	r0, [r4, #4]
 8007614:	4b07      	ldr	r3, [pc, #28]	@ (8007634 <_tzset_unlocked_r+0x434>)
 8007616:	62a6      	str	r6, [r4, #40]	@ 0x28
 8007618:	f8c8 3004 	str.w	r3, [r8, #4]
 800761c:	f7ff fd2a 	bl	8007074 <__tzcalc_limits>
 8007620:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8007622:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8007624:	f8ca 2000 	str.w	r2, [sl]
 8007628:	1a9b      	subs	r3, r3, r2
 800762a:	4a05      	ldr	r2, [pc, #20]	@ (8007640 <_tzset_unlocked_r+0x440>)
 800762c:	bf18      	it	ne
 800762e:	2301      	movne	r3, #1
 8007630:	6013      	str	r3, [r2, #0]
 8007632:	e613      	b.n	800725c <_tzset_unlocked_r+0x5c>
 8007634:	20002ae0 	.word	0x20002ae0
 8007638:	0800a653 	.word	0x0800a653
 800763c:	20002aec 	.word	0x20002aec
 8007640:	20002afc 	.word	0x20002afc

08007644 <_close_r>:
 8007644:	b538      	push	{r3, r4, r5, lr}
 8007646:	4d06      	ldr	r5, [pc, #24]	@ (8007660 <_close_r+0x1c>)
 8007648:	2300      	movs	r3, #0
 800764a:	4604      	mov	r4, r0
 800764c:	4608      	mov	r0, r1
 800764e:	602b      	str	r3, [r5, #0]
 8007650:	f7fb fd46 	bl	80030e0 <_close>
 8007654:	1c43      	adds	r3, r0, #1
 8007656:	d102      	bne.n	800765e <_close_r+0x1a>
 8007658:	682b      	ldr	r3, [r5, #0]
 800765a:	b103      	cbz	r3, 800765e <_close_r+0x1a>
 800765c:	6023      	str	r3, [r4, #0]
 800765e:	bd38      	pop	{r3, r4, r5, pc}
 8007660:	20002b00 	.word	0x20002b00

08007664 <_lseek_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	4d07      	ldr	r5, [pc, #28]	@ (8007684 <_lseek_r+0x20>)
 8007668:	4604      	mov	r4, r0
 800766a:	4608      	mov	r0, r1
 800766c:	4611      	mov	r1, r2
 800766e:	2200      	movs	r2, #0
 8007670:	602a      	str	r2, [r5, #0]
 8007672:	461a      	mov	r2, r3
 8007674:	f7fb fd5b 	bl	800312e <_lseek>
 8007678:	1c43      	adds	r3, r0, #1
 800767a:	d102      	bne.n	8007682 <_lseek_r+0x1e>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	b103      	cbz	r3, 8007682 <_lseek_r+0x1e>
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	20002b00 	.word	0x20002b00

08007688 <_read_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4d07      	ldr	r5, [pc, #28]	@ (80076a8 <_read_r+0x20>)
 800768c:	4604      	mov	r4, r0
 800768e:	4608      	mov	r0, r1
 8007690:	4611      	mov	r1, r2
 8007692:	2200      	movs	r2, #0
 8007694:	602a      	str	r2, [r5, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	f7fb fd05 	bl	80030a6 <_read>
 800769c:	1c43      	adds	r3, r0, #1
 800769e:	d102      	bne.n	80076a6 <_read_r+0x1e>
 80076a0:	682b      	ldr	r3, [r5, #0]
 80076a2:	b103      	cbz	r3, 80076a6 <_read_r+0x1e>
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	bd38      	pop	{r3, r4, r5, pc}
 80076a8:	20002b00 	.word	0x20002b00

080076ac <_write_r>:
 80076ac:	b538      	push	{r3, r4, r5, lr}
 80076ae:	4d07      	ldr	r5, [pc, #28]	@ (80076cc <_write_r+0x20>)
 80076b0:	4604      	mov	r4, r0
 80076b2:	4608      	mov	r0, r1
 80076b4:	4611      	mov	r1, r2
 80076b6:	2200      	movs	r2, #0
 80076b8:	602a      	str	r2, [r5, #0]
 80076ba:	461a      	mov	r2, r3
 80076bc:	f7fb f976 	bl	80029ac <_write>
 80076c0:	1c43      	adds	r3, r0, #1
 80076c2:	d102      	bne.n	80076ca <_write_r+0x1e>
 80076c4:	682b      	ldr	r3, [r5, #0]
 80076c6:	b103      	cbz	r3, 80076ca <_write_r+0x1e>
 80076c8:	6023      	str	r3, [r4, #0]
 80076ca:	bd38      	pop	{r3, r4, r5, pc}
 80076cc:	20002b00 	.word	0x20002b00

080076d0 <__errno>:
 80076d0:	4b01      	ldr	r3, [pc, #4]	@ (80076d8 <__errno+0x8>)
 80076d2:	6818      	ldr	r0, [r3, #0]
 80076d4:	4770      	bx	lr
 80076d6:	bf00      	nop
 80076d8:	20000134 	.word	0x20000134

080076dc <__libc_init_array>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	4d0d      	ldr	r5, [pc, #52]	@ (8007714 <__libc_init_array+0x38>)
 80076e0:	4c0d      	ldr	r4, [pc, #52]	@ (8007718 <__libc_init_array+0x3c>)
 80076e2:	1b64      	subs	r4, r4, r5
 80076e4:	10a4      	asrs	r4, r4, #2
 80076e6:	2600      	movs	r6, #0
 80076e8:	42a6      	cmp	r6, r4
 80076ea:	d109      	bne.n	8007700 <__libc_init_array+0x24>
 80076ec:	4d0b      	ldr	r5, [pc, #44]	@ (800771c <__libc_init_array+0x40>)
 80076ee:	4c0c      	ldr	r4, [pc, #48]	@ (8007720 <__libc_init_array+0x44>)
 80076f0:	f001 fd08 	bl	8009104 <_init>
 80076f4:	1b64      	subs	r4, r4, r5
 80076f6:	10a4      	asrs	r4, r4, #2
 80076f8:	2600      	movs	r6, #0
 80076fa:	42a6      	cmp	r6, r4
 80076fc:	d105      	bne.n	800770a <__libc_init_array+0x2e>
 80076fe:	bd70      	pop	{r4, r5, r6, pc}
 8007700:	f855 3b04 	ldr.w	r3, [r5], #4
 8007704:	4798      	blx	r3
 8007706:	3601      	adds	r6, #1
 8007708:	e7ee      	b.n	80076e8 <__libc_init_array+0xc>
 800770a:	f855 3b04 	ldr.w	r3, [r5], #4
 800770e:	4798      	blx	r3
 8007710:	3601      	adds	r6, #1
 8007712:	e7f2      	b.n	80076fa <__libc_init_array+0x1e>
 8007714:	0800a77c 	.word	0x0800a77c
 8007718:	0800a77c 	.word	0x0800a77c
 800771c:	0800a77c 	.word	0x0800a77c
 8007720:	0800a780 	.word	0x0800a780

08007724 <__retarget_lock_init_recursive>:
 8007724:	4770      	bx	lr

08007726 <__retarget_lock_acquire>:
 8007726:	4770      	bx	lr

08007728 <__retarget_lock_acquire_recursive>:
 8007728:	4770      	bx	lr

0800772a <__retarget_lock_release>:
 800772a:	4770      	bx	lr

0800772c <__retarget_lock_release_recursive>:
 800772c:	4770      	bx	lr

0800772e <strcpy>:
 800772e:	4603      	mov	r3, r0
 8007730:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007734:	f803 2b01 	strb.w	r2, [r3], #1
 8007738:	2a00      	cmp	r2, #0
 800773a:	d1f9      	bne.n	8007730 <strcpy+0x2>
 800773c:	4770      	bx	lr

0800773e <memcpy>:
 800773e:	440a      	add	r2, r1
 8007740:	4291      	cmp	r1, r2
 8007742:	f100 33ff 	add.w	r3, r0, #4294967295
 8007746:	d100      	bne.n	800774a <memcpy+0xc>
 8007748:	4770      	bx	lr
 800774a:	b510      	push	{r4, lr}
 800774c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007750:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007754:	4291      	cmp	r1, r2
 8007756:	d1f9      	bne.n	800774c <memcpy+0xe>
 8007758:	bd10      	pop	{r4, pc}
	...

0800775c <__assert_func>:
 800775c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800775e:	4614      	mov	r4, r2
 8007760:	461a      	mov	r2, r3
 8007762:	4b09      	ldr	r3, [pc, #36]	@ (8007788 <__assert_func+0x2c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4605      	mov	r5, r0
 8007768:	68d8      	ldr	r0, [r3, #12]
 800776a:	b14c      	cbz	r4, 8007780 <__assert_func+0x24>
 800776c:	4b07      	ldr	r3, [pc, #28]	@ (800778c <__assert_func+0x30>)
 800776e:	9100      	str	r1, [sp, #0]
 8007770:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007774:	4906      	ldr	r1, [pc, #24]	@ (8007790 <__assert_func+0x34>)
 8007776:	462b      	mov	r3, r5
 8007778:	f001 f882 	bl	8008880 <fiprintf>
 800777c:	f001 f9da 	bl	8008b34 <abort>
 8007780:	4b04      	ldr	r3, [pc, #16]	@ (8007794 <__assert_func+0x38>)
 8007782:	461c      	mov	r4, r3
 8007784:	e7f3      	b.n	800776e <__assert_func+0x12>
 8007786:	bf00      	nop
 8007788:	20000134 	.word	0x20000134
 800778c:	0800a687 	.word	0x0800a687
 8007790:	0800a694 	.word	0x0800a694
 8007794:	0800a6c2 	.word	0x0800a6c2

08007798 <_free_r>:
 8007798:	b538      	push	{r3, r4, r5, lr}
 800779a:	4605      	mov	r5, r0
 800779c:	2900      	cmp	r1, #0
 800779e:	d041      	beq.n	8007824 <_free_r+0x8c>
 80077a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077a4:	1f0c      	subs	r4, r1, #4
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	bfb8      	it	lt
 80077aa:	18e4      	addlt	r4, r4, r3
 80077ac:	f000 f934 	bl	8007a18 <__malloc_lock>
 80077b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007828 <_free_r+0x90>)
 80077b2:	6813      	ldr	r3, [r2, #0]
 80077b4:	b933      	cbnz	r3, 80077c4 <_free_r+0x2c>
 80077b6:	6063      	str	r3, [r4, #4]
 80077b8:	6014      	str	r4, [r2, #0]
 80077ba:	4628      	mov	r0, r5
 80077bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077c0:	f000 b930 	b.w	8007a24 <__malloc_unlock>
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	d908      	bls.n	80077da <_free_r+0x42>
 80077c8:	6820      	ldr	r0, [r4, #0]
 80077ca:	1821      	adds	r1, r4, r0
 80077cc:	428b      	cmp	r3, r1
 80077ce:	bf01      	itttt	eq
 80077d0:	6819      	ldreq	r1, [r3, #0]
 80077d2:	685b      	ldreq	r3, [r3, #4]
 80077d4:	1809      	addeq	r1, r1, r0
 80077d6:	6021      	streq	r1, [r4, #0]
 80077d8:	e7ed      	b.n	80077b6 <_free_r+0x1e>
 80077da:	461a      	mov	r2, r3
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	b10b      	cbz	r3, 80077e4 <_free_r+0x4c>
 80077e0:	42a3      	cmp	r3, r4
 80077e2:	d9fa      	bls.n	80077da <_free_r+0x42>
 80077e4:	6811      	ldr	r1, [r2, #0]
 80077e6:	1850      	adds	r0, r2, r1
 80077e8:	42a0      	cmp	r0, r4
 80077ea:	d10b      	bne.n	8007804 <_free_r+0x6c>
 80077ec:	6820      	ldr	r0, [r4, #0]
 80077ee:	4401      	add	r1, r0
 80077f0:	1850      	adds	r0, r2, r1
 80077f2:	4283      	cmp	r3, r0
 80077f4:	6011      	str	r1, [r2, #0]
 80077f6:	d1e0      	bne.n	80077ba <_free_r+0x22>
 80077f8:	6818      	ldr	r0, [r3, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	6053      	str	r3, [r2, #4]
 80077fe:	4408      	add	r0, r1
 8007800:	6010      	str	r0, [r2, #0]
 8007802:	e7da      	b.n	80077ba <_free_r+0x22>
 8007804:	d902      	bls.n	800780c <_free_r+0x74>
 8007806:	230c      	movs	r3, #12
 8007808:	602b      	str	r3, [r5, #0]
 800780a:	e7d6      	b.n	80077ba <_free_r+0x22>
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	1821      	adds	r1, r4, r0
 8007810:	428b      	cmp	r3, r1
 8007812:	bf04      	itt	eq
 8007814:	6819      	ldreq	r1, [r3, #0]
 8007816:	685b      	ldreq	r3, [r3, #4]
 8007818:	6063      	str	r3, [r4, #4]
 800781a:	bf04      	itt	eq
 800781c:	1809      	addeq	r1, r1, r0
 800781e:	6021      	streq	r1, [r4, #0]
 8007820:	6054      	str	r4, [r2, #4]
 8007822:	e7ca      	b.n	80077ba <_free_r+0x22>
 8007824:	bd38      	pop	{r3, r4, r5, pc}
 8007826:	bf00      	nop
 8007828:	20002b0c 	.word	0x20002b0c

0800782c <_findenv_r>:
 800782c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007830:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80078a0 <_findenv_r+0x74>
 8007834:	4606      	mov	r6, r0
 8007836:	4689      	mov	r9, r1
 8007838:	4617      	mov	r7, r2
 800783a:	f001 f983 	bl	8008b44 <__env_lock>
 800783e:	f8da 4000 	ldr.w	r4, [sl]
 8007842:	b134      	cbz	r4, 8007852 <_findenv_r+0x26>
 8007844:	464b      	mov	r3, r9
 8007846:	4698      	mov	r8, r3
 8007848:	f813 2b01 	ldrb.w	r2, [r3], #1
 800784c:	b13a      	cbz	r2, 800785e <_findenv_r+0x32>
 800784e:	2a3d      	cmp	r2, #61	@ 0x3d
 8007850:	d1f9      	bne.n	8007846 <_findenv_r+0x1a>
 8007852:	4630      	mov	r0, r6
 8007854:	f001 f97c 	bl	8008b50 <__env_unlock>
 8007858:	2000      	movs	r0, #0
 800785a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785e:	eba8 0809 	sub.w	r8, r8, r9
 8007862:	46a3      	mov	fp, r4
 8007864:	f854 0b04 	ldr.w	r0, [r4], #4
 8007868:	2800      	cmp	r0, #0
 800786a:	d0f2      	beq.n	8007852 <_findenv_r+0x26>
 800786c:	4642      	mov	r2, r8
 800786e:	4649      	mov	r1, r9
 8007870:	f7ff fab6 	bl	8006de0 <strncmp>
 8007874:	2800      	cmp	r0, #0
 8007876:	d1f4      	bne.n	8007862 <_findenv_r+0x36>
 8007878:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800787c:	eb03 0508 	add.w	r5, r3, r8
 8007880:	f813 3008 	ldrb.w	r3, [r3, r8]
 8007884:	2b3d      	cmp	r3, #61	@ 0x3d
 8007886:	d1ec      	bne.n	8007862 <_findenv_r+0x36>
 8007888:	f8da 3000 	ldr.w	r3, [sl]
 800788c:	ebab 0303 	sub.w	r3, fp, r3
 8007890:	109b      	asrs	r3, r3, #2
 8007892:	4630      	mov	r0, r6
 8007894:	603b      	str	r3, [r7, #0]
 8007896:	f001 f95b 	bl	8008b50 <__env_unlock>
 800789a:	1c68      	adds	r0, r5, #1
 800789c:	e7dd      	b.n	800785a <_findenv_r+0x2e>
 800789e:	bf00      	nop
 80078a0:	20000110 	.word	0x20000110

080078a4 <_getenv_r>:
 80078a4:	b507      	push	{r0, r1, r2, lr}
 80078a6:	aa01      	add	r2, sp, #4
 80078a8:	f7ff ffc0 	bl	800782c <_findenv_r>
 80078ac:	b003      	add	sp, #12
 80078ae:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080078b4 <malloc>:
 80078b4:	4b02      	ldr	r3, [pc, #8]	@ (80078c0 <malloc+0xc>)
 80078b6:	4601      	mov	r1, r0
 80078b8:	6818      	ldr	r0, [r3, #0]
 80078ba:	f000 b82d 	b.w	8007918 <_malloc_r>
 80078be:	bf00      	nop
 80078c0:	20000134 	.word	0x20000134

080078c4 <free>:
 80078c4:	4b02      	ldr	r3, [pc, #8]	@ (80078d0 <free+0xc>)
 80078c6:	4601      	mov	r1, r0
 80078c8:	6818      	ldr	r0, [r3, #0]
 80078ca:	f7ff bf65 	b.w	8007798 <_free_r>
 80078ce:	bf00      	nop
 80078d0:	20000134 	.word	0x20000134

080078d4 <sbrk_aligned>:
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	4e0f      	ldr	r6, [pc, #60]	@ (8007914 <sbrk_aligned+0x40>)
 80078d8:	460c      	mov	r4, r1
 80078da:	6831      	ldr	r1, [r6, #0]
 80078dc:	4605      	mov	r5, r0
 80078de:	b911      	cbnz	r1, 80078e6 <sbrk_aligned+0x12>
 80078e0:	f001 f918 	bl	8008b14 <_sbrk_r>
 80078e4:	6030      	str	r0, [r6, #0]
 80078e6:	4621      	mov	r1, r4
 80078e8:	4628      	mov	r0, r5
 80078ea:	f001 f913 	bl	8008b14 <_sbrk_r>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d103      	bne.n	80078fa <sbrk_aligned+0x26>
 80078f2:	f04f 34ff 	mov.w	r4, #4294967295
 80078f6:	4620      	mov	r0, r4
 80078f8:	bd70      	pop	{r4, r5, r6, pc}
 80078fa:	1cc4      	adds	r4, r0, #3
 80078fc:	f024 0403 	bic.w	r4, r4, #3
 8007900:	42a0      	cmp	r0, r4
 8007902:	d0f8      	beq.n	80078f6 <sbrk_aligned+0x22>
 8007904:	1a21      	subs	r1, r4, r0
 8007906:	4628      	mov	r0, r5
 8007908:	f001 f904 	bl	8008b14 <_sbrk_r>
 800790c:	3001      	adds	r0, #1
 800790e:	d1f2      	bne.n	80078f6 <sbrk_aligned+0x22>
 8007910:	e7ef      	b.n	80078f2 <sbrk_aligned+0x1e>
 8007912:	bf00      	nop
 8007914:	20002b08 	.word	0x20002b08

08007918 <_malloc_r>:
 8007918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800791c:	1ccd      	adds	r5, r1, #3
 800791e:	f025 0503 	bic.w	r5, r5, #3
 8007922:	3508      	adds	r5, #8
 8007924:	2d0c      	cmp	r5, #12
 8007926:	bf38      	it	cc
 8007928:	250c      	movcc	r5, #12
 800792a:	2d00      	cmp	r5, #0
 800792c:	4606      	mov	r6, r0
 800792e:	db01      	blt.n	8007934 <_malloc_r+0x1c>
 8007930:	42a9      	cmp	r1, r5
 8007932:	d904      	bls.n	800793e <_malloc_r+0x26>
 8007934:	230c      	movs	r3, #12
 8007936:	6033      	str	r3, [r6, #0]
 8007938:	2000      	movs	r0, #0
 800793a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800793e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a14 <_malloc_r+0xfc>
 8007942:	f000 f869 	bl	8007a18 <__malloc_lock>
 8007946:	f8d8 3000 	ldr.w	r3, [r8]
 800794a:	461c      	mov	r4, r3
 800794c:	bb44      	cbnz	r4, 80079a0 <_malloc_r+0x88>
 800794e:	4629      	mov	r1, r5
 8007950:	4630      	mov	r0, r6
 8007952:	f7ff ffbf 	bl	80078d4 <sbrk_aligned>
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	4604      	mov	r4, r0
 800795a:	d158      	bne.n	8007a0e <_malloc_r+0xf6>
 800795c:	f8d8 4000 	ldr.w	r4, [r8]
 8007960:	4627      	mov	r7, r4
 8007962:	2f00      	cmp	r7, #0
 8007964:	d143      	bne.n	80079ee <_malloc_r+0xd6>
 8007966:	2c00      	cmp	r4, #0
 8007968:	d04b      	beq.n	8007a02 <_malloc_r+0xea>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	4639      	mov	r1, r7
 800796e:	4630      	mov	r0, r6
 8007970:	eb04 0903 	add.w	r9, r4, r3
 8007974:	f001 f8ce 	bl	8008b14 <_sbrk_r>
 8007978:	4581      	cmp	r9, r0
 800797a:	d142      	bne.n	8007a02 <_malloc_r+0xea>
 800797c:	6821      	ldr	r1, [r4, #0]
 800797e:	1a6d      	subs	r5, r5, r1
 8007980:	4629      	mov	r1, r5
 8007982:	4630      	mov	r0, r6
 8007984:	f7ff ffa6 	bl	80078d4 <sbrk_aligned>
 8007988:	3001      	adds	r0, #1
 800798a:	d03a      	beq.n	8007a02 <_malloc_r+0xea>
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	442b      	add	r3, r5
 8007990:	6023      	str	r3, [r4, #0]
 8007992:	f8d8 3000 	ldr.w	r3, [r8]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	bb62      	cbnz	r2, 80079f4 <_malloc_r+0xdc>
 800799a:	f8c8 7000 	str.w	r7, [r8]
 800799e:	e00f      	b.n	80079c0 <_malloc_r+0xa8>
 80079a0:	6822      	ldr	r2, [r4, #0]
 80079a2:	1b52      	subs	r2, r2, r5
 80079a4:	d420      	bmi.n	80079e8 <_malloc_r+0xd0>
 80079a6:	2a0b      	cmp	r2, #11
 80079a8:	d917      	bls.n	80079da <_malloc_r+0xc2>
 80079aa:	1961      	adds	r1, r4, r5
 80079ac:	42a3      	cmp	r3, r4
 80079ae:	6025      	str	r5, [r4, #0]
 80079b0:	bf18      	it	ne
 80079b2:	6059      	strne	r1, [r3, #4]
 80079b4:	6863      	ldr	r3, [r4, #4]
 80079b6:	bf08      	it	eq
 80079b8:	f8c8 1000 	streq.w	r1, [r8]
 80079bc:	5162      	str	r2, [r4, r5]
 80079be:	604b      	str	r3, [r1, #4]
 80079c0:	4630      	mov	r0, r6
 80079c2:	f000 f82f 	bl	8007a24 <__malloc_unlock>
 80079c6:	f104 000b 	add.w	r0, r4, #11
 80079ca:	1d23      	adds	r3, r4, #4
 80079cc:	f020 0007 	bic.w	r0, r0, #7
 80079d0:	1ac2      	subs	r2, r0, r3
 80079d2:	bf1c      	itt	ne
 80079d4:	1a1b      	subne	r3, r3, r0
 80079d6:	50a3      	strne	r3, [r4, r2]
 80079d8:	e7af      	b.n	800793a <_malloc_r+0x22>
 80079da:	6862      	ldr	r2, [r4, #4]
 80079dc:	42a3      	cmp	r3, r4
 80079de:	bf0c      	ite	eq
 80079e0:	f8c8 2000 	streq.w	r2, [r8]
 80079e4:	605a      	strne	r2, [r3, #4]
 80079e6:	e7eb      	b.n	80079c0 <_malloc_r+0xa8>
 80079e8:	4623      	mov	r3, r4
 80079ea:	6864      	ldr	r4, [r4, #4]
 80079ec:	e7ae      	b.n	800794c <_malloc_r+0x34>
 80079ee:	463c      	mov	r4, r7
 80079f0:	687f      	ldr	r7, [r7, #4]
 80079f2:	e7b6      	b.n	8007962 <_malloc_r+0x4a>
 80079f4:	461a      	mov	r2, r3
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	42a3      	cmp	r3, r4
 80079fa:	d1fb      	bne.n	80079f4 <_malloc_r+0xdc>
 80079fc:	2300      	movs	r3, #0
 80079fe:	6053      	str	r3, [r2, #4]
 8007a00:	e7de      	b.n	80079c0 <_malloc_r+0xa8>
 8007a02:	230c      	movs	r3, #12
 8007a04:	6033      	str	r3, [r6, #0]
 8007a06:	4630      	mov	r0, r6
 8007a08:	f000 f80c 	bl	8007a24 <__malloc_unlock>
 8007a0c:	e794      	b.n	8007938 <_malloc_r+0x20>
 8007a0e:	6005      	str	r5, [r0, #0]
 8007a10:	e7d6      	b.n	80079c0 <_malloc_r+0xa8>
 8007a12:	bf00      	nop
 8007a14:	20002b0c 	.word	0x20002b0c

08007a18 <__malloc_lock>:
 8007a18:	4801      	ldr	r0, [pc, #4]	@ (8007a20 <__malloc_lock+0x8>)
 8007a1a:	f7ff be85 	b.w	8007728 <__retarget_lock_acquire_recursive>
 8007a1e:	bf00      	nop
 8007a20:	20002b06 	.word	0x20002b06

08007a24 <__malloc_unlock>:
 8007a24:	4801      	ldr	r0, [pc, #4]	@ (8007a2c <__malloc_unlock+0x8>)
 8007a26:	f7ff be81 	b.w	800772c <__retarget_lock_release_recursive>
 8007a2a:	bf00      	nop
 8007a2c:	20002b06 	.word	0x20002b06

08007a30 <_strtoul_l.isra.0>:
 8007a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a34:	4e34      	ldr	r6, [pc, #208]	@ (8007b08 <_strtoul_l.isra.0+0xd8>)
 8007a36:	4686      	mov	lr, r0
 8007a38:	460d      	mov	r5, r1
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a40:	5d37      	ldrb	r7, [r6, r4]
 8007a42:	f017 0708 	ands.w	r7, r7, #8
 8007a46:	d1f8      	bne.n	8007a3a <_strtoul_l.isra.0+0xa>
 8007a48:	2c2d      	cmp	r4, #45	@ 0x2d
 8007a4a:	d110      	bne.n	8007a6e <_strtoul_l.isra.0+0x3e>
 8007a4c:	782c      	ldrb	r4, [r5, #0]
 8007a4e:	2701      	movs	r7, #1
 8007a50:	1c85      	adds	r5, r0, #2
 8007a52:	f033 0010 	bics.w	r0, r3, #16
 8007a56:	d115      	bne.n	8007a84 <_strtoul_l.isra.0+0x54>
 8007a58:	2c30      	cmp	r4, #48	@ 0x30
 8007a5a:	d10d      	bne.n	8007a78 <_strtoul_l.isra.0+0x48>
 8007a5c:	7828      	ldrb	r0, [r5, #0]
 8007a5e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007a62:	2858      	cmp	r0, #88	@ 0x58
 8007a64:	d108      	bne.n	8007a78 <_strtoul_l.isra.0+0x48>
 8007a66:	786c      	ldrb	r4, [r5, #1]
 8007a68:	3502      	adds	r5, #2
 8007a6a:	2310      	movs	r3, #16
 8007a6c:	e00a      	b.n	8007a84 <_strtoul_l.isra.0+0x54>
 8007a6e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007a70:	bf04      	itt	eq
 8007a72:	782c      	ldrbeq	r4, [r5, #0]
 8007a74:	1c85      	addeq	r5, r0, #2
 8007a76:	e7ec      	b.n	8007a52 <_strtoul_l.isra.0+0x22>
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1f6      	bne.n	8007a6a <_strtoul_l.isra.0+0x3a>
 8007a7c:	2c30      	cmp	r4, #48	@ 0x30
 8007a7e:	bf14      	ite	ne
 8007a80:	230a      	movne	r3, #10
 8007a82:	2308      	moveq	r3, #8
 8007a84:	f04f 38ff 	mov.w	r8, #4294967295
 8007a88:	2600      	movs	r6, #0
 8007a8a:	fbb8 f8f3 	udiv	r8, r8, r3
 8007a8e:	fb03 f908 	mul.w	r9, r3, r8
 8007a92:	ea6f 0909 	mvn.w	r9, r9
 8007a96:	4630      	mov	r0, r6
 8007a98:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007a9c:	f1bc 0f09 	cmp.w	ip, #9
 8007aa0:	d810      	bhi.n	8007ac4 <_strtoul_l.isra.0+0x94>
 8007aa2:	4664      	mov	r4, ip
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	dd1e      	ble.n	8007ae6 <_strtoul_l.isra.0+0xb6>
 8007aa8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007aac:	d007      	beq.n	8007abe <_strtoul_l.isra.0+0x8e>
 8007aae:	4580      	cmp	r8, r0
 8007ab0:	d316      	bcc.n	8007ae0 <_strtoul_l.isra.0+0xb0>
 8007ab2:	d101      	bne.n	8007ab8 <_strtoul_l.isra.0+0x88>
 8007ab4:	45a1      	cmp	r9, r4
 8007ab6:	db13      	blt.n	8007ae0 <_strtoul_l.isra.0+0xb0>
 8007ab8:	fb00 4003 	mla	r0, r0, r3, r4
 8007abc:	2601      	movs	r6, #1
 8007abe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ac2:	e7e9      	b.n	8007a98 <_strtoul_l.isra.0+0x68>
 8007ac4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007ac8:	f1bc 0f19 	cmp.w	ip, #25
 8007acc:	d801      	bhi.n	8007ad2 <_strtoul_l.isra.0+0xa2>
 8007ace:	3c37      	subs	r4, #55	@ 0x37
 8007ad0:	e7e8      	b.n	8007aa4 <_strtoul_l.isra.0+0x74>
 8007ad2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007ad6:	f1bc 0f19 	cmp.w	ip, #25
 8007ada:	d804      	bhi.n	8007ae6 <_strtoul_l.isra.0+0xb6>
 8007adc:	3c57      	subs	r4, #87	@ 0x57
 8007ade:	e7e1      	b.n	8007aa4 <_strtoul_l.isra.0+0x74>
 8007ae0:	f04f 36ff 	mov.w	r6, #4294967295
 8007ae4:	e7eb      	b.n	8007abe <_strtoul_l.isra.0+0x8e>
 8007ae6:	1c73      	adds	r3, r6, #1
 8007ae8:	d106      	bne.n	8007af8 <_strtoul_l.isra.0+0xc8>
 8007aea:	2322      	movs	r3, #34	@ 0x22
 8007aec:	f8ce 3000 	str.w	r3, [lr]
 8007af0:	4630      	mov	r0, r6
 8007af2:	b932      	cbnz	r2, 8007b02 <_strtoul_l.isra.0+0xd2>
 8007af4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007af8:	b107      	cbz	r7, 8007afc <_strtoul_l.isra.0+0xcc>
 8007afa:	4240      	negs	r0, r0
 8007afc:	2a00      	cmp	r2, #0
 8007afe:	d0f9      	beq.n	8007af4 <_strtoul_l.isra.0+0xc4>
 8007b00:	b106      	cbz	r6, 8007b04 <_strtoul_l.isra.0+0xd4>
 8007b02:	1e69      	subs	r1, r5, #1
 8007b04:	6011      	str	r1, [r2, #0]
 8007b06:	e7f5      	b.n	8007af4 <_strtoul_l.isra.0+0xc4>
 8007b08:	0800a4c9 	.word	0x0800a4c9

08007b0c <_strtoul_r>:
 8007b0c:	f7ff bf90 	b.w	8007a30 <_strtoul_l.isra.0>

08007b10 <strtoul>:
 8007b10:	4613      	mov	r3, r2
 8007b12:	460a      	mov	r2, r1
 8007b14:	4601      	mov	r1, r0
 8007b16:	4802      	ldr	r0, [pc, #8]	@ (8007b20 <strtoul+0x10>)
 8007b18:	6800      	ldr	r0, [r0, #0]
 8007b1a:	f7ff bf89 	b.w	8007a30 <_strtoul_l.isra.0>
 8007b1e:	bf00      	nop
 8007b20:	20000134 	.word	0x20000134

08007b24 <__ssputs_r>:
 8007b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b28:	688e      	ldr	r6, [r1, #8]
 8007b2a:	461f      	mov	r7, r3
 8007b2c:	42be      	cmp	r6, r7
 8007b2e:	680b      	ldr	r3, [r1, #0]
 8007b30:	4682      	mov	sl, r0
 8007b32:	460c      	mov	r4, r1
 8007b34:	4690      	mov	r8, r2
 8007b36:	d82d      	bhi.n	8007b94 <__ssputs_r+0x70>
 8007b38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b40:	d026      	beq.n	8007b90 <__ssputs_r+0x6c>
 8007b42:	6965      	ldr	r5, [r4, #20]
 8007b44:	6909      	ldr	r1, [r1, #16]
 8007b46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b4a:	eba3 0901 	sub.w	r9, r3, r1
 8007b4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b52:	1c7b      	adds	r3, r7, #1
 8007b54:	444b      	add	r3, r9
 8007b56:	106d      	asrs	r5, r5, #1
 8007b58:	429d      	cmp	r5, r3
 8007b5a:	bf38      	it	cc
 8007b5c:	461d      	movcc	r5, r3
 8007b5e:	0553      	lsls	r3, r2, #21
 8007b60:	d527      	bpl.n	8007bb2 <__ssputs_r+0x8e>
 8007b62:	4629      	mov	r1, r5
 8007b64:	f7ff fed8 	bl	8007918 <_malloc_r>
 8007b68:	4606      	mov	r6, r0
 8007b6a:	b360      	cbz	r0, 8007bc6 <__ssputs_r+0xa2>
 8007b6c:	6921      	ldr	r1, [r4, #16]
 8007b6e:	464a      	mov	r2, r9
 8007b70:	f7ff fde5 	bl	800773e <memcpy>
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b7e:	81a3      	strh	r3, [r4, #12]
 8007b80:	6126      	str	r6, [r4, #16]
 8007b82:	6165      	str	r5, [r4, #20]
 8007b84:	444e      	add	r6, r9
 8007b86:	eba5 0509 	sub.w	r5, r5, r9
 8007b8a:	6026      	str	r6, [r4, #0]
 8007b8c:	60a5      	str	r5, [r4, #8]
 8007b8e:	463e      	mov	r6, r7
 8007b90:	42be      	cmp	r6, r7
 8007b92:	d900      	bls.n	8007b96 <__ssputs_r+0x72>
 8007b94:	463e      	mov	r6, r7
 8007b96:	6820      	ldr	r0, [r4, #0]
 8007b98:	4632      	mov	r2, r6
 8007b9a:	4641      	mov	r1, r8
 8007b9c:	f000 fef5 	bl	800898a <memmove>
 8007ba0:	68a3      	ldr	r3, [r4, #8]
 8007ba2:	1b9b      	subs	r3, r3, r6
 8007ba4:	60a3      	str	r3, [r4, #8]
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	4433      	add	r3, r6
 8007baa:	6023      	str	r3, [r4, #0]
 8007bac:	2000      	movs	r0, #0
 8007bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bb2:	462a      	mov	r2, r5
 8007bb4:	f000 ffd2 	bl	8008b5c <_realloc_r>
 8007bb8:	4606      	mov	r6, r0
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	d1e0      	bne.n	8007b80 <__ssputs_r+0x5c>
 8007bbe:	6921      	ldr	r1, [r4, #16]
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	f7ff fde9 	bl	8007798 <_free_r>
 8007bc6:	230c      	movs	r3, #12
 8007bc8:	f8ca 3000 	str.w	r3, [sl]
 8007bcc:	89a3      	ldrh	r3, [r4, #12]
 8007bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bd2:	81a3      	strh	r3, [r4, #12]
 8007bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd8:	e7e9      	b.n	8007bae <__ssputs_r+0x8a>
	...

08007bdc <_svfiprintf_r>:
 8007bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be0:	4698      	mov	r8, r3
 8007be2:	898b      	ldrh	r3, [r1, #12]
 8007be4:	061b      	lsls	r3, r3, #24
 8007be6:	b09d      	sub	sp, #116	@ 0x74
 8007be8:	4607      	mov	r7, r0
 8007bea:	460d      	mov	r5, r1
 8007bec:	4614      	mov	r4, r2
 8007bee:	d510      	bpl.n	8007c12 <_svfiprintf_r+0x36>
 8007bf0:	690b      	ldr	r3, [r1, #16]
 8007bf2:	b973      	cbnz	r3, 8007c12 <_svfiprintf_r+0x36>
 8007bf4:	2140      	movs	r1, #64	@ 0x40
 8007bf6:	f7ff fe8f 	bl	8007918 <_malloc_r>
 8007bfa:	6028      	str	r0, [r5, #0]
 8007bfc:	6128      	str	r0, [r5, #16]
 8007bfe:	b930      	cbnz	r0, 8007c0e <_svfiprintf_r+0x32>
 8007c00:	230c      	movs	r3, #12
 8007c02:	603b      	str	r3, [r7, #0]
 8007c04:	f04f 30ff 	mov.w	r0, #4294967295
 8007c08:	b01d      	add	sp, #116	@ 0x74
 8007c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c0e:	2340      	movs	r3, #64	@ 0x40
 8007c10:	616b      	str	r3, [r5, #20]
 8007c12:	2300      	movs	r3, #0
 8007c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c16:	2320      	movs	r3, #32
 8007c18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c20:	2330      	movs	r3, #48	@ 0x30
 8007c22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007dc0 <_svfiprintf_r+0x1e4>
 8007c26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c2a:	f04f 0901 	mov.w	r9, #1
 8007c2e:	4623      	mov	r3, r4
 8007c30:	469a      	mov	sl, r3
 8007c32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c36:	b10a      	cbz	r2, 8007c3c <_svfiprintf_r+0x60>
 8007c38:	2a25      	cmp	r2, #37	@ 0x25
 8007c3a:	d1f9      	bne.n	8007c30 <_svfiprintf_r+0x54>
 8007c3c:	ebba 0b04 	subs.w	fp, sl, r4
 8007c40:	d00b      	beq.n	8007c5a <_svfiprintf_r+0x7e>
 8007c42:	465b      	mov	r3, fp
 8007c44:	4622      	mov	r2, r4
 8007c46:	4629      	mov	r1, r5
 8007c48:	4638      	mov	r0, r7
 8007c4a:	f7ff ff6b 	bl	8007b24 <__ssputs_r>
 8007c4e:	3001      	adds	r0, #1
 8007c50:	f000 80a7 	beq.w	8007da2 <_svfiprintf_r+0x1c6>
 8007c54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c56:	445a      	add	r2, fp
 8007c58:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	f000 809f 	beq.w	8007da2 <_svfiprintf_r+0x1c6>
 8007c64:	2300      	movs	r3, #0
 8007c66:	f04f 32ff 	mov.w	r2, #4294967295
 8007c6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c6e:	f10a 0a01 	add.w	sl, sl, #1
 8007c72:	9304      	str	r3, [sp, #16]
 8007c74:	9307      	str	r3, [sp, #28]
 8007c76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c7c:	4654      	mov	r4, sl
 8007c7e:	2205      	movs	r2, #5
 8007c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c84:	484e      	ldr	r0, [pc, #312]	@ (8007dc0 <_svfiprintf_r+0x1e4>)
 8007c86:	f7f8 fac3 	bl	8000210 <memchr>
 8007c8a:	9a04      	ldr	r2, [sp, #16]
 8007c8c:	b9d8      	cbnz	r0, 8007cc6 <_svfiprintf_r+0xea>
 8007c8e:	06d0      	lsls	r0, r2, #27
 8007c90:	bf44      	itt	mi
 8007c92:	2320      	movmi	r3, #32
 8007c94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c98:	0711      	lsls	r1, r2, #28
 8007c9a:	bf44      	itt	mi
 8007c9c:	232b      	movmi	r3, #43	@ 0x2b
 8007c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ca2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ca6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ca8:	d015      	beq.n	8007cd6 <_svfiprintf_r+0xfa>
 8007caa:	9a07      	ldr	r2, [sp, #28]
 8007cac:	4654      	mov	r4, sl
 8007cae:	2000      	movs	r0, #0
 8007cb0:	f04f 0c0a 	mov.w	ip, #10
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cba:	3b30      	subs	r3, #48	@ 0x30
 8007cbc:	2b09      	cmp	r3, #9
 8007cbe:	d94b      	bls.n	8007d58 <_svfiprintf_r+0x17c>
 8007cc0:	b1b0      	cbz	r0, 8007cf0 <_svfiprintf_r+0x114>
 8007cc2:	9207      	str	r2, [sp, #28]
 8007cc4:	e014      	b.n	8007cf0 <_svfiprintf_r+0x114>
 8007cc6:	eba0 0308 	sub.w	r3, r0, r8
 8007cca:	fa09 f303 	lsl.w	r3, r9, r3
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	9304      	str	r3, [sp, #16]
 8007cd2:	46a2      	mov	sl, r4
 8007cd4:	e7d2      	b.n	8007c7c <_svfiprintf_r+0xa0>
 8007cd6:	9b03      	ldr	r3, [sp, #12]
 8007cd8:	1d19      	adds	r1, r3, #4
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	9103      	str	r1, [sp, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	bfbb      	ittet	lt
 8007ce2:	425b      	neglt	r3, r3
 8007ce4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ce8:	9307      	strge	r3, [sp, #28]
 8007cea:	9307      	strlt	r3, [sp, #28]
 8007cec:	bfb8      	it	lt
 8007cee:	9204      	strlt	r2, [sp, #16]
 8007cf0:	7823      	ldrb	r3, [r4, #0]
 8007cf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cf4:	d10a      	bne.n	8007d0c <_svfiprintf_r+0x130>
 8007cf6:	7863      	ldrb	r3, [r4, #1]
 8007cf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cfa:	d132      	bne.n	8007d62 <_svfiprintf_r+0x186>
 8007cfc:	9b03      	ldr	r3, [sp, #12]
 8007cfe:	1d1a      	adds	r2, r3, #4
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	9203      	str	r2, [sp, #12]
 8007d04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d08:	3402      	adds	r4, #2
 8007d0a:	9305      	str	r3, [sp, #20]
 8007d0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007dd0 <_svfiprintf_r+0x1f4>
 8007d10:	7821      	ldrb	r1, [r4, #0]
 8007d12:	2203      	movs	r2, #3
 8007d14:	4650      	mov	r0, sl
 8007d16:	f7f8 fa7b 	bl	8000210 <memchr>
 8007d1a:	b138      	cbz	r0, 8007d2c <_svfiprintf_r+0x150>
 8007d1c:	9b04      	ldr	r3, [sp, #16]
 8007d1e:	eba0 000a 	sub.w	r0, r0, sl
 8007d22:	2240      	movs	r2, #64	@ 0x40
 8007d24:	4082      	lsls	r2, r0
 8007d26:	4313      	orrs	r3, r2
 8007d28:	3401      	adds	r4, #1
 8007d2a:	9304      	str	r3, [sp, #16]
 8007d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d30:	4824      	ldr	r0, [pc, #144]	@ (8007dc4 <_svfiprintf_r+0x1e8>)
 8007d32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d36:	2206      	movs	r2, #6
 8007d38:	f7f8 fa6a 	bl	8000210 <memchr>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	d036      	beq.n	8007dae <_svfiprintf_r+0x1d2>
 8007d40:	4b21      	ldr	r3, [pc, #132]	@ (8007dc8 <_svfiprintf_r+0x1ec>)
 8007d42:	bb1b      	cbnz	r3, 8007d8c <_svfiprintf_r+0x1b0>
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	3307      	adds	r3, #7
 8007d48:	f023 0307 	bic.w	r3, r3, #7
 8007d4c:	3308      	adds	r3, #8
 8007d4e:	9303      	str	r3, [sp, #12]
 8007d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d52:	4433      	add	r3, r6
 8007d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d56:	e76a      	b.n	8007c2e <_svfiprintf_r+0x52>
 8007d58:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d5c:	460c      	mov	r4, r1
 8007d5e:	2001      	movs	r0, #1
 8007d60:	e7a8      	b.n	8007cb4 <_svfiprintf_r+0xd8>
 8007d62:	2300      	movs	r3, #0
 8007d64:	3401      	adds	r4, #1
 8007d66:	9305      	str	r3, [sp, #20]
 8007d68:	4619      	mov	r1, r3
 8007d6a:	f04f 0c0a 	mov.w	ip, #10
 8007d6e:	4620      	mov	r0, r4
 8007d70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d74:	3a30      	subs	r2, #48	@ 0x30
 8007d76:	2a09      	cmp	r2, #9
 8007d78:	d903      	bls.n	8007d82 <_svfiprintf_r+0x1a6>
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d0c6      	beq.n	8007d0c <_svfiprintf_r+0x130>
 8007d7e:	9105      	str	r1, [sp, #20]
 8007d80:	e7c4      	b.n	8007d0c <_svfiprintf_r+0x130>
 8007d82:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d86:	4604      	mov	r4, r0
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e7f0      	b.n	8007d6e <_svfiprintf_r+0x192>
 8007d8c:	ab03      	add	r3, sp, #12
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	462a      	mov	r2, r5
 8007d92:	4b0e      	ldr	r3, [pc, #56]	@ (8007dcc <_svfiprintf_r+0x1f0>)
 8007d94:	a904      	add	r1, sp, #16
 8007d96:	4638      	mov	r0, r7
 8007d98:	f3af 8000 	nop.w
 8007d9c:	1c42      	adds	r2, r0, #1
 8007d9e:	4606      	mov	r6, r0
 8007da0:	d1d6      	bne.n	8007d50 <_svfiprintf_r+0x174>
 8007da2:	89ab      	ldrh	r3, [r5, #12]
 8007da4:	065b      	lsls	r3, r3, #25
 8007da6:	f53f af2d 	bmi.w	8007c04 <_svfiprintf_r+0x28>
 8007daa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007dac:	e72c      	b.n	8007c08 <_svfiprintf_r+0x2c>
 8007dae:	ab03      	add	r3, sp, #12
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	462a      	mov	r2, r5
 8007db4:	4b05      	ldr	r3, [pc, #20]	@ (8007dcc <_svfiprintf_r+0x1f0>)
 8007db6:	a904      	add	r1, sp, #16
 8007db8:	4638      	mov	r0, r7
 8007dba:	f000 fa49 	bl	8008250 <_printf_i>
 8007dbe:	e7ed      	b.n	8007d9c <_svfiprintf_r+0x1c0>
 8007dc0:	0800a6c3 	.word	0x0800a6c3
 8007dc4:	0800a6cd 	.word	0x0800a6cd
 8007dc8:	00000000 	.word	0x00000000
 8007dcc:	08007b25 	.word	0x08007b25
 8007dd0:	0800a6c9 	.word	0x0800a6c9

08007dd4 <_sungetc_r>:
 8007dd4:	b538      	push	{r3, r4, r5, lr}
 8007dd6:	1c4b      	adds	r3, r1, #1
 8007dd8:	4614      	mov	r4, r2
 8007dda:	d103      	bne.n	8007de4 <_sungetc_r+0x10>
 8007ddc:	f04f 35ff 	mov.w	r5, #4294967295
 8007de0:	4628      	mov	r0, r5
 8007de2:	bd38      	pop	{r3, r4, r5, pc}
 8007de4:	8993      	ldrh	r3, [r2, #12]
 8007de6:	f023 0320 	bic.w	r3, r3, #32
 8007dea:	8193      	strh	r3, [r2, #12]
 8007dec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007dee:	6852      	ldr	r2, [r2, #4]
 8007df0:	b2cd      	uxtb	r5, r1
 8007df2:	b18b      	cbz	r3, 8007e18 <_sungetc_r+0x44>
 8007df4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007df6:	4293      	cmp	r3, r2
 8007df8:	dd08      	ble.n	8007e0c <_sungetc_r+0x38>
 8007dfa:	6823      	ldr	r3, [r4, #0]
 8007dfc:	1e5a      	subs	r2, r3, #1
 8007dfe:	6022      	str	r2, [r4, #0]
 8007e00:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007e04:	6863      	ldr	r3, [r4, #4]
 8007e06:	3301      	adds	r3, #1
 8007e08:	6063      	str	r3, [r4, #4]
 8007e0a:	e7e9      	b.n	8007de0 <_sungetc_r+0xc>
 8007e0c:	4621      	mov	r1, r4
 8007e0e:	f000 fd82 	bl	8008916 <__submore>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d0f1      	beq.n	8007dfa <_sungetc_r+0x26>
 8007e16:	e7e1      	b.n	8007ddc <_sungetc_r+0x8>
 8007e18:	6921      	ldr	r1, [r4, #16]
 8007e1a:	6823      	ldr	r3, [r4, #0]
 8007e1c:	b151      	cbz	r1, 8007e34 <_sungetc_r+0x60>
 8007e1e:	4299      	cmp	r1, r3
 8007e20:	d208      	bcs.n	8007e34 <_sungetc_r+0x60>
 8007e22:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007e26:	42a9      	cmp	r1, r5
 8007e28:	d104      	bne.n	8007e34 <_sungetc_r+0x60>
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	3201      	adds	r2, #1
 8007e2e:	6023      	str	r3, [r4, #0]
 8007e30:	6062      	str	r2, [r4, #4]
 8007e32:	e7d5      	b.n	8007de0 <_sungetc_r+0xc>
 8007e34:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8007e38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e3e:	2303      	movs	r3, #3
 8007e40:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007e42:	4623      	mov	r3, r4
 8007e44:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007e48:	6023      	str	r3, [r4, #0]
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e7dc      	b.n	8007e08 <_sungetc_r+0x34>

08007e4e <__ssrefill_r>:
 8007e4e:	b510      	push	{r4, lr}
 8007e50:	460c      	mov	r4, r1
 8007e52:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007e54:	b169      	cbz	r1, 8007e72 <__ssrefill_r+0x24>
 8007e56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e5a:	4299      	cmp	r1, r3
 8007e5c:	d001      	beq.n	8007e62 <__ssrefill_r+0x14>
 8007e5e:	f7ff fc9b 	bl	8007798 <_free_r>
 8007e62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e64:	6063      	str	r3, [r4, #4]
 8007e66:	2000      	movs	r0, #0
 8007e68:	6360      	str	r0, [r4, #52]	@ 0x34
 8007e6a:	b113      	cbz	r3, 8007e72 <__ssrefill_r+0x24>
 8007e6c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007e6e:	6023      	str	r3, [r4, #0]
 8007e70:	bd10      	pop	{r4, pc}
 8007e72:	6923      	ldr	r3, [r4, #16]
 8007e74:	6023      	str	r3, [r4, #0]
 8007e76:	2300      	movs	r3, #0
 8007e78:	6063      	str	r3, [r4, #4]
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	f043 0320 	orr.w	r3, r3, #32
 8007e80:	81a3      	strh	r3, [r4, #12]
 8007e82:	f04f 30ff 	mov.w	r0, #4294967295
 8007e86:	e7f3      	b.n	8007e70 <__ssrefill_r+0x22>

08007e88 <__ssvfiscanf_r>:
 8007e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e8c:	460c      	mov	r4, r1
 8007e8e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8007e92:	2100      	movs	r1, #0
 8007e94:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8007e98:	49a6      	ldr	r1, [pc, #664]	@ (8008134 <__ssvfiscanf_r+0x2ac>)
 8007e9a:	91a0      	str	r1, [sp, #640]	@ 0x280
 8007e9c:	f10d 0804 	add.w	r8, sp, #4
 8007ea0:	49a5      	ldr	r1, [pc, #660]	@ (8008138 <__ssvfiscanf_r+0x2b0>)
 8007ea2:	4fa6      	ldr	r7, [pc, #664]	@ (800813c <__ssvfiscanf_r+0x2b4>)
 8007ea4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8007ea8:	4606      	mov	r6, r0
 8007eaa:	91a1      	str	r1, [sp, #644]	@ 0x284
 8007eac:	9300      	str	r3, [sp, #0]
 8007eae:	f892 9000 	ldrb.w	r9, [r2]
 8007eb2:	f1b9 0f00 	cmp.w	r9, #0
 8007eb6:	f000 8158 	beq.w	800816a <__ssvfiscanf_r+0x2e2>
 8007eba:	f817 3009 	ldrb.w	r3, [r7, r9]
 8007ebe:	f013 0308 	ands.w	r3, r3, #8
 8007ec2:	f102 0501 	add.w	r5, r2, #1
 8007ec6:	d019      	beq.n	8007efc <__ssvfiscanf_r+0x74>
 8007ec8:	6863      	ldr	r3, [r4, #4]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	dd0f      	ble.n	8007eee <__ssvfiscanf_r+0x66>
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	781a      	ldrb	r2, [r3, #0]
 8007ed2:	5cba      	ldrb	r2, [r7, r2]
 8007ed4:	0712      	lsls	r2, r2, #28
 8007ed6:	d401      	bmi.n	8007edc <__ssvfiscanf_r+0x54>
 8007ed8:	462a      	mov	r2, r5
 8007eda:	e7e8      	b.n	8007eae <__ssvfiscanf_r+0x26>
 8007edc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007ede:	3201      	adds	r2, #1
 8007ee0:	9245      	str	r2, [sp, #276]	@ 0x114
 8007ee2:	6862      	ldr	r2, [r4, #4]
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	3a01      	subs	r2, #1
 8007ee8:	6062      	str	r2, [r4, #4]
 8007eea:	6023      	str	r3, [r4, #0]
 8007eec:	e7ec      	b.n	8007ec8 <__ssvfiscanf_r+0x40>
 8007eee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	4798      	blx	r3
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d0e9      	beq.n	8007ece <__ssvfiscanf_r+0x46>
 8007efa:	e7ed      	b.n	8007ed8 <__ssvfiscanf_r+0x50>
 8007efc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8007f00:	f040 8085 	bne.w	800800e <__ssvfiscanf_r+0x186>
 8007f04:	9341      	str	r3, [sp, #260]	@ 0x104
 8007f06:	9343      	str	r3, [sp, #268]	@ 0x10c
 8007f08:	7853      	ldrb	r3, [r2, #1]
 8007f0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f0c:	bf02      	ittt	eq
 8007f0e:	2310      	moveq	r3, #16
 8007f10:	1c95      	addeq	r5, r2, #2
 8007f12:	9341      	streq	r3, [sp, #260]	@ 0x104
 8007f14:	220a      	movs	r2, #10
 8007f16:	46aa      	mov	sl, r5
 8007f18:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007f1c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8007f20:	2b09      	cmp	r3, #9
 8007f22:	d91e      	bls.n	8007f62 <__ssvfiscanf_r+0xda>
 8007f24:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8008140 <__ssvfiscanf_r+0x2b8>
 8007f28:	2203      	movs	r2, #3
 8007f2a:	4658      	mov	r0, fp
 8007f2c:	f7f8 f970 	bl	8000210 <memchr>
 8007f30:	b138      	cbz	r0, 8007f42 <__ssvfiscanf_r+0xba>
 8007f32:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007f34:	eba0 000b 	sub.w	r0, r0, fp
 8007f38:	2301      	movs	r3, #1
 8007f3a:	4083      	lsls	r3, r0
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	9341      	str	r3, [sp, #260]	@ 0x104
 8007f40:	4655      	mov	r5, sl
 8007f42:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007f46:	2b78      	cmp	r3, #120	@ 0x78
 8007f48:	d806      	bhi.n	8007f58 <__ssvfiscanf_r+0xd0>
 8007f4a:	2b57      	cmp	r3, #87	@ 0x57
 8007f4c:	d810      	bhi.n	8007f70 <__ssvfiscanf_r+0xe8>
 8007f4e:	2b25      	cmp	r3, #37	@ 0x25
 8007f50:	d05d      	beq.n	800800e <__ssvfiscanf_r+0x186>
 8007f52:	d857      	bhi.n	8008004 <__ssvfiscanf_r+0x17c>
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d075      	beq.n	8008044 <__ssvfiscanf_r+0x1bc>
 8007f58:	2303      	movs	r3, #3
 8007f5a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007f5c:	230a      	movs	r3, #10
 8007f5e:	9342      	str	r3, [sp, #264]	@ 0x108
 8007f60:	e088      	b.n	8008074 <__ssvfiscanf_r+0x1ec>
 8007f62:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8007f64:	fb02 1103 	mla	r1, r2, r3, r1
 8007f68:	3930      	subs	r1, #48	@ 0x30
 8007f6a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007f6c:	4655      	mov	r5, sl
 8007f6e:	e7d2      	b.n	8007f16 <__ssvfiscanf_r+0x8e>
 8007f70:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8007f74:	2a20      	cmp	r2, #32
 8007f76:	d8ef      	bhi.n	8007f58 <__ssvfiscanf_r+0xd0>
 8007f78:	a101      	add	r1, pc, #4	@ (adr r1, 8007f80 <__ssvfiscanf_r+0xf8>)
 8007f7a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007f7e:	bf00      	nop
 8007f80:	08008053 	.word	0x08008053
 8007f84:	08007f59 	.word	0x08007f59
 8007f88:	08007f59 	.word	0x08007f59
 8007f8c:	080080ad 	.word	0x080080ad
 8007f90:	08007f59 	.word	0x08007f59
 8007f94:	08007f59 	.word	0x08007f59
 8007f98:	08007f59 	.word	0x08007f59
 8007f9c:	08007f59 	.word	0x08007f59
 8007fa0:	08007f59 	.word	0x08007f59
 8007fa4:	08007f59 	.word	0x08007f59
 8007fa8:	08007f59 	.word	0x08007f59
 8007fac:	080080c3 	.word	0x080080c3
 8007fb0:	080080a9 	.word	0x080080a9
 8007fb4:	0800800b 	.word	0x0800800b
 8007fb8:	0800800b 	.word	0x0800800b
 8007fbc:	0800800b 	.word	0x0800800b
 8007fc0:	08007f59 	.word	0x08007f59
 8007fc4:	08008065 	.word	0x08008065
 8007fc8:	08007f59 	.word	0x08007f59
 8007fcc:	08007f59 	.word	0x08007f59
 8007fd0:	08007f59 	.word	0x08007f59
 8007fd4:	08007f59 	.word	0x08007f59
 8007fd8:	080080d3 	.word	0x080080d3
 8007fdc:	0800806d 	.word	0x0800806d
 8007fe0:	0800804b 	.word	0x0800804b
 8007fe4:	08007f59 	.word	0x08007f59
 8007fe8:	08007f59 	.word	0x08007f59
 8007fec:	080080cf 	.word	0x080080cf
 8007ff0:	08007f59 	.word	0x08007f59
 8007ff4:	080080a9 	.word	0x080080a9
 8007ff8:	08007f59 	.word	0x08007f59
 8007ffc:	08007f59 	.word	0x08007f59
 8008000:	08008053 	.word	0x08008053
 8008004:	3b45      	subs	r3, #69	@ 0x45
 8008006:	2b02      	cmp	r3, #2
 8008008:	d8a6      	bhi.n	8007f58 <__ssvfiscanf_r+0xd0>
 800800a:	2305      	movs	r3, #5
 800800c:	e031      	b.n	8008072 <__ssvfiscanf_r+0x1ea>
 800800e:	6863      	ldr	r3, [r4, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	dd0d      	ble.n	8008030 <__ssvfiscanf_r+0x1a8>
 8008014:	6823      	ldr	r3, [r4, #0]
 8008016:	781a      	ldrb	r2, [r3, #0]
 8008018:	454a      	cmp	r2, r9
 800801a:	f040 80a6 	bne.w	800816a <__ssvfiscanf_r+0x2e2>
 800801e:	3301      	adds	r3, #1
 8008020:	6862      	ldr	r2, [r4, #4]
 8008022:	6023      	str	r3, [r4, #0]
 8008024:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008026:	3a01      	subs	r2, #1
 8008028:	3301      	adds	r3, #1
 800802a:	6062      	str	r2, [r4, #4]
 800802c:	9345      	str	r3, [sp, #276]	@ 0x114
 800802e:	e753      	b.n	8007ed8 <__ssvfiscanf_r+0x50>
 8008030:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008032:	4621      	mov	r1, r4
 8008034:	4630      	mov	r0, r6
 8008036:	4798      	blx	r3
 8008038:	2800      	cmp	r0, #0
 800803a:	d0eb      	beq.n	8008014 <__ssvfiscanf_r+0x18c>
 800803c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800803e:	2800      	cmp	r0, #0
 8008040:	f040 808b 	bne.w	800815a <__ssvfiscanf_r+0x2d2>
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	e08b      	b.n	8008162 <__ssvfiscanf_r+0x2da>
 800804a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800804c:	f042 0220 	orr.w	r2, r2, #32
 8008050:	9241      	str	r2, [sp, #260]	@ 0x104
 8008052:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008054:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008058:	9241      	str	r2, [sp, #260]	@ 0x104
 800805a:	2210      	movs	r2, #16
 800805c:	2b6e      	cmp	r3, #110	@ 0x6e
 800805e:	9242      	str	r2, [sp, #264]	@ 0x108
 8008060:	d902      	bls.n	8008068 <__ssvfiscanf_r+0x1e0>
 8008062:	e005      	b.n	8008070 <__ssvfiscanf_r+0x1e8>
 8008064:	2300      	movs	r3, #0
 8008066:	9342      	str	r3, [sp, #264]	@ 0x108
 8008068:	2303      	movs	r3, #3
 800806a:	e002      	b.n	8008072 <__ssvfiscanf_r+0x1ea>
 800806c:	2308      	movs	r3, #8
 800806e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008070:	2304      	movs	r3, #4
 8008072:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008074:	6863      	ldr	r3, [r4, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	dd39      	ble.n	80080ee <__ssvfiscanf_r+0x266>
 800807a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800807c:	0659      	lsls	r1, r3, #25
 800807e:	d404      	bmi.n	800808a <__ssvfiscanf_r+0x202>
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	781a      	ldrb	r2, [r3, #0]
 8008084:	5cba      	ldrb	r2, [r7, r2]
 8008086:	0712      	lsls	r2, r2, #28
 8008088:	d438      	bmi.n	80080fc <__ssvfiscanf_r+0x274>
 800808a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800808c:	2b02      	cmp	r3, #2
 800808e:	dc47      	bgt.n	8008120 <__ssvfiscanf_r+0x298>
 8008090:	466b      	mov	r3, sp
 8008092:	4622      	mov	r2, r4
 8008094:	a941      	add	r1, sp, #260	@ 0x104
 8008096:	4630      	mov	r0, r6
 8008098:	f000 f9f8 	bl	800848c <_scanf_chars>
 800809c:	2801      	cmp	r0, #1
 800809e:	d064      	beq.n	800816a <__ssvfiscanf_r+0x2e2>
 80080a0:	2802      	cmp	r0, #2
 80080a2:	f47f af19 	bne.w	8007ed8 <__ssvfiscanf_r+0x50>
 80080a6:	e7c9      	b.n	800803c <__ssvfiscanf_r+0x1b4>
 80080a8:	220a      	movs	r2, #10
 80080aa:	e7d7      	b.n	800805c <__ssvfiscanf_r+0x1d4>
 80080ac:	4629      	mov	r1, r5
 80080ae:	4640      	mov	r0, r8
 80080b0:	f000 fbf8 	bl	80088a4 <__sccl>
 80080b4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80080b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080ba:	9341      	str	r3, [sp, #260]	@ 0x104
 80080bc:	4605      	mov	r5, r0
 80080be:	2301      	movs	r3, #1
 80080c0:	e7d7      	b.n	8008072 <__ssvfiscanf_r+0x1ea>
 80080c2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80080c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080c8:	9341      	str	r3, [sp, #260]	@ 0x104
 80080ca:	2300      	movs	r3, #0
 80080cc:	e7d1      	b.n	8008072 <__ssvfiscanf_r+0x1ea>
 80080ce:	2302      	movs	r3, #2
 80080d0:	e7cf      	b.n	8008072 <__ssvfiscanf_r+0x1ea>
 80080d2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80080d4:	06c3      	lsls	r3, r0, #27
 80080d6:	f53f aeff 	bmi.w	8007ed8 <__ssvfiscanf_r+0x50>
 80080da:	9b00      	ldr	r3, [sp, #0]
 80080dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80080de:	1d19      	adds	r1, r3, #4
 80080e0:	9100      	str	r1, [sp, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	07c0      	lsls	r0, r0, #31
 80080e6:	bf4c      	ite	mi
 80080e8:	801a      	strhmi	r2, [r3, #0]
 80080ea:	601a      	strpl	r2, [r3, #0]
 80080ec:	e6f4      	b.n	8007ed8 <__ssvfiscanf_r+0x50>
 80080ee:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80080f0:	4621      	mov	r1, r4
 80080f2:	4630      	mov	r0, r6
 80080f4:	4798      	blx	r3
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d0bf      	beq.n	800807a <__ssvfiscanf_r+0x1f2>
 80080fa:	e79f      	b.n	800803c <__ssvfiscanf_r+0x1b4>
 80080fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80080fe:	3201      	adds	r2, #1
 8008100:	9245      	str	r2, [sp, #276]	@ 0x114
 8008102:	6862      	ldr	r2, [r4, #4]
 8008104:	3a01      	subs	r2, #1
 8008106:	2a00      	cmp	r2, #0
 8008108:	6062      	str	r2, [r4, #4]
 800810a:	dd02      	ble.n	8008112 <__ssvfiscanf_r+0x28a>
 800810c:	3301      	adds	r3, #1
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	e7b6      	b.n	8008080 <__ssvfiscanf_r+0x1f8>
 8008112:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008114:	4621      	mov	r1, r4
 8008116:	4630      	mov	r0, r6
 8008118:	4798      	blx	r3
 800811a:	2800      	cmp	r0, #0
 800811c:	d0b0      	beq.n	8008080 <__ssvfiscanf_r+0x1f8>
 800811e:	e78d      	b.n	800803c <__ssvfiscanf_r+0x1b4>
 8008120:	2b04      	cmp	r3, #4
 8008122:	dc0f      	bgt.n	8008144 <__ssvfiscanf_r+0x2bc>
 8008124:	466b      	mov	r3, sp
 8008126:	4622      	mov	r2, r4
 8008128:	a941      	add	r1, sp, #260	@ 0x104
 800812a:	4630      	mov	r0, r6
 800812c:	f000 fa08 	bl	8008540 <_scanf_i>
 8008130:	e7b4      	b.n	800809c <__ssvfiscanf_r+0x214>
 8008132:	bf00      	nop
 8008134:	08007dd5 	.word	0x08007dd5
 8008138:	08007e4f 	.word	0x08007e4f
 800813c:	0800a4c9 	.word	0x0800a4c9
 8008140:	0800a6c9 	.word	0x0800a6c9
 8008144:	4b0a      	ldr	r3, [pc, #40]	@ (8008170 <__ssvfiscanf_r+0x2e8>)
 8008146:	2b00      	cmp	r3, #0
 8008148:	f43f aec6 	beq.w	8007ed8 <__ssvfiscanf_r+0x50>
 800814c:	466b      	mov	r3, sp
 800814e:	4622      	mov	r2, r4
 8008150:	a941      	add	r1, sp, #260	@ 0x104
 8008152:	4630      	mov	r0, r6
 8008154:	f3af 8000 	nop.w
 8008158:	e7a0      	b.n	800809c <__ssvfiscanf_r+0x214>
 800815a:	89a3      	ldrh	r3, [r4, #12]
 800815c:	065b      	lsls	r3, r3, #25
 800815e:	f53f af71 	bmi.w	8008044 <__ssvfiscanf_r+0x1bc>
 8008162:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800816c:	e7f9      	b.n	8008162 <__ssvfiscanf_r+0x2da>
 800816e:	bf00      	nop
 8008170:	00000000 	.word	0x00000000

08008174 <_printf_common>:
 8008174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008178:	4616      	mov	r6, r2
 800817a:	4698      	mov	r8, r3
 800817c:	688a      	ldr	r2, [r1, #8]
 800817e:	690b      	ldr	r3, [r1, #16]
 8008180:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008184:	4293      	cmp	r3, r2
 8008186:	bfb8      	it	lt
 8008188:	4613      	movlt	r3, r2
 800818a:	6033      	str	r3, [r6, #0]
 800818c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008190:	4607      	mov	r7, r0
 8008192:	460c      	mov	r4, r1
 8008194:	b10a      	cbz	r2, 800819a <_printf_common+0x26>
 8008196:	3301      	adds	r3, #1
 8008198:	6033      	str	r3, [r6, #0]
 800819a:	6823      	ldr	r3, [r4, #0]
 800819c:	0699      	lsls	r1, r3, #26
 800819e:	bf42      	ittt	mi
 80081a0:	6833      	ldrmi	r3, [r6, #0]
 80081a2:	3302      	addmi	r3, #2
 80081a4:	6033      	strmi	r3, [r6, #0]
 80081a6:	6825      	ldr	r5, [r4, #0]
 80081a8:	f015 0506 	ands.w	r5, r5, #6
 80081ac:	d106      	bne.n	80081bc <_printf_common+0x48>
 80081ae:	f104 0a19 	add.w	sl, r4, #25
 80081b2:	68e3      	ldr	r3, [r4, #12]
 80081b4:	6832      	ldr	r2, [r6, #0]
 80081b6:	1a9b      	subs	r3, r3, r2
 80081b8:	42ab      	cmp	r3, r5
 80081ba:	dc26      	bgt.n	800820a <_printf_common+0x96>
 80081bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80081c0:	6822      	ldr	r2, [r4, #0]
 80081c2:	3b00      	subs	r3, #0
 80081c4:	bf18      	it	ne
 80081c6:	2301      	movne	r3, #1
 80081c8:	0692      	lsls	r2, r2, #26
 80081ca:	d42b      	bmi.n	8008224 <_printf_common+0xb0>
 80081cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80081d0:	4641      	mov	r1, r8
 80081d2:	4638      	mov	r0, r7
 80081d4:	47c8      	blx	r9
 80081d6:	3001      	adds	r0, #1
 80081d8:	d01e      	beq.n	8008218 <_printf_common+0xa4>
 80081da:	6823      	ldr	r3, [r4, #0]
 80081dc:	6922      	ldr	r2, [r4, #16]
 80081de:	f003 0306 	and.w	r3, r3, #6
 80081e2:	2b04      	cmp	r3, #4
 80081e4:	bf02      	ittt	eq
 80081e6:	68e5      	ldreq	r5, [r4, #12]
 80081e8:	6833      	ldreq	r3, [r6, #0]
 80081ea:	1aed      	subeq	r5, r5, r3
 80081ec:	68a3      	ldr	r3, [r4, #8]
 80081ee:	bf0c      	ite	eq
 80081f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081f4:	2500      	movne	r5, #0
 80081f6:	4293      	cmp	r3, r2
 80081f8:	bfc4      	itt	gt
 80081fa:	1a9b      	subgt	r3, r3, r2
 80081fc:	18ed      	addgt	r5, r5, r3
 80081fe:	2600      	movs	r6, #0
 8008200:	341a      	adds	r4, #26
 8008202:	42b5      	cmp	r5, r6
 8008204:	d11a      	bne.n	800823c <_printf_common+0xc8>
 8008206:	2000      	movs	r0, #0
 8008208:	e008      	b.n	800821c <_printf_common+0xa8>
 800820a:	2301      	movs	r3, #1
 800820c:	4652      	mov	r2, sl
 800820e:	4641      	mov	r1, r8
 8008210:	4638      	mov	r0, r7
 8008212:	47c8      	blx	r9
 8008214:	3001      	adds	r0, #1
 8008216:	d103      	bne.n	8008220 <_printf_common+0xac>
 8008218:	f04f 30ff 	mov.w	r0, #4294967295
 800821c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008220:	3501      	adds	r5, #1
 8008222:	e7c6      	b.n	80081b2 <_printf_common+0x3e>
 8008224:	18e1      	adds	r1, r4, r3
 8008226:	1c5a      	adds	r2, r3, #1
 8008228:	2030      	movs	r0, #48	@ 0x30
 800822a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800822e:	4422      	add	r2, r4
 8008230:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008234:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008238:	3302      	adds	r3, #2
 800823a:	e7c7      	b.n	80081cc <_printf_common+0x58>
 800823c:	2301      	movs	r3, #1
 800823e:	4622      	mov	r2, r4
 8008240:	4641      	mov	r1, r8
 8008242:	4638      	mov	r0, r7
 8008244:	47c8      	blx	r9
 8008246:	3001      	adds	r0, #1
 8008248:	d0e6      	beq.n	8008218 <_printf_common+0xa4>
 800824a:	3601      	adds	r6, #1
 800824c:	e7d9      	b.n	8008202 <_printf_common+0x8e>
	...

08008250 <_printf_i>:
 8008250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008254:	7e0f      	ldrb	r7, [r1, #24]
 8008256:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008258:	2f78      	cmp	r7, #120	@ 0x78
 800825a:	4691      	mov	r9, r2
 800825c:	4680      	mov	r8, r0
 800825e:	460c      	mov	r4, r1
 8008260:	469a      	mov	sl, r3
 8008262:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008266:	d807      	bhi.n	8008278 <_printf_i+0x28>
 8008268:	2f62      	cmp	r7, #98	@ 0x62
 800826a:	d80a      	bhi.n	8008282 <_printf_i+0x32>
 800826c:	2f00      	cmp	r7, #0
 800826e:	f000 80d1 	beq.w	8008414 <_printf_i+0x1c4>
 8008272:	2f58      	cmp	r7, #88	@ 0x58
 8008274:	f000 80b8 	beq.w	80083e8 <_printf_i+0x198>
 8008278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800827c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008280:	e03a      	b.n	80082f8 <_printf_i+0xa8>
 8008282:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008286:	2b15      	cmp	r3, #21
 8008288:	d8f6      	bhi.n	8008278 <_printf_i+0x28>
 800828a:	a101      	add	r1, pc, #4	@ (adr r1, 8008290 <_printf_i+0x40>)
 800828c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008290:	080082e9 	.word	0x080082e9
 8008294:	080082fd 	.word	0x080082fd
 8008298:	08008279 	.word	0x08008279
 800829c:	08008279 	.word	0x08008279
 80082a0:	08008279 	.word	0x08008279
 80082a4:	08008279 	.word	0x08008279
 80082a8:	080082fd 	.word	0x080082fd
 80082ac:	08008279 	.word	0x08008279
 80082b0:	08008279 	.word	0x08008279
 80082b4:	08008279 	.word	0x08008279
 80082b8:	08008279 	.word	0x08008279
 80082bc:	080083fb 	.word	0x080083fb
 80082c0:	08008327 	.word	0x08008327
 80082c4:	080083b5 	.word	0x080083b5
 80082c8:	08008279 	.word	0x08008279
 80082cc:	08008279 	.word	0x08008279
 80082d0:	0800841d 	.word	0x0800841d
 80082d4:	08008279 	.word	0x08008279
 80082d8:	08008327 	.word	0x08008327
 80082dc:	08008279 	.word	0x08008279
 80082e0:	08008279 	.word	0x08008279
 80082e4:	080083bd 	.word	0x080083bd
 80082e8:	6833      	ldr	r3, [r6, #0]
 80082ea:	1d1a      	adds	r2, r3, #4
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	6032      	str	r2, [r6, #0]
 80082f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80082f8:	2301      	movs	r3, #1
 80082fa:	e09c      	b.n	8008436 <_printf_i+0x1e6>
 80082fc:	6833      	ldr	r3, [r6, #0]
 80082fe:	6820      	ldr	r0, [r4, #0]
 8008300:	1d19      	adds	r1, r3, #4
 8008302:	6031      	str	r1, [r6, #0]
 8008304:	0606      	lsls	r6, r0, #24
 8008306:	d501      	bpl.n	800830c <_printf_i+0xbc>
 8008308:	681d      	ldr	r5, [r3, #0]
 800830a:	e003      	b.n	8008314 <_printf_i+0xc4>
 800830c:	0645      	lsls	r5, r0, #25
 800830e:	d5fb      	bpl.n	8008308 <_printf_i+0xb8>
 8008310:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008314:	2d00      	cmp	r5, #0
 8008316:	da03      	bge.n	8008320 <_printf_i+0xd0>
 8008318:	232d      	movs	r3, #45	@ 0x2d
 800831a:	426d      	negs	r5, r5
 800831c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008320:	4858      	ldr	r0, [pc, #352]	@ (8008484 <_printf_i+0x234>)
 8008322:	230a      	movs	r3, #10
 8008324:	e011      	b.n	800834a <_printf_i+0xfa>
 8008326:	6821      	ldr	r1, [r4, #0]
 8008328:	6833      	ldr	r3, [r6, #0]
 800832a:	0608      	lsls	r0, r1, #24
 800832c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008330:	d402      	bmi.n	8008338 <_printf_i+0xe8>
 8008332:	0649      	lsls	r1, r1, #25
 8008334:	bf48      	it	mi
 8008336:	b2ad      	uxthmi	r5, r5
 8008338:	2f6f      	cmp	r7, #111	@ 0x6f
 800833a:	4852      	ldr	r0, [pc, #328]	@ (8008484 <_printf_i+0x234>)
 800833c:	6033      	str	r3, [r6, #0]
 800833e:	bf14      	ite	ne
 8008340:	230a      	movne	r3, #10
 8008342:	2308      	moveq	r3, #8
 8008344:	2100      	movs	r1, #0
 8008346:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800834a:	6866      	ldr	r6, [r4, #4]
 800834c:	60a6      	str	r6, [r4, #8]
 800834e:	2e00      	cmp	r6, #0
 8008350:	db05      	blt.n	800835e <_printf_i+0x10e>
 8008352:	6821      	ldr	r1, [r4, #0]
 8008354:	432e      	orrs	r6, r5
 8008356:	f021 0104 	bic.w	r1, r1, #4
 800835a:	6021      	str	r1, [r4, #0]
 800835c:	d04b      	beq.n	80083f6 <_printf_i+0x1a6>
 800835e:	4616      	mov	r6, r2
 8008360:	fbb5 f1f3 	udiv	r1, r5, r3
 8008364:	fb03 5711 	mls	r7, r3, r1, r5
 8008368:	5dc7      	ldrb	r7, [r0, r7]
 800836a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800836e:	462f      	mov	r7, r5
 8008370:	42bb      	cmp	r3, r7
 8008372:	460d      	mov	r5, r1
 8008374:	d9f4      	bls.n	8008360 <_printf_i+0x110>
 8008376:	2b08      	cmp	r3, #8
 8008378:	d10b      	bne.n	8008392 <_printf_i+0x142>
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	07df      	lsls	r7, r3, #31
 800837e:	d508      	bpl.n	8008392 <_printf_i+0x142>
 8008380:	6923      	ldr	r3, [r4, #16]
 8008382:	6861      	ldr	r1, [r4, #4]
 8008384:	4299      	cmp	r1, r3
 8008386:	bfde      	ittt	le
 8008388:	2330      	movle	r3, #48	@ 0x30
 800838a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800838e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008392:	1b92      	subs	r2, r2, r6
 8008394:	6122      	str	r2, [r4, #16]
 8008396:	f8cd a000 	str.w	sl, [sp]
 800839a:	464b      	mov	r3, r9
 800839c:	aa03      	add	r2, sp, #12
 800839e:	4621      	mov	r1, r4
 80083a0:	4640      	mov	r0, r8
 80083a2:	f7ff fee7 	bl	8008174 <_printf_common>
 80083a6:	3001      	adds	r0, #1
 80083a8:	d14a      	bne.n	8008440 <_printf_i+0x1f0>
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295
 80083ae:	b004      	add	sp, #16
 80083b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b4:	6823      	ldr	r3, [r4, #0]
 80083b6:	f043 0320 	orr.w	r3, r3, #32
 80083ba:	6023      	str	r3, [r4, #0]
 80083bc:	4832      	ldr	r0, [pc, #200]	@ (8008488 <_printf_i+0x238>)
 80083be:	2778      	movs	r7, #120	@ 0x78
 80083c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80083c4:	6823      	ldr	r3, [r4, #0]
 80083c6:	6831      	ldr	r1, [r6, #0]
 80083c8:	061f      	lsls	r7, r3, #24
 80083ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80083ce:	d402      	bmi.n	80083d6 <_printf_i+0x186>
 80083d0:	065f      	lsls	r7, r3, #25
 80083d2:	bf48      	it	mi
 80083d4:	b2ad      	uxthmi	r5, r5
 80083d6:	6031      	str	r1, [r6, #0]
 80083d8:	07d9      	lsls	r1, r3, #31
 80083da:	bf44      	itt	mi
 80083dc:	f043 0320 	orrmi.w	r3, r3, #32
 80083e0:	6023      	strmi	r3, [r4, #0]
 80083e2:	b11d      	cbz	r5, 80083ec <_printf_i+0x19c>
 80083e4:	2310      	movs	r3, #16
 80083e6:	e7ad      	b.n	8008344 <_printf_i+0xf4>
 80083e8:	4826      	ldr	r0, [pc, #152]	@ (8008484 <_printf_i+0x234>)
 80083ea:	e7e9      	b.n	80083c0 <_printf_i+0x170>
 80083ec:	6823      	ldr	r3, [r4, #0]
 80083ee:	f023 0320 	bic.w	r3, r3, #32
 80083f2:	6023      	str	r3, [r4, #0]
 80083f4:	e7f6      	b.n	80083e4 <_printf_i+0x194>
 80083f6:	4616      	mov	r6, r2
 80083f8:	e7bd      	b.n	8008376 <_printf_i+0x126>
 80083fa:	6833      	ldr	r3, [r6, #0]
 80083fc:	6825      	ldr	r5, [r4, #0]
 80083fe:	6961      	ldr	r1, [r4, #20]
 8008400:	1d18      	adds	r0, r3, #4
 8008402:	6030      	str	r0, [r6, #0]
 8008404:	062e      	lsls	r6, r5, #24
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	d501      	bpl.n	800840e <_printf_i+0x1be>
 800840a:	6019      	str	r1, [r3, #0]
 800840c:	e002      	b.n	8008414 <_printf_i+0x1c4>
 800840e:	0668      	lsls	r0, r5, #25
 8008410:	d5fb      	bpl.n	800840a <_printf_i+0x1ba>
 8008412:	8019      	strh	r1, [r3, #0]
 8008414:	2300      	movs	r3, #0
 8008416:	6123      	str	r3, [r4, #16]
 8008418:	4616      	mov	r6, r2
 800841a:	e7bc      	b.n	8008396 <_printf_i+0x146>
 800841c:	6833      	ldr	r3, [r6, #0]
 800841e:	1d1a      	adds	r2, r3, #4
 8008420:	6032      	str	r2, [r6, #0]
 8008422:	681e      	ldr	r6, [r3, #0]
 8008424:	6862      	ldr	r2, [r4, #4]
 8008426:	2100      	movs	r1, #0
 8008428:	4630      	mov	r0, r6
 800842a:	f7f7 fef1 	bl	8000210 <memchr>
 800842e:	b108      	cbz	r0, 8008434 <_printf_i+0x1e4>
 8008430:	1b80      	subs	r0, r0, r6
 8008432:	6060      	str	r0, [r4, #4]
 8008434:	6863      	ldr	r3, [r4, #4]
 8008436:	6123      	str	r3, [r4, #16]
 8008438:	2300      	movs	r3, #0
 800843a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800843e:	e7aa      	b.n	8008396 <_printf_i+0x146>
 8008440:	6923      	ldr	r3, [r4, #16]
 8008442:	4632      	mov	r2, r6
 8008444:	4649      	mov	r1, r9
 8008446:	4640      	mov	r0, r8
 8008448:	47d0      	blx	sl
 800844a:	3001      	adds	r0, #1
 800844c:	d0ad      	beq.n	80083aa <_printf_i+0x15a>
 800844e:	6823      	ldr	r3, [r4, #0]
 8008450:	079b      	lsls	r3, r3, #30
 8008452:	d413      	bmi.n	800847c <_printf_i+0x22c>
 8008454:	68e0      	ldr	r0, [r4, #12]
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	4298      	cmp	r0, r3
 800845a:	bfb8      	it	lt
 800845c:	4618      	movlt	r0, r3
 800845e:	e7a6      	b.n	80083ae <_printf_i+0x15e>
 8008460:	2301      	movs	r3, #1
 8008462:	4632      	mov	r2, r6
 8008464:	4649      	mov	r1, r9
 8008466:	4640      	mov	r0, r8
 8008468:	47d0      	blx	sl
 800846a:	3001      	adds	r0, #1
 800846c:	d09d      	beq.n	80083aa <_printf_i+0x15a>
 800846e:	3501      	adds	r5, #1
 8008470:	68e3      	ldr	r3, [r4, #12]
 8008472:	9903      	ldr	r1, [sp, #12]
 8008474:	1a5b      	subs	r3, r3, r1
 8008476:	42ab      	cmp	r3, r5
 8008478:	dcf2      	bgt.n	8008460 <_printf_i+0x210>
 800847a:	e7eb      	b.n	8008454 <_printf_i+0x204>
 800847c:	2500      	movs	r5, #0
 800847e:	f104 0619 	add.w	r6, r4, #25
 8008482:	e7f5      	b.n	8008470 <_printf_i+0x220>
 8008484:	0800a6d4 	.word	0x0800a6d4
 8008488:	0800a6e5 	.word	0x0800a6e5

0800848c <_scanf_chars>:
 800848c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008490:	4615      	mov	r5, r2
 8008492:	688a      	ldr	r2, [r1, #8]
 8008494:	4680      	mov	r8, r0
 8008496:	460c      	mov	r4, r1
 8008498:	b932      	cbnz	r2, 80084a8 <_scanf_chars+0x1c>
 800849a:	698a      	ldr	r2, [r1, #24]
 800849c:	2a00      	cmp	r2, #0
 800849e:	bf14      	ite	ne
 80084a0:	f04f 32ff 	movne.w	r2, #4294967295
 80084a4:	2201      	moveq	r2, #1
 80084a6:	608a      	str	r2, [r1, #8]
 80084a8:	6822      	ldr	r2, [r4, #0]
 80084aa:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800853c <_scanf_chars+0xb0>
 80084ae:	06d1      	lsls	r1, r2, #27
 80084b0:	bf5f      	itttt	pl
 80084b2:	681a      	ldrpl	r2, [r3, #0]
 80084b4:	1d11      	addpl	r1, r2, #4
 80084b6:	6019      	strpl	r1, [r3, #0]
 80084b8:	6816      	ldrpl	r6, [r2, #0]
 80084ba:	2700      	movs	r7, #0
 80084bc:	69a0      	ldr	r0, [r4, #24]
 80084be:	b188      	cbz	r0, 80084e4 <_scanf_chars+0x58>
 80084c0:	2801      	cmp	r0, #1
 80084c2:	d107      	bne.n	80084d4 <_scanf_chars+0x48>
 80084c4:	682b      	ldr	r3, [r5, #0]
 80084c6:	781a      	ldrb	r2, [r3, #0]
 80084c8:	6963      	ldr	r3, [r4, #20]
 80084ca:	5c9b      	ldrb	r3, [r3, r2]
 80084cc:	b953      	cbnz	r3, 80084e4 <_scanf_chars+0x58>
 80084ce:	2f00      	cmp	r7, #0
 80084d0:	d031      	beq.n	8008536 <_scanf_chars+0xaa>
 80084d2:	e022      	b.n	800851a <_scanf_chars+0x8e>
 80084d4:	2802      	cmp	r0, #2
 80084d6:	d120      	bne.n	800851a <_scanf_chars+0x8e>
 80084d8:	682b      	ldr	r3, [r5, #0]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80084e0:	071b      	lsls	r3, r3, #28
 80084e2:	d41a      	bmi.n	800851a <_scanf_chars+0x8e>
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	06da      	lsls	r2, r3, #27
 80084e8:	bf5e      	ittt	pl
 80084ea:	682b      	ldrpl	r3, [r5, #0]
 80084ec:	781b      	ldrbpl	r3, [r3, #0]
 80084ee:	f806 3b01 	strbpl.w	r3, [r6], #1
 80084f2:	682a      	ldr	r2, [r5, #0]
 80084f4:	686b      	ldr	r3, [r5, #4]
 80084f6:	3201      	adds	r2, #1
 80084f8:	602a      	str	r2, [r5, #0]
 80084fa:	68a2      	ldr	r2, [r4, #8]
 80084fc:	3b01      	subs	r3, #1
 80084fe:	3a01      	subs	r2, #1
 8008500:	606b      	str	r3, [r5, #4]
 8008502:	3701      	adds	r7, #1
 8008504:	60a2      	str	r2, [r4, #8]
 8008506:	b142      	cbz	r2, 800851a <_scanf_chars+0x8e>
 8008508:	2b00      	cmp	r3, #0
 800850a:	dcd7      	bgt.n	80084bc <_scanf_chars+0x30>
 800850c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008510:	4629      	mov	r1, r5
 8008512:	4640      	mov	r0, r8
 8008514:	4798      	blx	r3
 8008516:	2800      	cmp	r0, #0
 8008518:	d0d0      	beq.n	80084bc <_scanf_chars+0x30>
 800851a:	6823      	ldr	r3, [r4, #0]
 800851c:	f013 0310 	ands.w	r3, r3, #16
 8008520:	d105      	bne.n	800852e <_scanf_chars+0xa2>
 8008522:	68e2      	ldr	r2, [r4, #12]
 8008524:	3201      	adds	r2, #1
 8008526:	60e2      	str	r2, [r4, #12]
 8008528:	69a2      	ldr	r2, [r4, #24]
 800852a:	b102      	cbz	r2, 800852e <_scanf_chars+0xa2>
 800852c:	7033      	strb	r3, [r6, #0]
 800852e:	6923      	ldr	r3, [r4, #16]
 8008530:	443b      	add	r3, r7
 8008532:	6123      	str	r3, [r4, #16]
 8008534:	2000      	movs	r0, #0
 8008536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800853a:	bf00      	nop
 800853c:	0800a4c9 	.word	0x0800a4c9

08008540 <_scanf_i>:
 8008540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008544:	4698      	mov	r8, r3
 8008546:	4b74      	ldr	r3, [pc, #464]	@ (8008718 <_scanf_i+0x1d8>)
 8008548:	460c      	mov	r4, r1
 800854a:	4682      	mov	sl, r0
 800854c:	4616      	mov	r6, r2
 800854e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008552:	b087      	sub	sp, #28
 8008554:	ab03      	add	r3, sp, #12
 8008556:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800855a:	4b70      	ldr	r3, [pc, #448]	@ (800871c <_scanf_i+0x1dc>)
 800855c:	69a1      	ldr	r1, [r4, #24]
 800855e:	4a70      	ldr	r2, [pc, #448]	@ (8008720 <_scanf_i+0x1e0>)
 8008560:	2903      	cmp	r1, #3
 8008562:	bf08      	it	eq
 8008564:	461a      	moveq	r2, r3
 8008566:	68a3      	ldr	r3, [r4, #8]
 8008568:	9201      	str	r2, [sp, #4]
 800856a:	1e5a      	subs	r2, r3, #1
 800856c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008570:	bf88      	it	hi
 8008572:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008576:	4627      	mov	r7, r4
 8008578:	bf82      	ittt	hi
 800857a:	eb03 0905 	addhi.w	r9, r3, r5
 800857e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008582:	60a3      	strhi	r3, [r4, #8]
 8008584:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008588:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800858c:	bf98      	it	ls
 800858e:	f04f 0900 	movls.w	r9, #0
 8008592:	6023      	str	r3, [r4, #0]
 8008594:	463d      	mov	r5, r7
 8008596:	f04f 0b00 	mov.w	fp, #0
 800859a:	6831      	ldr	r1, [r6, #0]
 800859c:	ab03      	add	r3, sp, #12
 800859e:	7809      	ldrb	r1, [r1, #0]
 80085a0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80085a4:	2202      	movs	r2, #2
 80085a6:	f7f7 fe33 	bl	8000210 <memchr>
 80085aa:	b328      	cbz	r0, 80085f8 <_scanf_i+0xb8>
 80085ac:	f1bb 0f01 	cmp.w	fp, #1
 80085b0:	d159      	bne.n	8008666 <_scanf_i+0x126>
 80085b2:	6862      	ldr	r2, [r4, #4]
 80085b4:	b92a      	cbnz	r2, 80085c2 <_scanf_i+0x82>
 80085b6:	6822      	ldr	r2, [r4, #0]
 80085b8:	2108      	movs	r1, #8
 80085ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085be:	6061      	str	r1, [r4, #4]
 80085c0:	6022      	str	r2, [r4, #0]
 80085c2:	6822      	ldr	r2, [r4, #0]
 80085c4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80085c8:	6022      	str	r2, [r4, #0]
 80085ca:	68a2      	ldr	r2, [r4, #8]
 80085cc:	1e51      	subs	r1, r2, #1
 80085ce:	60a1      	str	r1, [r4, #8]
 80085d0:	b192      	cbz	r2, 80085f8 <_scanf_i+0xb8>
 80085d2:	6832      	ldr	r2, [r6, #0]
 80085d4:	1c51      	adds	r1, r2, #1
 80085d6:	6031      	str	r1, [r6, #0]
 80085d8:	7812      	ldrb	r2, [r2, #0]
 80085da:	f805 2b01 	strb.w	r2, [r5], #1
 80085de:	6872      	ldr	r2, [r6, #4]
 80085e0:	3a01      	subs	r2, #1
 80085e2:	2a00      	cmp	r2, #0
 80085e4:	6072      	str	r2, [r6, #4]
 80085e6:	dc07      	bgt.n	80085f8 <_scanf_i+0xb8>
 80085e8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80085ec:	4631      	mov	r1, r6
 80085ee:	4650      	mov	r0, sl
 80085f0:	4790      	blx	r2
 80085f2:	2800      	cmp	r0, #0
 80085f4:	f040 8085 	bne.w	8008702 <_scanf_i+0x1c2>
 80085f8:	f10b 0b01 	add.w	fp, fp, #1
 80085fc:	f1bb 0f03 	cmp.w	fp, #3
 8008600:	d1cb      	bne.n	800859a <_scanf_i+0x5a>
 8008602:	6863      	ldr	r3, [r4, #4]
 8008604:	b90b      	cbnz	r3, 800860a <_scanf_i+0xca>
 8008606:	230a      	movs	r3, #10
 8008608:	6063      	str	r3, [r4, #4]
 800860a:	6863      	ldr	r3, [r4, #4]
 800860c:	4945      	ldr	r1, [pc, #276]	@ (8008724 <_scanf_i+0x1e4>)
 800860e:	6960      	ldr	r0, [r4, #20]
 8008610:	1ac9      	subs	r1, r1, r3
 8008612:	f000 f947 	bl	80088a4 <__sccl>
 8008616:	f04f 0b00 	mov.w	fp, #0
 800861a:	68a3      	ldr	r3, [r4, #8]
 800861c:	6822      	ldr	r2, [r4, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d03d      	beq.n	800869e <_scanf_i+0x15e>
 8008622:	6831      	ldr	r1, [r6, #0]
 8008624:	6960      	ldr	r0, [r4, #20]
 8008626:	f891 c000 	ldrb.w	ip, [r1]
 800862a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800862e:	2800      	cmp	r0, #0
 8008630:	d035      	beq.n	800869e <_scanf_i+0x15e>
 8008632:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008636:	d124      	bne.n	8008682 <_scanf_i+0x142>
 8008638:	0510      	lsls	r0, r2, #20
 800863a:	d522      	bpl.n	8008682 <_scanf_i+0x142>
 800863c:	f10b 0b01 	add.w	fp, fp, #1
 8008640:	f1b9 0f00 	cmp.w	r9, #0
 8008644:	d003      	beq.n	800864e <_scanf_i+0x10e>
 8008646:	3301      	adds	r3, #1
 8008648:	f109 39ff 	add.w	r9, r9, #4294967295
 800864c:	60a3      	str	r3, [r4, #8]
 800864e:	6873      	ldr	r3, [r6, #4]
 8008650:	3b01      	subs	r3, #1
 8008652:	2b00      	cmp	r3, #0
 8008654:	6073      	str	r3, [r6, #4]
 8008656:	dd1b      	ble.n	8008690 <_scanf_i+0x150>
 8008658:	6833      	ldr	r3, [r6, #0]
 800865a:	3301      	adds	r3, #1
 800865c:	6033      	str	r3, [r6, #0]
 800865e:	68a3      	ldr	r3, [r4, #8]
 8008660:	3b01      	subs	r3, #1
 8008662:	60a3      	str	r3, [r4, #8]
 8008664:	e7d9      	b.n	800861a <_scanf_i+0xda>
 8008666:	f1bb 0f02 	cmp.w	fp, #2
 800866a:	d1ae      	bne.n	80085ca <_scanf_i+0x8a>
 800866c:	6822      	ldr	r2, [r4, #0]
 800866e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008672:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008676:	d1c4      	bne.n	8008602 <_scanf_i+0xc2>
 8008678:	2110      	movs	r1, #16
 800867a:	6061      	str	r1, [r4, #4]
 800867c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008680:	e7a2      	b.n	80085c8 <_scanf_i+0x88>
 8008682:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008686:	6022      	str	r2, [r4, #0]
 8008688:	780b      	ldrb	r3, [r1, #0]
 800868a:	f805 3b01 	strb.w	r3, [r5], #1
 800868e:	e7de      	b.n	800864e <_scanf_i+0x10e>
 8008690:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008694:	4631      	mov	r1, r6
 8008696:	4650      	mov	r0, sl
 8008698:	4798      	blx	r3
 800869a:	2800      	cmp	r0, #0
 800869c:	d0df      	beq.n	800865e <_scanf_i+0x11e>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	05d9      	lsls	r1, r3, #23
 80086a2:	d50d      	bpl.n	80086c0 <_scanf_i+0x180>
 80086a4:	42bd      	cmp	r5, r7
 80086a6:	d909      	bls.n	80086bc <_scanf_i+0x17c>
 80086a8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80086ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80086b0:	4632      	mov	r2, r6
 80086b2:	4650      	mov	r0, sl
 80086b4:	4798      	blx	r3
 80086b6:	f105 39ff 	add.w	r9, r5, #4294967295
 80086ba:	464d      	mov	r5, r9
 80086bc:	42bd      	cmp	r5, r7
 80086be:	d028      	beq.n	8008712 <_scanf_i+0x1d2>
 80086c0:	6822      	ldr	r2, [r4, #0]
 80086c2:	f012 0210 	ands.w	r2, r2, #16
 80086c6:	d113      	bne.n	80086f0 <_scanf_i+0x1b0>
 80086c8:	702a      	strb	r2, [r5, #0]
 80086ca:	6863      	ldr	r3, [r4, #4]
 80086cc:	9e01      	ldr	r6, [sp, #4]
 80086ce:	4639      	mov	r1, r7
 80086d0:	4650      	mov	r0, sl
 80086d2:	47b0      	blx	r6
 80086d4:	f8d8 3000 	ldr.w	r3, [r8]
 80086d8:	6821      	ldr	r1, [r4, #0]
 80086da:	1d1a      	adds	r2, r3, #4
 80086dc:	f8c8 2000 	str.w	r2, [r8]
 80086e0:	f011 0f20 	tst.w	r1, #32
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	d00f      	beq.n	8008708 <_scanf_i+0x1c8>
 80086e8:	6018      	str	r0, [r3, #0]
 80086ea:	68e3      	ldr	r3, [r4, #12]
 80086ec:	3301      	adds	r3, #1
 80086ee:	60e3      	str	r3, [r4, #12]
 80086f0:	6923      	ldr	r3, [r4, #16]
 80086f2:	1bed      	subs	r5, r5, r7
 80086f4:	445d      	add	r5, fp
 80086f6:	442b      	add	r3, r5
 80086f8:	6123      	str	r3, [r4, #16]
 80086fa:	2000      	movs	r0, #0
 80086fc:	b007      	add	sp, #28
 80086fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008702:	f04f 0b00 	mov.w	fp, #0
 8008706:	e7ca      	b.n	800869e <_scanf_i+0x15e>
 8008708:	07ca      	lsls	r2, r1, #31
 800870a:	bf4c      	ite	mi
 800870c:	8018      	strhmi	r0, [r3, #0]
 800870e:	6018      	strpl	r0, [r3, #0]
 8008710:	e7eb      	b.n	80086ea <_scanf_i+0x1aa>
 8008712:	2001      	movs	r0, #1
 8008714:	e7f2      	b.n	80086fc <_scanf_i+0x1bc>
 8008716:	bf00      	nop
 8008718:	08009da4 	.word	0x08009da4
 800871c:	08006b09 	.word	0x08006b09
 8008720:	08007b0d 	.word	0x08007b0d
 8008724:	0800a706 	.word	0x0800a706

08008728 <__sflush_r>:
 8008728:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800872c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008730:	0716      	lsls	r6, r2, #28
 8008732:	4605      	mov	r5, r0
 8008734:	460c      	mov	r4, r1
 8008736:	d454      	bmi.n	80087e2 <__sflush_r+0xba>
 8008738:	684b      	ldr	r3, [r1, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	dc02      	bgt.n	8008744 <__sflush_r+0x1c>
 800873e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008740:	2b00      	cmp	r3, #0
 8008742:	dd48      	ble.n	80087d6 <__sflush_r+0xae>
 8008744:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008746:	2e00      	cmp	r6, #0
 8008748:	d045      	beq.n	80087d6 <__sflush_r+0xae>
 800874a:	2300      	movs	r3, #0
 800874c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008750:	682f      	ldr	r7, [r5, #0]
 8008752:	6a21      	ldr	r1, [r4, #32]
 8008754:	602b      	str	r3, [r5, #0]
 8008756:	d030      	beq.n	80087ba <__sflush_r+0x92>
 8008758:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	0759      	lsls	r1, r3, #29
 800875e:	d505      	bpl.n	800876c <__sflush_r+0x44>
 8008760:	6863      	ldr	r3, [r4, #4]
 8008762:	1ad2      	subs	r2, r2, r3
 8008764:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008766:	b10b      	cbz	r3, 800876c <__sflush_r+0x44>
 8008768:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800876a:	1ad2      	subs	r2, r2, r3
 800876c:	2300      	movs	r3, #0
 800876e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008770:	6a21      	ldr	r1, [r4, #32]
 8008772:	4628      	mov	r0, r5
 8008774:	47b0      	blx	r6
 8008776:	1c43      	adds	r3, r0, #1
 8008778:	89a3      	ldrh	r3, [r4, #12]
 800877a:	d106      	bne.n	800878a <__sflush_r+0x62>
 800877c:	6829      	ldr	r1, [r5, #0]
 800877e:	291d      	cmp	r1, #29
 8008780:	d82b      	bhi.n	80087da <__sflush_r+0xb2>
 8008782:	4a2a      	ldr	r2, [pc, #168]	@ (800882c <__sflush_r+0x104>)
 8008784:	40ca      	lsrs	r2, r1
 8008786:	07d6      	lsls	r6, r2, #31
 8008788:	d527      	bpl.n	80087da <__sflush_r+0xb2>
 800878a:	2200      	movs	r2, #0
 800878c:	6062      	str	r2, [r4, #4]
 800878e:	04d9      	lsls	r1, r3, #19
 8008790:	6922      	ldr	r2, [r4, #16]
 8008792:	6022      	str	r2, [r4, #0]
 8008794:	d504      	bpl.n	80087a0 <__sflush_r+0x78>
 8008796:	1c42      	adds	r2, r0, #1
 8008798:	d101      	bne.n	800879e <__sflush_r+0x76>
 800879a:	682b      	ldr	r3, [r5, #0]
 800879c:	b903      	cbnz	r3, 80087a0 <__sflush_r+0x78>
 800879e:	6560      	str	r0, [r4, #84]	@ 0x54
 80087a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087a2:	602f      	str	r7, [r5, #0]
 80087a4:	b1b9      	cbz	r1, 80087d6 <__sflush_r+0xae>
 80087a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087aa:	4299      	cmp	r1, r3
 80087ac:	d002      	beq.n	80087b4 <__sflush_r+0x8c>
 80087ae:	4628      	mov	r0, r5
 80087b0:	f7fe fff2 	bl	8007798 <_free_r>
 80087b4:	2300      	movs	r3, #0
 80087b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80087b8:	e00d      	b.n	80087d6 <__sflush_r+0xae>
 80087ba:	2301      	movs	r3, #1
 80087bc:	4628      	mov	r0, r5
 80087be:	47b0      	blx	r6
 80087c0:	4602      	mov	r2, r0
 80087c2:	1c50      	adds	r0, r2, #1
 80087c4:	d1c9      	bne.n	800875a <__sflush_r+0x32>
 80087c6:	682b      	ldr	r3, [r5, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d0c6      	beq.n	800875a <__sflush_r+0x32>
 80087cc:	2b1d      	cmp	r3, #29
 80087ce:	d001      	beq.n	80087d4 <__sflush_r+0xac>
 80087d0:	2b16      	cmp	r3, #22
 80087d2:	d11e      	bne.n	8008812 <__sflush_r+0xea>
 80087d4:	602f      	str	r7, [r5, #0]
 80087d6:	2000      	movs	r0, #0
 80087d8:	e022      	b.n	8008820 <__sflush_r+0xf8>
 80087da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087de:	b21b      	sxth	r3, r3
 80087e0:	e01b      	b.n	800881a <__sflush_r+0xf2>
 80087e2:	690f      	ldr	r7, [r1, #16]
 80087e4:	2f00      	cmp	r7, #0
 80087e6:	d0f6      	beq.n	80087d6 <__sflush_r+0xae>
 80087e8:	0793      	lsls	r3, r2, #30
 80087ea:	680e      	ldr	r6, [r1, #0]
 80087ec:	bf08      	it	eq
 80087ee:	694b      	ldreq	r3, [r1, #20]
 80087f0:	600f      	str	r7, [r1, #0]
 80087f2:	bf18      	it	ne
 80087f4:	2300      	movne	r3, #0
 80087f6:	eba6 0807 	sub.w	r8, r6, r7
 80087fa:	608b      	str	r3, [r1, #8]
 80087fc:	f1b8 0f00 	cmp.w	r8, #0
 8008800:	dde9      	ble.n	80087d6 <__sflush_r+0xae>
 8008802:	6a21      	ldr	r1, [r4, #32]
 8008804:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008806:	4643      	mov	r3, r8
 8008808:	463a      	mov	r2, r7
 800880a:	4628      	mov	r0, r5
 800880c:	47b0      	blx	r6
 800880e:	2800      	cmp	r0, #0
 8008810:	dc08      	bgt.n	8008824 <__sflush_r+0xfc>
 8008812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800881a:	81a3      	strh	r3, [r4, #12]
 800881c:	f04f 30ff 	mov.w	r0, #4294967295
 8008820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008824:	4407      	add	r7, r0
 8008826:	eba8 0800 	sub.w	r8, r8, r0
 800882a:	e7e7      	b.n	80087fc <__sflush_r+0xd4>
 800882c:	20400001 	.word	0x20400001

08008830 <_fflush_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	690b      	ldr	r3, [r1, #16]
 8008834:	4605      	mov	r5, r0
 8008836:	460c      	mov	r4, r1
 8008838:	b913      	cbnz	r3, 8008840 <_fflush_r+0x10>
 800883a:	2500      	movs	r5, #0
 800883c:	4628      	mov	r0, r5
 800883e:	bd38      	pop	{r3, r4, r5, pc}
 8008840:	b118      	cbz	r0, 800884a <_fflush_r+0x1a>
 8008842:	6a03      	ldr	r3, [r0, #32]
 8008844:	b90b      	cbnz	r3, 800884a <_fflush_r+0x1a>
 8008846:	f7fe f9ed 	bl	8006c24 <__sinit>
 800884a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0f3      	beq.n	800883a <_fflush_r+0xa>
 8008852:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008854:	07d0      	lsls	r0, r2, #31
 8008856:	d404      	bmi.n	8008862 <_fflush_r+0x32>
 8008858:	0599      	lsls	r1, r3, #22
 800885a:	d402      	bmi.n	8008862 <_fflush_r+0x32>
 800885c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800885e:	f7fe ff63 	bl	8007728 <__retarget_lock_acquire_recursive>
 8008862:	4628      	mov	r0, r5
 8008864:	4621      	mov	r1, r4
 8008866:	f7ff ff5f 	bl	8008728 <__sflush_r>
 800886a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800886c:	07da      	lsls	r2, r3, #31
 800886e:	4605      	mov	r5, r0
 8008870:	d4e4      	bmi.n	800883c <_fflush_r+0xc>
 8008872:	89a3      	ldrh	r3, [r4, #12]
 8008874:	059b      	lsls	r3, r3, #22
 8008876:	d4e1      	bmi.n	800883c <_fflush_r+0xc>
 8008878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800887a:	f7fe ff57 	bl	800772c <__retarget_lock_release_recursive>
 800887e:	e7dd      	b.n	800883c <_fflush_r+0xc>

08008880 <fiprintf>:
 8008880:	b40e      	push	{r1, r2, r3}
 8008882:	b503      	push	{r0, r1, lr}
 8008884:	4601      	mov	r1, r0
 8008886:	ab03      	add	r3, sp, #12
 8008888:	4805      	ldr	r0, [pc, #20]	@ (80088a0 <fiprintf+0x20>)
 800888a:	f853 2b04 	ldr.w	r2, [r3], #4
 800888e:	6800      	ldr	r0, [r0, #0]
 8008890:	9301      	str	r3, [sp, #4]
 8008892:	f000 f9bb 	bl	8008c0c <_vfiprintf_r>
 8008896:	b002      	add	sp, #8
 8008898:	f85d eb04 	ldr.w	lr, [sp], #4
 800889c:	b003      	add	sp, #12
 800889e:	4770      	bx	lr
 80088a0:	20000134 	.word	0x20000134

080088a4 <__sccl>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	780b      	ldrb	r3, [r1, #0]
 80088a8:	4604      	mov	r4, r0
 80088aa:	2b5e      	cmp	r3, #94	@ 0x5e
 80088ac:	bf0b      	itete	eq
 80088ae:	784b      	ldrbeq	r3, [r1, #1]
 80088b0:	1c4a      	addne	r2, r1, #1
 80088b2:	1c8a      	addeq	r2, r1, #2
 80088b4:	2100      	movne	r1, #0
 80088b6:	bf08      	it	eq
 80088b8:	2101      	moveq	r1, #1
 80088ba:	3801      	subs	r0, #1
 80088bc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80088c0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80088c4:	42a8      	cmp	r0, r5
 80088c6:	d1fb      	bne.n	80088c0 <__sccl+0x1c>
 80088c8:	b90b      	cbnz	r3, 80088ce <__sccl+0x2a>
 80088ca:	1e50      	subs	r0, r2, #1
 80088cc:	bd70      	pop	{r4, r5, r6, pc}
 80088ce:	f081 0101 	eor.w	r1, r1, #1
 80088d2:	54e1      	strb	r1, [r4, r3]
 80088d4:	4610      	mov	r0, r2
 80088d6:	4602      	mov	r2, r0
 80088d8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80088dc:	2d2d      	cmp	r5, #45	@ 0x2d
 80088de:	d005      	beq.n	80088ec <__sccl+0x48>
 80088e0:	2d5d      	cmp	r5, #93	@ 0x5d
 80088e2:	d016      	beq.n	8008912 <__sccl+0x6e>
 80088e4:	2d00      	cmp	r5, #0
 80088e6:	d0f1      	beq.n	80088cc <__sccl+0x28>
 80088e8:	462b      	mov	r3, r5
 80088ea:	e7f2      	b.n	80088d2 <__sccl+0x2e>
 80088ec:	7846      	ldrb	r6, [r0, #1]
 80088ee:	2e5d      	cmp	r6, #93	@ 0x5d
 80088f0:	d0fa      	beq.n	80088e8 <__sccl+0x44>
 80088f2:	42b3      	cmp	r3, r6
 80088f4:	dcf8      	bgt.n	80088e8 <__sccl+0x44>
 80088f6:	3002      	adds	r0, #2
 80088f8:	461a      	mov	r2, r3
 80088fa:	3201      	adds	r2, #1
 80088fc:	4296      	cmp	r6, r2
 80088fe:	54a1      	strb	r1, [r4, r2]
 8008900:	dcfb      	bgt.n	80088fa <__sccl+0x56>
 8008902:	1af2      	subs	r2, r6, r3
 8008904:	3a01      	subs	r2, #1
 8008906:	1c5d      	adds	r5, r3, #1
 8008908:	42b3      	cmp	r3, r6
 800890a:	bfa8      	it	ge
 800890c:	2200      	movge	r2, #0
 800890e:	18ab      	adds	r3, r5, r2
 8008910:	e7e1      	b.n	80088d6 <__sccl+0x32>
 8008912:	4610      	mov	r0, r2
 8008914:	e7da      	b.n	80088cc <__sccl+0x28>

08008916 <__submore>:
 8008916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800891a:	460c      	mov	r4, r1
 800891c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800891e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008922:	4299      	cmp	r1, r3
 8008924:	d11d      	bne.n	8008962 <__submore+0x4c>
 8008926:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800892a:	f7fe fff5 	bl	8007918 <_malloc_r>
 800892e:	b918      	cbnz	r0, 8008938 <__submore+0x22>
 8008930:	f04f 30ff 	mov.w	r0, #4294967295
 8008934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008938:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800893c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800893e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008942:	6360      	str	r0, [r4, #52]	@ 0x34
 8008944:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008948:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800894c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008950:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008954:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008958:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800895c:	6020      	str	r0, [r4, #0]
 800895e:	2000      	movs	r0, #0
 8008960:	e7e8      	b.n	8008934 <__submore+0x1e>
 8008962:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008964:	0077      	lsls	r7, r6, #1
 8008966:	463a      	mov	r2, r7
 8008968:	f000 f8f8 	bl	8008b5c <_realloc_r>
 800896c:	4605      	mov	r5, r0
 800896e:	2800      	cmp	r0, #0
 8008970:	d0de      	beq.n	8008930 <__submore+0x1a>
 8008972:	eb00 0806 	add.w	r8, r0, r6
 8008976:	4601      	mov	r1, r0
 8008978:	4632      	mov	r2, r6
 800897a:	4640      	mov	r0, r8
 800897c:	f7fe fedf 	bl	800773e <memcpy>
 8008980:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008984:	f8c4 8000 	str.w	r8, [r4]
 8008988:	e7e9      	b.n	800895e <__submore+0x48>

0800898a <memmove>:
 800898a:	4288      	cmp	r0, r1
 800898c:	b510      	push	{r4, lr}
 800898e:	eb01 0402 	add.w	r4, r1, r2
 8008992:	d902      	bls.n	800899a <memmove+0x10>
 8008994:	4284      	cmp	r4, r0
 8008996:	4623      	mov	r3, r4
 8008998:	d807      	bhi.n	80089aa <memmove+0x20>
 800899a:	1e43      	subs	r3, r0, #1
 800899c:	42a1      	cmp	r1, r4
 800899e:	d008      	beq.n	80089b2 <memmove+0x28>
 80089a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089a4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089a8:	e7f8      	b.n	800899c <memmove+0x12>
 80089aa:	4402      	add	r2, r0
 80089ac:	4601      	mov	r1, r0
 80089ae:	428a      	cmp	r2, r1
 80089b0:	d100      	bne.n	80089b4 <memmove+0x2a>
 80089b2:	bd10      	pop	{r4, pc}
 80089b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089bc:	e7f7      	b.n	80089ae <memmove+0x24>
	...

080089c0 <__gettzinfo>:
 80089c0:	4800      	ldr	r0, [pc, #0]	@ (80089c4 <__gettzinfo+0x4>)
 80089c2:	4770      	bx	lr
 80089c4:	20000188 	.word	0x20000188

080089c8 <gmtime_r>:
 80089c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089cc:	4a4d      	ldr	r2, [pc, #308]	@ (8008b04 <gmtime_r+0x13c>)
 80089ce:	460c      	mov	r4, r1
 80089d0:	2300      	movs	r3, #0
 80089d2:	e9d0 0100 	ldrd	r0, r1, [r0]
 80089d6:	f7f7 fc6b 	bl	80002b0 <__aeabi_ldivmod>
 80089da:	2a00      	cmp	r2, #0
 80089dc:	bfbc      	itt	lt
 80089de:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 80089e2:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 80089e6:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80089ea:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 80089ee:	fbb2 f3f1 	udiv	r3, r2, r1
 80089f2:	fb01 2213 	mls	r2, r1, r3, r2
 80089f6:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 80089fa:	bfac      	ite	ge
 80089fc:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 8008a00:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 8008a04:	60a3      	str	r3, [r4, #8]
 8008a06:	fbb2 f3f1 	udiv	r3, r2, r1
 8008a0a:	fb01 2213 	mls	r2, r1, r3, r2
 8008a0e:	6063      	str	r3, [r4, #4]
 8008a10:	6022      	str	r2, [r4, #0]
 8008a12:	1cc3      	adds	r3, r0, #3
 8008a14:	2207      	movs	r2, #7
 8008a16:	fb93 f2f2 	sdiv	r2, r3, r2
 8008a1a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8008a1e:	1a9b      	subs	r3, r3, r2
 8008a20:	4939      	ldr	r1, [pc, #228]	@ (8008b08 <gmtime_r+0x140>)
 8008a22:	d555      	bpl.n	8008ad0 <gmtime_r+0x108>
 8008a24:	3307      	adds	r3, #7
 8008a26:	61a3      	str	r3, [r4, #24]
 8008a28:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 8008a2c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8008a30:	fb93 f1f1 	sdiv	r1, r3, r1
 8008a34:	4b35      	ldr	r3, [pc, #212]	@ (8008b0c <gmtime_r+0x144>)
 8008a36:	fb03 0001 	mla	r0, r3, r1, r0
 8008a3a:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 8008a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a42:	4403      	add	r3, r0
 8008a44:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 8008a48:	fbb0 f2fc 	udiv	r2, r0, ip
 8008a4c:	1a9b      	subs	r3, r3, r2
 8008a4e:	f240 176d 	movw	r7, #365	@ 0x16d
 8008a52:	4a2f      	ldr	r2, [pc, #188]	@ (8008b10 <gmtime_r+0x148>)
 8008a54:	fbb0 f2f2 	udiv	r2, r0, r2
 8008a58:	2664      	movs	r6, #100	@ 0x64
 8008a5a:	1a9b      	subs	r3, r3, r2
 8008a5c:	fbb3 f2f7 	udiv	r2, r3, r7
 8008a60:	fbb3 f3fc 	udiv	r3, r3, ip
 8008a64:	fbb2 f5f6 	udiv	r5, r2, r6
 8008a68:	1aeb      	subs	r3, r5, r3
 8008a6a:	4403      	add	r3, r0
 8008a6c:	fb07 3312 	mls	r3, r7, r2, r3
 8008a70:	2099      	movs	r0, #153	@ 0x99
 8008a72:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8008a76:	3702      	adds	r7, #2
 8008a78:	f103 0e01 	add.w	lr, r3, #1
 8008a7c:	fbb7 fcf0 	udiv	ip, r7, r0
 8008a80:	fb00 f00c 	mul.w	r0, r0, ip
 8008a84:	3002      	adds	r0, #2
 8008a86:	f04f 0805 	mov.w	r8, #5
 8008a8a:	fbb0 f0f8 	udiv	r0, r0, r8
 8008a8e:	ebae 0000 	sub.w	r0, lr, r0
 8008a92:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 8008a96:	4577      	cmp	r7, lr
 8008a98:	bf8c      	ite	hi
 8008a9a:	f06f 0709 	mvnhi.w	r7, #9
 8008a9e:	2702      	movls	r7, #2
 8008aa0:	4467      	add	r7, ip
 8008aa2:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 8008aa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008aaa:	2f01      	cmp	r7, #1
 8008aac:	bf98      	it	ls
 8008aae:	3101      	addls	r1, #1
 8008ab0:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8008ab4:	d312      	bcc.n	8008adc <gmtime_r+0x114>
 8008ab6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8008aba:	61e3      	str	r3, [r4, #28]
 8008abc:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	60e0      	str	r0, [r4, #12]
 8008ac4:	e9c4 7104 	strd	r7, r1, [r4, #16]
 8008ac8:	6223      	str	r3, [r4, #32]
 8008aca:	4620      	mov	r0, r4
 8008acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ad0:	2800      	cmp	r0, #0
 8008ad2:	61a3      	str	r3, [r4, #24]
 8008ad4:	dba8      	blt.n	8008a28 <gmtime_r+0x60>
 8008ad6:	fb90 f1f1 	sdiv	r1, r0, r1
 8008ada:	e7ab      	b.n	8008a34 <gmtime_r+0x6c>
 8008adc:	f012 0f03 	tst.w	r2, #3
 8008ae0:	d102      	bne.n	8008ae8 <gmtime_r+0x120>
 8008ae2:	fb06 2515 	mls	r5, r6, r5, r2
 8008ae6:	b95d      	cbnz	r5, 8008b00 <gmtime_r+0x138>
 8008ae8:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 8008aec:	fbb2 f6f5 	udiv	r6, r2, r5
 8008af0:	fb05 2216 	mls	r2, r5, r6, r2
 8008af4:	fab2 f282 	clz	r2, r2
 8008af8:	0952      	lsrs	r2, r2, #5
 8008afa:	333b      	adds	r3, #59	@ 0x3b
 8008afc:	4413      	add	r3, r2
 8008afe:	e7dc      	b.n	8008aba <gmtime_r+0xf2>
 8008b00:	2201      	movs	r2, #1
 8008b02:	e7fa      	b.n	8008afa <gmtime_r+0x132>
 8008b04:	00015180 	.word	0x00015180
 8008b08:	00023ab1 	.word	0x00023ab1
 8008b0c:	fffdc54f 	.word	0xfffdc54f
 8008b10:	00023ab0 	.word	0x00023ab0

08008b14 <_sbrk_r>:
 8008b14:	b538      	push	{r3, r4, r5, lr}
 8008b16:	4d06      	ldr	r5, [pc, #24]	@ (8008b30 <_sbrk_r+0x1c>)
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4604      	mov	r4, r0
 8008b1c:	4608      	mov	r0, r1
 8008b1e:	602b      	str	r3, [r5, #0]
 8008b20:	f7fa fb12 	bl	8003148 <_sbrk>
 8008b24:	1c43      	adds	r3, r0, #1
 8008b26:	d102      	bne.n	8008b2e <_sbrk_r+0x1a>
 8008b28:	682b      	ldr	r3, [r5, #0]
 8008b2a:	b103      	cbz	r3, 8008b2e <_sbrk_r+0x1a>
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	bd38      	pop	{r3, r4, r5, pc}
 8008b30:	20002b00 	.word	0x20002b00

08008b34 <abort>:
 8008b34:	b508      	push	{r3, lr}
 8008b36:	2006      	movs	r0, #6
 8008b38:	f000 fa3c 	bl	8008fb4 <raise>
 8008b3c:	2001      	movs	r0, #1
 8008b3e:	f7fa faa7 	bl	8003090 <_exit>
	...

08008b44 <__env_lock>:
 8008b44:	4801      	ldr	r0, [pc, #4]	@ (8008b4c <__env_lock+0x8>)
 8008b46:	f7fe bdef 	b.w	8007728 <__retarget_lock_acquire_recursive>
 8008b4a:	bf00      	nop
 8008b4c:	20002b05 	.word	0x20002b05

08008b50 <__env_unlock>:
 8008b50:	4801      	ldr	r0, [pc, #4]	@ (8008b58 <__env_unlock+0x8>)
 8008b52:	f7fe bdeb 	b.w	800772c <__retarget_lock_release_recursive>
 8008b56:	bf00      	nop
 8008b58:	20002b05 	.word	0x20002b05

08008b5c <_realloc_r>:
 8008b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b60:	4607      	mov	r7, r0
 8008b62:	4614      	mov	r4, r2
 8008b64:	460d      	mov	r5, r1
 8008b66:	b921      	cbnz	r1, 8008b72 <_realloc_r+0x16>
 8008b68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b6c:	4611      	mov	r1, r2
 8008b6e:	f7fe bed3 	b.w	8007918 <_malloc_r>
 8008b72:	b92a      	cbnz	r2, 8008b80 <_realloc_r+0x24>
 8008b74:	f7fe fe10 	bl	8007798 <_free_r>
 8008b78:	4625      	mov	r5, r4
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b80:	f000 fa34 	bl	8008fec <_malloc_usable_size_r>
 8008b84:	4284      	cmp	r4, r0
 8008b86:	4606      	mov	r6, r0
 8008b88:	d802      	bhi.n	8008b90 <_realloc_r+0x34>
 8008b8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b8e:	d8f4      	bhi.n	8008b7a <_realloc_r+0x1e>
 8008b90:	4621      	mov	r1, r4
 8008b92:	4638      	mov	r0, r7
 8008b94:	f7fe fec0 	bl	8007918 <_malloc_r>
 8008b98:	4680      	mov	r8, r0
 8008b9a:	b908      	cbnz	r0, 8008ba0 <_realloc_r+0x44>
 8008b9c:	4645      	mov	r5, r8
 8008b9e:	e7ec      	b.n	8008b7a <_realloc_r+0x1e>
 8008ba0:	42b4      	cmp	r4, r6
 8008ba2:	4622      	mov	r2, r4
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	bf28      	it	cs
 8008ba8:	4632      	movcs	r2, r6
 8008baa:	f7fe fdc8 	bl	800773e <memcpy>
 8008bae:	4629      	mov	r1, r5
 8008bb0:	4638      	mov	r0, r7
 8008bb2:	f7fe fdf1 	bl	8007798 <_free_r>
 8008bb6:	e7f1      	b.n	8008b9c <_realloc_r+0x40>

08008bb8 <__sfputc_r>:
 8008bb8:	6893      	ldr	r3, [r2, #8]
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	b410      	push	{r4}
 8008bc0:	6093      	str	r3, [r2, #8]
 8008bc2:	da08      	bge.n	8008bd6 <__sfputc_r+0x1e>
 8008bc4:	6994      	ldr	r4, [r2, #24]
 8008bc6:	42a3      	cmp	r3, r4
 8008bc8:	db01      	blt.n	8008bce <__sfputc_r+0x16>
 8008bca:	290a      	cmp	r1, #10
 8008bcc:	d103      	bne.n	8008bd6 <__sfputc_r+0x1e>
 8008bce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bd2:	f000 b933 	b.w	8008e3c <__swbuf_r>
 8008bd6:	6813      	ldr	r3, [r2, #0]
 8008bd8:	1c58      	adds	r0, r3, #1
 8008bda:	6010      	str	r0, [r2, #0]
 8008bdc:	7019      	strb	r1, [r3, #0]
 8008bde:	4608      	mov	r0, r1
 8008be0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <__sfputs_r>:
 8008be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be8:	4606      	mov	r6, r0
 8008bea:	460f      	mov	r7, r1
 8008bec:	4614      	mov	r4, r2
 8008bee:	18d5      	adds	r5, r2, r3
 8008bf0:	42ac      	cmp	r4, r5
 8008bf2:	d101      	bne.n	8008bf8 <__sfputs_r+0x12>
 8008bf4:	2000      	movs	r0, #0
 8008bf6:	e007      	b.n	8008c08 <__sfputs_r+0x22>
 8008bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bfc:	463a      	mov	r2, r7
 8008bfe:	4630      	mov	r0, r6
 8008c00:	f7ff ffda 	bl	8008bb8 <__sfputc_r>
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	d1f3      	bne.n	8008bf0 <__sfputs_r+0xa>
 8008c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c0c <_vfiprintf_r>:
 8008c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c10:	460d      	mov	r5, r1
 8008c12:	b09d      	sub	sp, #116	@ 0x74
 8008c14:	4614      	mov	r4, r2
 8008c16:	4698      	mov	r8, r3
 8008c18:	4606      	mov	r6, r0
 8008c1a:	b118      	cbz	r0, 8008c24 <_vfiprintf_r+0x18>
 8008c1c:	6a03      	ldr	r3, [r0, #32]
 8008c1e:	b90b      	cbnz	r3, 8008c24 <_vfiprintf_r+0x18>
 8008c20:	f7fe f800 	bl	8006c24 <__sinit>
 8008c24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c26:	07d9      	lsls	r1, r3, #31
 8008c28:	d405      	bmi.n	8008c36 <_vfiprintf_r+0x2a>
 8008c2a:	89ab      	ldrh	r3, [r5, #12]
 8008c2c:	059a      	lsls	r2, r3, #22
 8008c2e:	d402      	bmi.n	8008c36 <_vfiprintf_r+0x2a>
 8008c30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c32:	f7fe fd79 	bl	8007728 <__retarget_lock_acquire_recursive>
 8008c36:	89ab      	ldrh	r3, [r5, #12]
 8008c38:	071b      	lsls	r3, r3, #28
 8008c3a:	d501      	bpl.n	8008c40 <_vfiprintf_r+0x34>
 8008c3c:	692b      	ldr	r3, [r5, #16]
 8008c3e:	b99b      	cbnz	r3, 8008c68 <_vfiprintf_r+0x5c>
 8008c40:	4629      	mov	r1, r5
 8008c42:	4630      	mov	r0, r6
 8008c44:	f000 f938 	bl	8008eb8 <__swsetup_r>
 8008c48:	b170      	cbz	r0, 8008c68 <_vfiprintf_r+0x5c>
 8008c4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c4c:	07dc      	lsls	r4, r3, #31
 8008c4e:	d504      	bpl.n	8008c5a <_vfiprintf_r+0x4e>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	b01d      	add	sp, #116	@ 0x74
 8008c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c5a:	89ab      	ldrh	r3, [r5, #12]
 8008c5c:	0598      	lsls	r0, r3, #22
 8008c5e:	d4f7      	bmi.n	8008c50 <_vfiprintf_r+0x44>
 8008c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c62:	f7fe fd63 	bl	800772c <__retarget_lock_release_recursive>
 8008c66:	e7f3      	b.n	8008c50 <_vfiprintf_r+0x44>
 8008c68:	2300      	movs	r3, #0
 8008c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c6c:	2320      	movs	r3, #32
 8008c6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c72:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c76:	2330      	movs	r3, #48	@ 0x30
 8008c78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e28 <_vfiprintf_r+0x21c>
 8008c7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c80:	f04f 0901 	mov.w	r9, #1
 8008c84:	4623      	mov	r3, r4
 8008c86:	469a      	mov	sl, r3
 8008c88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c8c:	b10a      	cbz	r2, 8008c92 <_vfiprintf_r+0x86>
 8008c8e:	2a25      	cmp	r2, #37	@ 0x25
 8008c90:	d1f9      	bne.n	8008c86 <_vfiprintf_r+0x7a>
 8008c92:	ebba 0b04 	subs.w	fp, sl, r4
 8008c96:	d00b      	beq.n	8008cb0 <_vfiprintf_r+0xa4>
 8008c98:	465b      	mov	r3, fp
 8008c9a:	4622      	mov	r2, r4
 8008c9c:	4629      	mov	r1, r5
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	f7ff ffa1 	bl	8008be6 <__sfputs_r>
 8008ca4:	3001      	adds	r0, #1
 8008ca6:	f000 80a7 	beq.w	8008df8 <_vfiprintf_r+0x1ec>
 8008caa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cac:	445a      	add	r2, fp
 8008cae:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f000 809f 	beq.w	8008df8 <_vfiprintf_r+0x1ec>
 8008cba:	2300      	movs	r3, #0
 8008cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cc4:	f10a 0a01 	add.w	sl, sl, #1
 8008cc8:	9304      	str	r3, [sp, #16]
 8008cca:	9307      	str	r3, [sp, #28]
 8008ccc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cd2:	4654      	mov	r4, sl
 8008cd4:	2205      	movs	r2, #5
 8008cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cda:	4853      	ldr	r0, [pc, #332]	@ (8008e28 <_vfiprintf_r+0x21c>)
 8008cdc:	f7f7 fa98 	bl	8000210 <memchr>
 8008ce0:	9a04      	ldr	r2, [sp, #16]
 8008ce2:	b9d8      	cbnz	r0, 8008d1c <_vfiprintf_r+0x110>
 8008ce4:	06d1      	lsls	r1, r2, #27
 8008ce6:	bf44      	itt	mi
 8008ce8:	2320      	movmi	r3, #32
 8008cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cee:	0713      	lsls	r3, r2, #28
 8008cf0:	bf44      	itt	mi
 8008cf2:	232b      	movmi	r3, #43	@ 0x2b
 8008cf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cf8:	f89a 3000 	ldrb.w	r3, [sl]
 8008cfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cfe:	d015      	beq.n	8008d2c <_vfiprintf_r+0x120>
 8008d00:	9a07      	ldr	r2, [sp, #28]
 8008d02:	4654      	mov	r4, sl
 8008d04:	2000      	movs	r0, #0
 8008d06:	f04f 0c0a 	mov.w	ip, #10
 8008d0a:	4621      	mov	r1, r4
 8008d0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d10:	3b30      	subs	r3, #48	@ 0x30
 8008d12:	2b09      	cmp	r3, #9
 8008d14:	d94b      	bls.n	8008dae <_vfiprintf_r+0x1a2>
 8008d16:	b1b0      	cbz	r0, 8008d46 <_vfiprintf_r+0x13a>
 8008d18:	9207      	str	r2, [sp, #28]
 8008d1a:	e014      	b.n	8008d46 <_vfiprintf_r+0x13a>
 8008d1c:	eba0 0308 	sub.w	r3, r0, r8
 8008d20:	fa09 f303 	lsl.w	r3, r9, r3
 8008d24:	4313      	orrs	r3, r2
 8008d26:	9304      	str	r3, [sp, #16]
 8008d28:	46a2      	mov	sl, r4
 8008d2a:	e7d2      	b.n	8008cd2 <_vfiprintf_r+0xc6>
 8008d2c:	9b03      	ldr	r3, [sp, #12]
 8008d2e:	1d19      	adds	r1, r3, #4
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	9103      	str	r1, [sp, #12]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	bfbb      	ittet	lt
 8008d38:	425b      	neglt	r3, r3
 8008d3a:	f042 0202 	orrlt.w	r2, r2, #2
 8008d3e:	9307      	strge	r3, [sp, #28]
 8008d40:	9307      	strlt	r3, [sp, #28]
 8008d42:	bfb8      	it	lt
 8008d44:	9204      	strlt	r2, [sp, #16]
 8008d46:	7823      	ldrb	r3, [r4, #0]
 8008d48:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d4a:	d10a      	bne.n	8008d62 <_vfiprintf_r+0x156>
 8008d4c:	7863      	ldrb	r3, [r4, #1]
 8008d4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d50:	d132      	bne.n	8008db8 <_vfiprintf_r+0x1ac>
 8008d52:	9b03      	ldr	r3, [sp, #12]
 8008d54:	1d1a      	adds	r2, r3, #4
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	9203      	str	r2, [sp, #12]
 8008d5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d5e:	3402      	adds	r4, #2
 8008d60:	9305      	str	r3, [sp, #20]
 8008d62:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e38 <_vfiprintf_r+0x22c>
 8008d66:	7821      	ldrb	r1, [r4, #0]
 8008d68:	2203      	movs	r2, #3
 8008d6a:	4650      	mov	r0, sl
 8008d6c:	f7f7 fa50 	bl	8000210 <memchr>
 8008d70:	b138      	cbz	r0, 8008d82 <_vfiprintf_r+0x176>
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	eba0 000a 	sub.w	r0, r0, sl
 8008d78:	2240      	movs	r2, #64	@ 0x40
 8008d7a:	4082      	lsls	r2, r0
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	3401      	adds	r4, #1
 8008d80:	9304      	str	r3, [sp, #16]
 8008d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d86:	4829      	ldr	r0, [pc, #164]	@ (8008e2c <_vfiprintf_r+0x220>)
 8008d88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d8c:	2206      	movs	r2, #6
 8008d8e:	f7f7 fa3f 	bl	8000210 <memchr>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	d03f      	beq.n	8008e16 <_vfiprintf_r+0x20a>
 8008d96:	4b26      	ldr	r3, [pc, #152]	@ (8008e30 <_vfiprintf_r+0x224>)
 8008d98:	bb1b      	cbnz	r3, 8008de2 <_vfiprintf_r+0x1d6>
 8008d9a:	9b03      	ldr	r3, [sp, #12]
 8008d9c:	3307      	adds	r3, #7
 8008d9e:	f023 0307 	bic.w	r3, r3, #7
 8008da2:	3308      	adds	r3, #8
 8008da4:	9303      	str	r3, [sp, #12]
 8008da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008da8:	443b      	add	r3, r7
 8008daa:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dac:	e76a      	b.n	8008c84 <_vfiprintf_r+0x78>
 8008dae:	fb0c 3202 	mla	r2, ip, r2, r3
 8008db2:	460c      	mov	r4, r1
 8008db4:	2001      	movs	r0, #1
 8008db6:	e7a8      	b.n	8008d0a <_vfiprintf_r+0xfe>
 8008db8:	2300      	movs	r3, #0
 8008dba:	3401      	adds	r4, #1
 8008dbc:	9305      	str	r3, [sp, #20]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	f04f 0c0a 	mov.w	ip, #10
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dca:	3a30      	subs	r2, #48	@ 0x30
 8008dcc:	2a09      	cmp	r2, #9
 8008dce:	d903      	bls.n	8008dd8 <_vfiprintf_r+0x1cc>
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d0c6      	beq.n	8008d62 <_vfiprintf_r+0x156>
 8008dd4:	9105      	str	r1, [sp, #20]
 8008dd6:	e7c4      	b.n	8008d62 <_vfiprintf_r+0x156>
 8008dd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ddc:	4604      	mov	r4, r0
 8008dde:	2301      	movs	r3, #1
 8008de0:	e7f0      	b.n	8008dc4 <_vfiprintf_r+0x1b8>
 8008de2:	ab03      	add	r3, sp, #12
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	462a      	mov	r2, r5
 8008de8:	4b12      	ldr	r3, [pc, #72]	@ (8008e34 <_vfiprintf_r+0x228>)
 8008dea:	a904      	add	r1, sp, #16
 8008dec:	4630      	mov	r0, r6
 8008dee:	f3af 8000 	nop.w
 8008df2:	4607      	mov	r7, r0
 8008df4:	1c78      	adds	r0, r7, #1
 8008df6:	d1d6      	bne.n	8008da6 <_vfiprintf_r+0x19a>
 8008df8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dfa:	07d9      	lsls	r1, r3, #31
 8008dfc:	d405      	bmi.n	8008e0a <_vfiprintf_r+0x1fe>
 8008dfe:	89ab      	ldrh	r3, [r5, #12]
 8008e00:	059a      	lsls	r2, r3, #22
 8008e02:	d402      	bmi.n	8008e0a <_vfiprintf_r+0x1fe>
 8008e04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e06:	f7fe fc91 	bl	800772c <__retarget_lock_release_recursive>
 8008e0a:	89ab      	ldrh	r3, [r5, #12]
 8008e0c:	065b      	lsls	r3, r3, #25
 8008e0e:	f53f af1f 	bmi.w	8008c50 <_vfiprintf_r+0x44>
 8008e12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e14:	e71e      	b.n	8008c54 <_vfiprintf_r+0x48>
 8008e16:	ab03      	add	r3, sp, #12
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	462a      	mov	r2, r5
 8008e1c:	4b05      	ldr	r3, [pc, #20]	@ (8008e34 <_vfiprintf_r+0x228>)
 8008e1e:	a904      	add	r1, sp, #16
 8008e20:	4630      	mov	r0, r6
 8008e22:	f7ff fa15 	bl	8008250 <_printf_i>
 8008e26:	e7e4      	b.n	8008df2 <_vfiprintf_r+0x1e6>
 8008e28:	0800a6c3 	.word	0x0800a6c3
 8008e2c:	0800a6cd 	.word	0x0800a6cd
 8008e30:	00000000 	.word	0x00000000
 8008e34:	08008be7 	.word	0x08008be7
 8008e38:	0800a6c9 	.word	0x0800a6c9

08008e3c <__swbuf_r>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	460e      	mov	r6, r1
 8008e40:	4614      	mov	r4, r2
 8008e42:	4605      	mov	r5, r0
 8008e44:	b118      	cbz	r0, 8008e4e <__swbuf_r+0x12>
 8008e46:	6a03      	ldr	r3, [r0, #32]
 8008e48:	b90b      	cbnz	r3, 8008e4e <__swbuf_r+0x12>
 8008e4a:	f7fd feeb 	bl	8006c24 <__sinit>
 8008e4e:	69a3      	ldr	r3, [r4, #24]
 8008e50:	60a3      	str	r3, [r4, #8]
 8008e52:	89a3      	ldrh	r3, [r4, #12]
 8008e54:	071a      	lsls	r2, r3, #28
 8008e56:	d501      	bpl.n	8008e5c <__swbuf_r+0x20>
 8008e58:	6923      	ldr	r3, [r4, #16]
 8008e5a:	b943      	cbnz	r3, 8008e6e <__swbuf_r+0x32>
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	4628      	mov	r0, r5
 8008e60:	f000 f82a 	bl	8008eb8 <__swsetup_r>
 8008e64:	b118      	cbz	r0, 8008e6e <__swbuf_r+0x32>
 8008e66:	f04f 37ff 	mov.w	r7, #4294967295
 8008e6a:	4638      	mov	r0, r7
 8008e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e6e:	6823      	ldr	r3, [r4, #0]
 8008e70:	6922      	ldr	r2, [r4, #16]
 8008e72:	1a98      	subs	r0, r3, r2
 8008e74:	6963      	ldr	r3, [r4, #20]
 8008e76:	b2f6      	uxtb	r6, r6
 8008e78:	4283      	cmp	r3, r0
 8008e7a:	4637      	mov	r7, r6
 8008e7c:	dc05      	bgt.n	8008e8a <__swbuf_r+0x4e>
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4628      	mov	r0, r5
 8008e82:	f7ff fcd5 	bl	8008830 <_fflush_r>
 8008e86:	2800      	cmp	r0, #0
 8008e88:	d1ed      	bne.n	8008e66 <__swbuf_r+0x2a>
 8008e8a:	68a3      	ldr	r3, [r4, #8]
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	60a3      	str	r3, [r4, #8]
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	1c5a      	adds	r2, r3, #1
 8008e94:	6022      	str	r2, [r4, #0]
 8008e96:	701e      	strb	r6, [r3, #0]
 8008e98:	6962      	ldr	r2, [r4, #20]
 8008e9a:	1c43      	adds	r3, r0, #1
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d004      	beq.n	8008eaa <__swbuf_r+0x6e>
 8008ea0:	89a3      	ldrh	r3, [r4, #12]
 8008ea2:	07db      	lsls	r3, r3, #31
 8008ea4:	d5e1      	bpl.n	8008e6a <__swbuf_r+0x2e>
 8008ea6:	2e0a      	cmp	r6, #10
 8008ea8:	d1df      	bne.n	8008e6a <__swbuf_r+0x2e>
 8008eaa:	4621      	mov	r1, r4
 8008eac:	4628      	mov	r0, r5
 8008eae:	f7ff fcbf 	bl	8008830 <_fflush_r>
 8008eb2:	2800      	cmp	r0, #0
 8008eb4:	d0d9      	beq.n	8008e6a <__swbuf_r+0x2e>
 8008eb6:	e7d6      	b.n	8008e66 <__swbuf_r+0x2a>

08008eb8 <__swsetup_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4b29      	ldr	r3, [pc, #164]	@ (8008f60 <__swsetup_r+0xa8>)
 8008ebc:	4605      	mov	r5, r0
 8008ebe:	6818      	ldr	r0, [r3, #0]
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	b118      	cbz	r0, 8008ecc <__swsetup_r+0x14>
 8008ec4:	6a03      	ldr	r3, [r0, #32]
 8008ec6:	b90b      	cbnz	r3, 8008ecc <__swsetup_r+0x14>
 8008ec8:	f7fd feac 	bl	8006c24 <__sinit>
 8008ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ed0:	0719      	lsls	r1, r3, #28
 8008ed2:	d422      	bmi.n	8008f1a <__swsetup_r+0x62>
 8008ed4:	06da      	lsls	r2, r3, #27
 8008ed6:	d407      	bmi.n	8008ee8 <__swsetup_r+0x30>
 8008ed8:	2209      	movs	r2, #9
 8008eda:	602a      	str	r2, [r5, #0]
 8008edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ee0:	81a3      	strh	r3, [r4, #12]
 8008ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee6:	e033      	b.n	8008f50 <__swsetup_r+0x98>
 8008ee8:	0758      	lsls	r0, r3, #29
 8008eea:	d512      	bpl.n	8008f12 <__swsetup_r+0x5a>
 8008eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008eee:	b141      	cbz	r1, 8008f02 <__swsetup_r+0x4a>
 8008ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ef4:	4299      	cmp	r1, r3
 8008ef6:	d002      	beq.n	8008efe <__swsetup_r+0x46>
 8008ef8:	4628      	mov	r0, r5
 8008efa:	f7fe fc4d 	bl	8007798 <_free_r>
 8008efe:	2300      	movs	r3, #0
 8008f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008f08:	81a3      	strh	r3, [r4, #12]
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	6063      	str	r3, [r4, #4]
 8008f0e:	6923      	ldr	r3, [r4, #16]
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	f043 0308 	orr.w	r3, r3, #8
 8008f18:	81a3      	strh	r3, [r4, #12]
 8008f1a:	6923      	ldr	r3, [r4, #16]
 8008f1c:	b94b      	cbnz	r3, 8008f32 <__swsetup_r+0x7a>
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f28:	d003      	beq.n	8008f32 <__swsetup_r+0x7a>
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	f000 f88b 	bl	8009048 <__smakebuf_r>
 8008f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f36:	f013 0201 	ands.w	r2, r3, #1
 8008f3a:	d00a      	beq.n	8008f52 <__swsetup_r+0x9a>
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	60a2      	str	r2, [r4, #8]
 8008f40:	6962      	ldr	r2, [r4, #20]
 8008f42:	4252      	negs	r2, r2
 8008f44:	61a2      	str	r2, [r4, #24]
 8008f46:	6922      	ldr	r2, [r4, #16]
 8008f48:	b942      	cbnz	r2, 8008f5c <__swsetup_r+0xa4>
 8008f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f4e:	d1c5      	bne.n	8008edc <__swsetup_r+0x24>
 8008f50:	bd38      	pop	{r3, r4, r5, pc}
 8008f52:	0799      	lsls	r1, r3, #30
 8008f54:	bf58      	it	pl
 8008f56:	6962      	ldrpl	r2, [r4, #20]
 8008f58:	60a2      	str	r2, [r4, #8]
 8008f5a:	e7f4      	b.n	8008f46 <__swsetup_r+0x8e>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	e7f7      	b.n	8008f50 <__swsetup_r+0x98>
 8008f60:	20000134 	.word	0x20000134

08008f64 <_raise_r>:
 8008f64:	291f      	cmp	r1, #31
 8008f66:	b538      	push	{r3, r4, r5, lr}
 8008f68:	4605      	mov	r5, r0
 8008f6a:	460c      	mov	r4, r1
 8008f6c:	d904      	bls.n	8008f78 <_raise_r+0x14>
 8008f6e:	2316      	movs	r3, #22
 8008f70:	6003      	str	r3, [r0, #0]
 8008f72:	f04f 30ff 	mov.w	r0, #4294967295
 8008f76:	bd38      	pop	{r3, r4, r5, pc}
 8008f78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f7a:	b112      	cbz	r2, 8008f82 <_raise_r+0x1e>
 8008f7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f80:	b94b      	cbnz	r3, 8008f96 <_raise_r+0x32>
 8008f82:	4628      	mov	r0, r5
 8008f84:	f000 f830 	bl	8008fe8 <_getpid_r>
 8008f88:	4622      	mov	r2, r4
 8008f8a:	4601      	mov	r1, r0
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f92:	f000 b817 	b.w	8008fc4 <_kill_r>
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d00a      	beq.n	8008fb0 <_raise_r+0x4c>
 8008f9a:	1c59      	adds	r1, r3, #1
 8008f9c:	d103      	bne.n	8008fa6 <_raise_r+0x42>
 8008f9e:	2316      	movs	r3, #22
 8008fa0:	6003      	str	r3, [r0, #0]
 8008fa2:	2001      	movs	r0, #1
 8008fa4:	e7e7      	b.n	8008f76 <_raise_r+0x12>
 8008fa6:	2100      	movs	r1, #0
 8008fa8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008fac:	4620      	mov	r0, r4
 8008fae:	4798      	blx	r3
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	e7e0      	b.n	8008f76 <_raise_r+0x12>

08008fb4 <raise>:
 8008fb4:	4b02      	ldr	r3, [pc, #8]	@ (8008fc0 <raise+0xc>)
 8008fb6:	4601      	mov	r1, r0
 8008fb8:	6818      	ldr	r0, [r3, #0]
 8008fba:	f7ff bfd3 	b.w	8008f64 <_raise_r>
 8008fbe:	bf00      	nop
 8008fc0:	20000134 	.word	0x20000134

08008fc4 <_kill_r>:
 8008fc4:	b538      	push	{r3, r4, r5, lr}
 8008fc6:	4d07      	ldr	r5, [pc, #28]	@ (8008fe4 <_kill_r+0x20>)
 8008fc8:	2300      	movs	r3, #0
 8008fca:	4604      	mov	r4, r0
 8008fcc:	4608      	mov	r0, r1
 8008fce:	4611      	mov	r1, r2
 8008fd0:	602b      	str	r3, [r5, #0]
 8008fd2:	f7fa f84d 	bl	8003070 <_kill>
 8008fd6:	1c43      	adds	r3, r0, #1
 8008fd8:	d102      	bne.n	8008fe0 <_kill_r+0x1c>
 8008fda:	682b      	ldr	r3, [r5, #0]
 8008fdc:	b103      	cbz	r3, 8008fe0 <_kill_r+0x1c>
 8008fde:	6023      	str	r3, [r4, #0]
 8008fe0:	bd38      	pop	{r3, r4, r5, pc}
 8008fe2:	bf00      	nop
 8008fe4:	20002b00 	.word	0x20002b00

08008fe8 <_getpid_r>:
 8008fe8:	f7fa b83a 	b.w	8003060 <_getpid>

08008fec <_malloc_usable_size_r>:
 8008fec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff0:	1f18      	subs	r0, r3, #4
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	bfbc      	itt	lt
 8008ff6:	580b      	ldrlt	r3, [r1, r0]
 8008ff8:	18c0      	addlt	r0, r0, r3
 8008ffa:	4770      	bx	lr

08008ffc <__swhatbuf_r>:
 8008ffc:	b570      	push	{r4, r5, r6, lr}
 8008ffe:	460c      	mov	r4, r1
 8009000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009004:	2900      	cmp	r1, #0
 8009006:	b096      	sub	sp, #88	@ 0x58
 8009008:	4615      	mov	r5, r2
 800900a:	461e      	mov	r6, r3
 800900c:	da0d      	bge.n	800902a <__swhatbuf_r+0x2e>
 800900e:	89a3      	ldrh	r3, [r4, #12]
 8009010:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009014:	f04f 0100 	mov.w	r1, #0
 8009018:	bf14      	ite	ne
 800901a:	2340      	movne	r3, #64	@ 0x40
 800901c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009020:	2000      	movs	r0, #0
 8009022:	6031      	str	r1, [r6, #0]
 8009024:	602b      	str	r3, [r5, #0]
 8009026:	b016      	add	sp, #88	@ 0x58
 8009028:	bd70      	pop	{r4, r5, r6, pc}
 800902a:	466a      	mov	r2, sp
 800902c:	f000 f848 	bl	80090c0 <_fstat_r>
 8009030:	2800      	cmp	r0, #0
 8009032:	dbec      	blt.n	800900e <__swhatbuf_r+0x12>
 8009034:	9901      	ldr	r1, [sp, #4]
 8009036:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800903a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800903e:	4259      	negs	r1, r3
 8009040:	4159      	adcs	r1, r3
 8009042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009046:	e7eb      	b.n	8009020 <__swhatbuf_r+0x24>

08009048 <__smakebuf_r>:
 8009048:	898b      	ldrh	r3, [r1, #12]
 800904a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800904c:	079d      	lsls	r5, r3, #30
 800904e:	4606      	mov	r6, r0
 8009050:	460c      	mov	r4, r1
 8009052:	d507      	bpl.n	8009064 <__smakebuf_r+0x1c>
 8009054:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009058:	6023      	str	r3, [r4, #0]
 800905a:	6123      	str	r3, [r4, #16]
 800905c:	2301      	movs	r3, #1
 800905e:	6163      	str	r3, [r4, #20]
 8009060:	b003      	add	sp, #12
 8009062:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009064:	ab01      	add	r3, sp, #4
 8009066:	466a      	mov	r2, sp
 8009068:	f7ff ffc8 	bl	8008ffc <__swhatbuf_r>
 800906c:	9f00      	ldr	r7, [sp, #0]
 800906e:	4605      	mov	r5, r0
 8009070:	4639      	mov	r1, r7
 8009072:	4630      	mov	r0, r6
 8009074:	f7fe fc50 	bl	8007918 <_malloc_r>
 8009078:	b948      	cbnz	r0, 800908e <__smakebuf_r+0x46>
 800907a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800907e:	059a      	lsls	r2, r3, #22
 8009080:	d4ee      	bmi.n	8009060 <__smakebuf_r+0x18>
 8009082:	f023 0303 	bic.w	r3, r3, #3
 8009086:	f043 0302 	orr.w	r3, r3, #2
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	e7e2      	b.n	8009054 <__smakebuf_r+0xc>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	6020      	str	r0, [r4, #0]
 8009092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009096:	81a3      	strh	r3, [r4, #12]
 8009098:	9b01      	ldr	r3, [sp, #4]
 800909a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800909e:	b15b      	cbz	r3, 80090b8 <__smakebuf_r+0x70>
 80090a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090a4:	4630      	mov	r0, r6
 80090a6:	f000 f81d 	bl	80090e4 <_isatty_r>
 80090aa:	b128      	cbz	r0, 80090b8 <__smakebuf_r+0x70>
 80090ac:	89a3      	ldrh	r3, [r4, #12]
 80090ae:	f023 0303 	bic.w	r3, r3, #3
 80090b2:	f043 0301 	orr.w	r3, r3, #1
 80090b6:	81a3      	strh	r3, [r4, #12]
 80090b8:	89a3      	ldrh	r3, [r4, #12]
 80090ba:	431d      	orrs	r5, r3
 80090bc:	81a5      	strh	r5, [r4, #12]
 80090be:	e7cf      	b.n	8009060 <__smakebuf_r+0x18>

080090c0 <_fstat_r>:
 80090c0:	b538      	push	{r3, r4, r5, lr}
 80090c2:	4d07      	ldr	r5, [pc, #28]	@ (80090e0 <_fstat_r+0x20>)
 80090c4:	2300      	movs	r3, #0
 80090c6:	4604      	mov	r4, r0
 80090c8:	4608      	mov	r0, r1
 80090ca:	4611      	mov	r1, r2
 80090cc:	602b      	str	r3, [r5, #0]
 80090ce:	f7fa f813 	bl	80030f8 <_fstat>
 80090d2:	1c43      	adds	r3, r0, #1
 80090d4:	d102      	bne.n	80090dc <_fstat_r+0x1c>
 80090d6:	682b      	ldr	r3, [r5, #0]
 80090d8:	b103      	cbz	r3, 80090dc <_fstat_r+0x1c>
 80090da:	6023      	str	r3, [r4, #0]
 80090dc:	bd38      	pop	{r3, r4, r5, pc}
 80090de:	bf00      	nop
 80090e0:	20002b00 	.word	0x20002b00

080090e4 <_isatty_r>:
 80090e4:	b538      	push	{r3, r4, r5, lr}
 80090e6:	4d06      	ldr	r5, [pc, #24]	@ (8009100 <_isatty_r+0x1c>)
 80090e8:	2300      	movs	r3, #0
 80090ea:	4604      	mov	r4, r0
 80090ec:	4608      	mov	r0, r1
 80090ee:	602b      	str	r3, [r5, #0]
 80090f0:	f7fa f812 	bl	8003118 <_isatty>
 80090f4:	1c43      	adds	r3, r0, #1
 80090f6:	d102      	bne.n	80090fe <_isatty_r+0x1a>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	b103      	cbz	r3, 80090fe <_isatty_r+0x1a>
 80090fc:	6023      	str	r3, [r4, #0]
 80090fe:	bd38      	pop	{r3, r4, r5, pc}
 8009100:	20002b00 	.word	0x20002b00

08009104 <_init>:
 8009104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009106:	bf00      	nop
 8009108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800910a:	bc08      	pop	{r3}
 800910c:	469e      	mov	lr, r3
 800910e:	4770      	bx	lr

08009110 <_fini>:
 8009110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009112:	bf00      	nop
 8009114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009116:	bc08      	pop	{r3}
 8009118:	469e      	mov	lr, r3
 800911a:	4770      	bx	lr
