<profile>

<section name = "Vitis HLS Report for 'dft'" level="0">
<item name = "Date">Sat Nov 12 22:08:15 2022
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.958 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">524625, 524625, 5.246 ms, 5.246 ms, 524626, 524626, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62">dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2, 524364, 524364, 5.244 ms, 5.244 ms, 524364, 524364, no</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86">dft_Pipeline_VITIS_LOOP_39_3, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 68, 10240, 9648, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 173, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">7, 30, 9, 18, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 8, 0, 196, 180, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62">dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2, 8, 68, 10023, 9405, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86">dft_Pipeline_VITIS_LOOP_39_3, 0, 0, 21, 63, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_real_U">temp_real_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 64, 1, 16384</column>
<column name="temp_imag_U">temp_real_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 64, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="sample_imag_address0">14, 3, 8, 24</column>
<column name="sample_imag_ce0">14, 3, 1, 3</column>
<column name="sample_imag_we0">9, 2, 1, 2</column>
<column name="sample_real_address0">14, 3, 8, 24</column>
<column name="sample_real_ce0">14, 3, 1, 3</column>
<column name="sample_real_we0">9, 2, 1, 2</column>
<column name="temp_imag_address0">14, 3, 8, 24</column>
<column name="temp_imag_ce0">14, 3, 1, 3</column>
<column name="temp_imag_we0">9, 2, 1, 2</column>
<column name="temp_real_address0">14, 3, 8, 24</column>
<column name="temp_real_ce0">14, 3, 1, 3</column>
<column name="temp_real_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 13, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 13, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dft, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, dft, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, dft, return value</column>
</table>
</item>
</section>
</profile>
