INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jzmoolman/src/_languages/Getting started with FPGAs/project_3/project_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Toggle_Project
ERROR: [VRFC 10-4982] syntax error near 'assign' [/home/jzmoolman/src/_languages/Getting started with FPGAs/project_3/project_3.srcs/sources_1/new/top.v:33]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [/home/jzmoolman/src/_languages/Getting started with FPGAs/project_3/project_3.srcs/sources_1/new/top.v:33]
ERROR: [VRFC 10-2939] 'a' is an unknown type [/home/jzmoolman/src/_languages/Getting started with FPGAs/project_3/project_3.srcs/sources_1/new/top.v:32]
ERROR: [VRFC 10-8530] module 'LED_Toggle_Project' is ignored due to previous errors [/home/jzmoolman/src/_languages/Getting started with FPGAs/project_3/project_3.srcs/sources_1/new/top.v:4]
