# DATA PROCESSING APPARATUS WHEREIN A SYSTEM BUS IS SHARED BY TWO OR MORE CIRCUITS

## Abstract
In accordance with the present invention, there is pro vided a data processing apparatus comprising an MPU 1 which inputs or outputs an address signal and a data signal on the time sharing basis, a latching means 4 for latching said address signal, a memory 6 which must be refreshed, and changeover means 5 for connecting said memory to said MPU during a data signal period and connecting said memory to a refresh counter 2 during remaining periods.