EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R_US R1
U 1 1 61719973
P 3050 1700
F 0 "R1" V 2845 1700 50  0000 C CNN
F 1 "1k" V 2936 1700 50  0000 C CNN
F 2 "Resistor_THT:R_Array_SIP4" V 3090 1690 50  0001 C CNN
F 3 "~" H 3050 1700 50  0001 C CNN
	1    3050 1700
	0    1    1    0   
$EndComp
Connection ~ 3750 1700
$Comp
L power:GND #PWR05
U 1 1 6171B430
P 3750 2300
F 0 "#PWR05" H 3750 2050 50  0001 C CNN
F 1 "GND" H 3755 2127 50  0000 C CNN
F 2 "" H 3750 2300 50  0001 C CNN
F 3 "" H 3750 2300 50  0001 C CNN
	1    3750 2300
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR03
U 1 1 6171B983
P 2150 2600
F 0 "#PWR03" H 2150 2350 50  0001 C CNN
F 1 "GND" H 2155 2427 50  0000 C CNN
F 2 "" H 2150 2600 50  0001 C CNN
F 3 "" H 2150 2600 50  0001 C CNN
	1    2150 2600
	1    0    0    -1  
$EndComp
$Comp
L power:VCC #PWR04
U 1 1 6171C082
P 3750 1100
F 0 "#PWR04" H 3750 950 50  0001 C CNN
F 1 "VCC" H 3765 1273 50  0000 C CNN
F 2 "" H 3750 1100 50  0001 C CNN
F 3 "" H 3750 1100 50  0001 C CNN
	1    3750 1100
	1    0    0    -1  
$EndComp
$Comp
L Device:Battery_Cell V2
U 1 1 6171C623
P 1600 1650
F 0 "V2" H 1718 1746 50  0000 L CNN
F 1 "DC 5" H 1718 1655 50  0000 L CNN
F 2 "Resistor_THT:R_Array_SIP4" V 1600 1710 50  0001 C CNN
F 3 "~" V 1600 1710 50  0001 C CNN
	1    1600 1650
	1    0    0    -1  
$EndComp
$Comp
L power:VCC #PWR01
U 1 1 61720594
P 1600 1450
F 0 "#PWR01" H 1600 1300 50  0001 C CNN
F 1 "VCC" H 1615 1623 50  0000 C CNN
F 2 "" H 1600 1450 50  0001 C CNN
F 3 "" H 1600 1450 50  0001 C CNN
	1    1600 1450
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 61720B78
P 1600 1750
F 0 "#PWR02" H 1600 1500 50  0001 C CNN
F 1 "GND" H 1605 1577 50  0000 C CNN
F 2 "" H 1600 1750 50  0001 C CNN
F 3 "" H 1600 1750 50  0001 C CNN
	1    1600 1750
	1    0    0    -1  
$EndComp
Text Notes 4550 1450 0    50   ~ 0
.tran 10u 10m 0
Wire Wire Line
	3750 1700 3750 1900
$Comp
L Connector_Generic:Conn_01x02 J1
U 1 1 6172C1A6
P 1600 2600
F 0 "J1" H 1518 2275 50  0000 C CNN
F 1 "entre" H 1518 2366 50  0000 C CNN
F 2 "Resistor_THT:R_Array_SIP4" H 1600 2600 50  0001 C CNN
F 3 "~" H 1600 2600 50  0001 C CNN
F 4 "I" H 1600 2600 50  0001 C CNN "Spice_Primitive"
F 5 "dc 15 ac 15 0 pulse(0 5 0 0 0 3m 5m)" H 1600 2600 50  0001 C CNN "Spice_Model"
F 6 "N" H 1600 2600 50  0001 C CNN "Spice_Netlist_Enabled"
	1    1600 2600
	-1   0    0    1   
$EndComp
Wire Wire Line
	2150 2200 2150 2600
Text GLabel 2600 1400 1    50   Input ~ 0
entre
Wire Wire Line
	2600 1400 2600 1700
Connection ~ 2600 1700
Wire Wire Line
	2600 1700 2900 1700
$Comp
L Simulation_SPICE:VSIN V1
U 1 1 61734F7B
P 2150 2000
F 0 "V1" H 2280 2091 50  0000 L CNN
F 1 "VSIN" H 2280 2000 50  0000 L CNN
F 2 "Resistor_THT:R_Array_SIP4" H 2150 2000 50  0001 C CNN
F 3 "~" H 2150 2000 50  0001 C CNN
F 4 "Y" H 2150 2000 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 2150 2000 50  0001 L CNN "Spice_Primitive"
F 6 "sin(0 10 500)" H 2280 1909 50  0000 L CNN "Spice_Model"
	1    2150 2000
	1    0    0    -1  
$EndComp
Wire Wire Line
	2150 1800 2150 1700
Wire Wire Line
	2150 1700 2600 1700
Wire Wire Line
	3200 1700 3750 1700
Wire Wire Line
	3750 1700 4300 1700
Text GLabel 4300 1700 2    50   Input ~ 0
sortie
$Comp
L pspice:DIODE D2
U 1 1 6174005E
P 3750 2100
F 0 "D2" V 3796 1972 50  0000 R CNN
F 1 "DIODE" V 3705 1972 50  0000 R CNN
F 2 "Resistor_THT:R_Array_SIP4" H 3750 2100 50  0001 C CNN
F 3 "~" H 3750 2100 50  0001 C CNN
F 4 "D" H 3750 2100 50  0001 C CNN "Spice_Primitive"
F 5 "1N4148" H 3750 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3750 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/elvis/Documents/my_diode.lib" H 3750 2100 50  0001 C CNN "Spice_Lib_File"
	1    3750 2100
	0    -1   -1   0   
$EndComp
Wire Wire Line
	3750 1500 3750 1700
$Comp
L pspice:DIODE D1
U 1 1 6175AAC1
P 3750 1300
F 0 "D1" H 3750 1565 50  0000 C CNN
F 1 "DIODE" H 3750 1474 50  0000 C CNN
F 2 "Resistor_THT:R_Array_SIP4" H 3750 1300 50  0001 C CNN
F 3 "~" H 3750 1300 50  0001 C CNN
F 4 "D" H 3750 1300 50  0001 C CNN "Spice_Primitive"
F 5 "1N4148" H 3750 1300 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3750 1300 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/elvis/Documents/my_diode.lib" H 3750 1300 50  0001 C CNN "Spice_Lib_File"
	1    3750 1300
	0    -1   -1   0   
$EndComp
$EndSCHEMATC
