# do Lab4_CPU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:43 on Jul 09,2021
# vlog -work work Lab4_CPU.vo 
# -- Compiling module Lab4_CPU
# -- Compiling module hard_block
# 
# Top level modules:
# 	Lab4_CPU
# End time: 04:38:43 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:43 on Jul 09,2021
# vlog -work work WaveformF.vwf.vt 
# -- Compiling module Lab4_CPU_vlg_vec_tst
# 
# Top level modules:
# 	Lab4_CPU_vlg_vec_tst
# End time: 04:38:43 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab4_CPU_vlg_vec_tst 
# Start time: 04:38:43 on Jul 09,2021
# Loading work.Lab4_CPU_vlg_vec_tst
# Loading work.Lab4_CPU
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : WaveformF.vwf.vt(61)
#    Time: 1200 ns  Iteration: 0  Instance: /Lab4_CPU_vlg_vec_tst
# End time: 04:38:44 on Jul 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
