{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/morten/dev/risc-v-cpu/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid3787.json",
   "__class__": "Path"
  },
  1737122753.8884687,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/load_store_stage.sv",
     "__class__": "Path"
    },
    "mtime": 1736945202.0627577,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/alu_controller.sv",
     "__class__": "Path"
    },
    "mtime": 1736897703.4841697,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/wb_stage.sv",
     "__class__": "Path"
    },
    "mtime": 1736945410.7217648,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/forwarding_unit.sv",
     "__class__": "Path"
    },
    "mtime": 1736982946.7721498,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/MEM_WB_Reg.sv",
     "__class__": "Path"
    },
    "mtime": 1736964735.6433313,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/controller.sv",
     "__class__": "Path"
    },
    "mtime": 1737123017.106051,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/tb/id_ex_tb/id_ex_tb.sv",
     "__class__": "Path"
    },
    "mtime": 1736901247.718586,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/IF_ID_Reg.sv",
     "__class__": "Path"
    },
    "mtime": 1736964713.5629237,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/ex_stage.sv",
     "__class__": "Path"
    },
    "mtime": 1737124211.2123876,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/immediate_generator.sv",
     "__class__": "Path"
    },
    "mtime": 1736897726.1169105,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/id_stage.sv",
     "__class__": "Path"
    },
    "mtime": 1736966153.9948542,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/register_file.sv",
     "__class__": "Path"
    },
    "mtime": 1736964833.9775372,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/ID_EX_Reg.sv",
     "__class__": "Path"
    },
    "mtime": 1736964720.9340556,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/alu.sv",
     "__class__": "Path"
    },
    "mtime": 1736630562.8495343,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/hazard_detector.sv",
     "__class__": "Path"
    },
    "mtime": 1736630562.8495343,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/EX_MEM_Reg.sv",
     "__class__": "Path"
    },
    "mtime": 1736964886.4119222,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/if_stage.sv",
     "__class__": "Path"
    },
    "mtime": 1736982477.2267733,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/morten/dev/risc-v-cpu/src/core.sv",
     "__class__": "Path"
    },
    "mtime": 1737124161.3994973,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpoo2_j7yk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk_dq9z13.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp8kghy9h.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbwz5nta3.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjulnumgf.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/morten/dev/risc-v-cpu/src/controller.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5gdua_1n.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr785bv8t.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp97iwc4q1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx62pdrfx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1bkywfd7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphcvkhz6x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptzd0_r2r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5yywk6jn.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/morten/dev/risc-v-cpu/src/ex_stage.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppfrb4w2d.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl5snkj33.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvbfsjfrl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppwsflidf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpylrnb5vq.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu8nfja7r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3ipph6ho.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz4006cff.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe2hq2twd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprqjiytbr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgpqxuat4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa8a214tv.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8fh47zvk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7hyor_35.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2xc0xszf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb2wwyfql.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt5a6t8de.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptehkgxfk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpczamh5a1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp18vdgs_j.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgoj56gm0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwl2k2oy1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpov69y1tl.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvznmo91b.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1hv64wxk.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg105gudx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdyj4i6wz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ald7i7z.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/morten/dev/risc-v-cpu/src/core.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5s0bf3my.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyglokitn.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphphpjd35.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpccmdo3pa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_s48r2bz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfdzfbwpx.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpifg64edd.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl68k2rjh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd9ohctj4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyj8ux2fu.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxo20awgr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmple3dxf4k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpym_n3sgh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaf4mgkcq.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp146evqi9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp46fvivk0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc84bmjf2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz5iog3uf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp41213kfg.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzyldigo_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwltpwoc8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps89kubrh.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo96qf5w7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpslg_nmq0.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe889_zs9.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm0ngpkqv.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt043dpu1.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn5qi1cpi.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1aa2ysk4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqmzk_caa.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1xeiz436.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx_59rj43.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6a0kco21.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdzw7bhmo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpple985g7.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp70rrygnz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq2m5ery_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo3d71vr_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa5898m6p.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc3xpup7l.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwlgzg4w4.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj3e1s5nz.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_6gbfdom.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmple8ge_3x.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1nl79n4m.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpywldb5jo.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpofz5q5p_.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9ljh5u3k.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3lyazm4z.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/ID_EX_Reg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ID_EX_Reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/core.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "core",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/IF_ID_Reg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "IF_ID_Reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/if_stage.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "if_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/hazard_detector.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "module_name",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/load_store_stage.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "load_store_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/ex_stage.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ex_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/MEM_WB_Reg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MEM_WB_Reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/branch_unit.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "branch_unit",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/controller.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/immediate_generator.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "immediate_generator",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/tb/id_ex_tb/id_ex_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "id_ex_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/alu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/wb_stage.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "wb_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/forwarding_unit.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "forwarding_unit",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/EX_MEM_Reg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "EX_MEM_Reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/register_file.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_file",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/id_stage.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "id_stage",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/morten/dev/risc-v-cpu/src/alu_controller.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}