
---------- Begin Simulation Statistics ----------
final_tick                               926047538980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38391                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830620                       # Number of bytes of host memory used
host_op_rate                                    64593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   260.48                       # Real time elapsed on the host
host_tick_rate                               30466137                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007936                       # Number of seconds simulated
sim_ticks                                  7935697500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        58753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        125751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4807575                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       559510                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5830255                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2706311                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4807575                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2101264                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5853816                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       266737                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15690327                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11674137                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       559510                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        955918                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18299759                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13112818                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.283096                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.378855                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8644902     65.93%     65.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1253271      9.56%     75.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       829124      6.32%     81.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       531217      4.05%     85.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       265988      2.03%     87.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       328678      2.51%     90.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       160897      1.23%     91.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       142823      1.09%     92.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       955918      7.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13112818                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.587137                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.587137                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       4530431                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42302035                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3891863                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6338992                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         560403                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        546561                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3149923                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370684                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1012581                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3297                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5853816                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4467782                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              10553690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        173944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28197457                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1120806                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.368829                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4754162                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2706311                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.776623                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15868255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.883553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.381492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7804235     49.18%     49.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           647331      4.08%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           792956      5.00%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           899934      5.67%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           446025      2.81%     66.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           404743      2.55%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           931376      5.87%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           105404      0.66%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3836251     24.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15868255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18374                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18579                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       634745                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3510825                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.894746                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4502036                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1011417                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2296709                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3879344                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        61143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1488466                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35124910                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3490619                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1318546                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30072226                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         560403                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5150                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86567                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       109436                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1319                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2007954                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       914379                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1319                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       441435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       193310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28923322                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29195231                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724189                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20945938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.839490                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29335251                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39328831                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24647751                       # number of integer regfile writes
system.switch_cpus.ipc                       0.630065                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.630065                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       125950      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26504430     84.43%     84.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13860      0.04%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3673339     11.70%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1035422      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19357      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18414      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31390772                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38432                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76232                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36773                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49508                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              493519                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015722                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          442059     89.57%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          50658     10.26%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           141      0.03%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          634      0.13%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31719909                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     79170612                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29158458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53376389                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35124910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31390772                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18299788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       103526                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18903745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15868255                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.978212                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.325587                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7607438     47.94%     47.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       932865      5.88%     53.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1468352      9.25%     63.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1476654      9.31%     72.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1501792      9.46%     81.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1170521      7.38%     89.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       927155      5.84%     95.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       599286      3.78%     98.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184192      1.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15868255                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.977823                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4467782                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       458724                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       567251                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3879344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1488466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12385867                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15871375                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4322766                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          96438                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4293316                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        118976                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      97456593                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       39783434                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49070566                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6374950                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            309                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         560403                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        316815                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28226705                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        23009                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56068253                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1208507                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             47281658                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73025924                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          304                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            304                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4334                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54419                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       192748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       192748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 192748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4565184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4565184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4565184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66998                       # Request fanout histogram
system.membus.reqLayer2.occupancy           156363500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          353749750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7935697500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21945                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          333491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20175680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20178880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58826                       # Total snoops (count)
system.tol2bus.snoopTraffic                    277376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           356514                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029189                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 356210     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    304      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             356514                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314758000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446448000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       230689                       # number of demand (read+write) hits
system.l2.demand_hits::total                   230689                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       230689                       # number of overall hits
system.l2.overall_hits::total                  230689                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        66947                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        66947                       # number of overall misses
system.l2.overall_misses::total                 66999                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3951500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5621812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5625763500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3951500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5621812000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5625763500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297688                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297688                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.224929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225064                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.224929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225064                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82322.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83974.069040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83967.872655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82322.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83974.069040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83967.872655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4334                       # number of writebacks
system.l2.writebacks::total                      4334                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        66947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        66947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3471500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4952372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4955843500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3471500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4952372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4955843500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.224929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.224929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225051                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72322.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73974.517155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73973.333831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72322.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73974.517155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73973.333831                       # average overall mshr miss latency
system.l2.replacements                          58826                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17611                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           232                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   550                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.010791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 55166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.010791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 45166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 45166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3951500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3951500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82322.916667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        79030                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3471500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3471500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72322.916667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72322.916667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       230139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            230139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        66941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5621481000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5621481000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.225330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83976.651081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83974.142181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        66941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4952101000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4952101000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.225330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73977.099237                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73977.099237                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7784.748446                       # Cycle average of tags in use
system.l2.tags.total_refs                      524161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     58826                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.910363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.583463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.130180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.137102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.614999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7779.282703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.949619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950287                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2031                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2444210                       # Number of tag accesses
system.l2.tags.data_accesses                  2444210                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4284544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4287872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       277376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          277376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        66946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4334                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4334                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             16130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       387112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    539907677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540327047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       387112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           403241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34952945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34952945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34952945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            16130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       387112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    539907677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            575279993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     66856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000845460750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              135048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4019                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       66994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4334                       # Number of write requests accepted
system.mem_ctrls.readBursts                     66994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              257                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    941050250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  334520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2195500250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14065.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32815.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51420                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 66994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4334                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.636005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.262059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.169490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4730     28.74%     28.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3103     18.85%     47.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3109     18.89%     66.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2608     15.85%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1699     10.32%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          817      4.96%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          276      1.68%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           89      0.54%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16459                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     252.844697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    214.854884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    419.925209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           180     68.18%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           80     30.30%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      1.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.223485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.674958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              236     89.39%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.14%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      7.20%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      2.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4281856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  274112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4287616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               277376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       539.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7935583000                       # Total gap between requests
system.mem_ctrls.avgGap                     111254.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4278784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       274112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 387111.529893875122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 539181842.553852438927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34541639.219488896430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        66946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4334                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1497500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2194002750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 181533319500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31197.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32772.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41885860.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             59469060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             31593375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           236919480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11713680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     626318160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1719134250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1599588480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4284736485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.931932                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4141992000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    264940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3528755500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             58126740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             30868530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           240775080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10643580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     626318160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1650658440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1657253280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4274643810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.660125                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4292288250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    264940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3378459250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7935687500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4467699                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4467708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4467699                       # number of overall hits
system.cpu.icache.overall_hits::total         4467708                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             85                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            85                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6215500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6215500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6215500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6215500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4467782                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4467793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4467782                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4467793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74885.542169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73123.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74885.542169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73123.529412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4024000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4024000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4467699                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4467708                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6215500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6215500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4467782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4467793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74885.542169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73123.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4024000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000423                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8935636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8935636                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3206304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3206304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3206304                       # number of overall hits
system.cpu.dcache.overall_hits::total         3206304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       361824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         361826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       361824                       # number of overall misses
system.cpu.dcache.overall_misses::total        361826                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10569504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10569504500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10569504500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10569504500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3568128                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3568130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3568128                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3568130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101404                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101404                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29211.728630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29211.567162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29211.728630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29211.567162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2238852                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          256                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             96112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.294198                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17611                       # number of writebacks
system.cpu.dcache.writebacks::total             17611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        64188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        64188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297636                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297636                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8537557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8537557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8537557000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8537557000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.083415                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083415                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.083415                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083415                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28684.557648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28684.557648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28684.557648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28684.557648                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2632218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2632218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       361267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        361269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10561934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10561934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2993485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2993487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.120684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29235.813124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29235.651274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        64187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        64187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8530561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8530561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.099242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.099242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28714.693012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28714.693012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7570000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7570000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13590.664273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13590.664273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6996000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6996000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12582.733813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12582.733813                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926047538980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.008730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3496145                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.787010                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.008730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7433894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7433894                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926108881756000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831116                       # Number of bytes of host memory used
host_op_rate                                    79737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   814.36                       # Real time elapsed on the host
host_tick_rate                               75326001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061343                       # Number of seconds simulated
sim_ticks                                 61342776000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       612495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1224993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13774842                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1556617                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15272457                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6703097                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13774842                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7071745                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15342368                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       908622                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45551639                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         32816035                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1556628                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2414214                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     49714784                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110269                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    114944108                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.418554                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.426034                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    100753600     87.65%     87.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4273740      3.72%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3094590      2.69%     94.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1717727      1.49%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1229122      1.07%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       766032      0.67%     97.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       431773      0.38%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       263310      0.23%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2414214      2.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    114944108                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982680                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505962     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110269                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.089519                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.089519                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      95005149                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119168363                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8426477                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15411439                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1560416                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2281519                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8650793                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518590                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3287565                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469307                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15342368                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10160444                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             110060518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               83322375                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         3120832                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.125054                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11063989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6703099                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.679154                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    122685000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.070228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.531139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        100812784     82.17%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1712768      1.40%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1571571      1.28%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1832249      1.49%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1308341      1.07%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1032553      0.84%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2114812      1.72%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           536064      0.44%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11763858      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    122685000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             22976                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23056                       # number of floating regfile writes
system.switch_cpus.idleCycles                     552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1898782                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8587974                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.659114                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12451913                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3285852                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6498485                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11089720                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       203441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4781098                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     97824957                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9166061                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3654675                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      80863748                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9470199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1560416                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9536580                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       148364                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       412734                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11712                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5876                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5550615                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2870661                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         5876                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1371588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       527194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84412430                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              78962440                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676097                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57070979                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.643616                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79443544                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        111391531                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        66806397                       # number of integer regfile writes
system.switch_cpus.ipc                       0.244528                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.244528                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       819215      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70477856     83.39%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47328      0.06%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9715155     11.49%     95.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3411772      4.04%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24051      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23054      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       84518431                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           47975                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95121                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45898                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59274                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1102271                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013042                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1032821     93.70%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          68219      6.19%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           361      0.03%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          778      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           92      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       84753512                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    293057775                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     78916542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    147485687                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           97824954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          84518431                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     49714688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       328771                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     57878689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    122685000                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.688906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.666381                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     99480115     81.09%     81.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3912105      3.19%     84.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4411128      3.60%     87.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3410587      2.78%     90.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3364821      2.74%     93.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3401558      2.77%     96.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2478014      2.02%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1596225      1.30%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       630447      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    122685000                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.688903                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10160456                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1095795                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1050808                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11089720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4781098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31856515                       # number of misc regfile reads
system.switch_cpus.numCycles                122685552                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        24415755                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106113                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         185497                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9754591                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            282                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        291156                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     278816637                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      111708585                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140162746                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16007164                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       69974839                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1560416                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      70947074                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78056613                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28289                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    164973419                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7381802                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            210354947                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           203486273                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002924                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1781                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             231266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       398422                       # Transaction distribution
system.membus.trans_dist::CleanEvict           214069                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381237                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        231265                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1837496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1837496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1837496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64699200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64699200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64699200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            612502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  612502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              612502                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3018030500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3404261250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61342776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       914525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          700592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97124032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97124544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          613657                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25499008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1615121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1613336     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1785      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1615121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1517565000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502190000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       388963                       # number of demand (read+write) hits
system.l2.demand_hits::total                   388963                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       388963                       # number of overall hits
system.l2.overall_hits::total                  388963                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       612493                       # number of demand (read+write) misses
system.l2.demand_misses::total                 612501                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       612493                       # number of overall misses
system.l2.overall_misses::total                612501                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  60869310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60870019000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       709000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  60869310000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60870019000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.611603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.611606                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.611603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.611606                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        88625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99379.601073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99379.460605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        88625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99379.601073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99379.460605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              398422                       # number of writebacks
system.l2.writebacks::total                    398422                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       612493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            612501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       612493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           612501                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  54744350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54744979000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  54744350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54744979000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.611603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.611606                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.611603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.611606                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        78625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89379.552093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89379.411625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        78625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89379.552093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89379.411625                       # average overall mshr miss latency
system.l2.replacements                         613657                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       516103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           516103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       516103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       516103                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          614                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           614                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       103339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103339                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       381237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381237                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  38298340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38298340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.786743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.786743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100458.089063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100458.089063                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       381237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  34485970500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34485970500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.786743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.786743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90458.089063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90458.089063                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        88625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        88625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        78625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        78625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       285624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            285624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       231256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          231256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22570969500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22570969500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.447408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.447408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97601.660065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97601.660065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       231256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       231256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20258379500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20258379500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.447408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.447408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87601.530339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87601.530339                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     2072212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    621849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.332340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.006600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.060022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8182.933378                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          931                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8625341                       # Number of tag accesses
system.l2.tags.data_accesses                  8625341                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61342776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     39199616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39200128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25499008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25499008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       612494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              612502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       398422                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398422                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         8347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    639025792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             639034138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         8347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      415680699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            415680699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      415680699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         8347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    639025792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1054714837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    398396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    611958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000520648250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24766                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24766                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1554341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             373980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      612502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     398422                       # Number of write requests accepted
system.mem_ctrls.readBursts                    612502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   398422                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    536                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17891880750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3059830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29366243250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29236.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47986.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    83981                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70017                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                612502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               398422                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  458669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   95122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       856358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.511447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.342131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.743465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       763058     89.11%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82158      9.59%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4769      0.56%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3030      0.35%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1848      0.22%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          824      0.10%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          326      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          225      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       856358                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.711379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.196881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.969705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          23661     95.54%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           164      0.66%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            69      0.28%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           64      0.26%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          105      0.42%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          151      0.61%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          197      0.80%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          159      0.64%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          100      0.40%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           63      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           19      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            7      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24766                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.452885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23790     96.06%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      0.61%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              539      2.18%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              241      0.97%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24766                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39165824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25497216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39200128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25499008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       638.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    639.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    415.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61342505500                       # Total gap between requests
system.mem_ctrls.avgGap                      60679.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     39165312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25497216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8346.541082522903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 638466573.472318887711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415651486.003828704357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       612494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       398422                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       298750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  29365944500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1508576746000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47944.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3786379.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3000806340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1594951215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2141878620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1019575620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4842133920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25585949670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2009563200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40194858585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.250075                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5005877250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2048280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54288618750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3113618340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1654927395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2227558620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1060041060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4842133920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25690618200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1921421280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40510318815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        660.392657                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4776391750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2048280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54518104250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    69278463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14628131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14628140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14628131                       # number of overall hits
system.cpu.icache.overall_hits::total        14628140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7207000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7207000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7207000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7207000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14628226                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14628237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14628226                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14628237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75863.157895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74298.969072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75863.157895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74298.969072                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4745000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4745000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84732.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84732.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84732.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84732.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14628131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14628140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7207000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7207000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14628226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14628237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75863.157895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74298.969072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84732.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84732.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004157                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14628198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          252210.310345                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29256532                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29256532                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12078029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12078029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12078029                       # number of overall hits
system.cpu.dcache.overall_hits::total        12078029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1561888                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1561890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1561888                       # number of overall misses
system.cpu.dcache.overall_misses::total       1561890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  86813633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  86813633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  86813633000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  86813633000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13639917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13639919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13639917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13639919                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.114509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.114509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55582.495672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55582.424499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55582.495672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55582.424499                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7857995                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          373                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            262105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.980332                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.642857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       533714                       # number of writebacks
system.cpu.dcache.writebacks::total            533714                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       262796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       262796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       262796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       262796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299092                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299092                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  75273671500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75273671500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  75273671500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75273671500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.095242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.095242                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.095242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.095242                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57943.295394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57943.295394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57943.295394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57943.295394                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298070                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10077435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10077435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1076754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1076756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45991554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45991554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11154189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11154191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.096534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 42713.149429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42713.070092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       262794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       262794                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  34936771500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34936771500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 42921.975896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42921.975896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  40822078500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40822078500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84145.985439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84145.985439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  40336900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40336900000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83146.236488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83146.236488                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926108881756000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.076557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13377123                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.297271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.076557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28578932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28578932                       # Number of data accesses

---------- End Simulation Statistics   ----------
