Classic Timing Analyzer report for toplevel_rv32i
Fri Dec 05 17:35:42 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 18.634 ns                        ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[16]                         ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 38.08 MHz ( period = 26.258 ns ) ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[23][24] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                        ;                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[23][24]          ; clock      ; clock    ; None                        ; None                      ; 13.043 ns               ;
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[23][24]          ; clock      ; clock    ; None                        ; None                      ; 13.043 ns               ;
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[23][24]          ; clock      ; clock    ; None                        ; None                      ; 13.043 ns               ;
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[23][24]          ; clock      ; clock    ; None                        ; None                      ; 13.043 ns               ;
; N/A                                     ; 38.08 MHz ( period = 26.258 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[23][24]          ; clock      ; clock    ; None                        ; None                      ; 13.043 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.256 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[15][24]          ; clock      ; clock    ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.256 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[15][24]          ; clock      ; clock    ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.256 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[15][24]          ; clock      ; clock    ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.256 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[15][24]          ; clock      ; clock    ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.256 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[15][24]          ; clock      ; clock    ; None                        ; None                      ; 13.042 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[7][24]           ; clock      ; clock    ; None                        ; None                      ; 13.041 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[7][24]           ; clock      ; clock    ; None                        ; None                      ; 13.041 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[7][24]           ; clock      ; clock    ; None                        ; None                      ; 13.041 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[7][24]           ; clock      ; clock    ; None                        ; None                      ; 13.041 ns               ;
; N/A                                     ; 38.09 MHz ( period = 26.254 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[7][24]           ; clock      ; clock    ; None                        ; None                      ; 13.041 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[28][25]          ; clock      ; clock    ; None                        ; None                      ; 12.955 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[28][25]          ; clock      ; clock    ; None                        ; None                      ; 12.955 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[28][25]          ; clock      ; clock    ; None                        ; None                      ; 12.955 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[28][25]          ; clock      ; clock    ; None                        ; None                      ; 12.955 ns               ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[28][25]          ; clock      ; clock    ; None                        ; None                      ; 12.955 ns               ;
; N/A                                     ; 38.37 MHz ( period = 26.060 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[19][16]          ; clock      ; clock    ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 38.37 MHz ( period = 26.060 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[19][16]          ; clock      ; clock    ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 38.37 MHz ( period = 26.060 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[19][16]          ; clock      ; clock    ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 38.37 MHz ( period = 26.060 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[19][16]          ; clock      ; clock    ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 38.37 MHz ( period = 26.060 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[19][16]          ; clock      ; clock    ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.026 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[14][0]           ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.026 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[14][0]           ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.026 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[14][0]           ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.026 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[14][0]           ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.026 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[14][0]           ; clock      ; clock    ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[29][25]          ; clock      ; clock    ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[29][25]          ; clock      ; clock    ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[29][25]          ; clock      ; clock    ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[29][25]          ; clock      ; clock    ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[29][25]          ; clock      ; clock    ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[27][25]          ; clock      ; clock    ; None                        ; None                      ; 12.920 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[27][25]          ; clock      ; clock    ; None                        ; None                      ; 12.920 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[27][25]          ; clock      ; clock    ; None                        ; None                      ; 12.920 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[27][25]          ; clock      ; clock    ; None                        ; None                      ; 12.920 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[27][25]          ; clock      ; clock    ; None                        ; None                      ; 12.920 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[31][25]          ; clock      ; clock    ; None                        ; None                      ; 12.919 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[31][25]          ; clock      ; clock    ; None                        ; None                      ; 12.919 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[31][25]          ; clock      ; clock    ; None                        ; None                      ; 12.919 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[31][25]          ; clock      ; clock    ; None                        ; None                      ; 12.919 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[31][25]          ; clock      ; clock    ; None                        ; None                      ; 12.919 ns               ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[27][12]          ; clock      ; clock    ; None                        ; None                      ; 12.898 ns               ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[27][12]          ; clock      ; clock    ; None                        ; None                      ; 12.898 ns               ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[27][12]          ; clock      ; clock    ; None                        ; None                      ; 12.898 ns               ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[27][12]          ; clock      ; clock    ; None                        ; None                      ; 12.898 ns               ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[27][12]          ; clock      ; clock    ; None                        ; None                      ; 12.898 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[6][0]            ; clock      ; clock    ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[6][0]            ; clock      ; clock    ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[6][0]            ; clock      ; clock    ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[6][0]            ; clock      ; clock    ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 38.54 MHz ( period = 25.950 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[6][0]            ; clock      ; clock    ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[27][16]          ; clock      ; clock    ; None                        ; None                      ; 12.877 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[27][16]          ; clock      ; clock    ; None                        ; None                      ; 12.877 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[27][16]          ; clock      ; clock    ; None                        ; None                      ; 12.877 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[27][16]          ; clock      ; clock    ; None                        ; None                      ; 12.877 ns               ;
; N/A                                     ; 38.58 MHz ( period = 25.918 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[27][16]          ; clock      ; clock    ; None                        ; None                      ; 12.877 ns               ;
; N/A                                     ; 38.59 MHz ( period = 25.914 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[18][16]          ; clock      ; clock    ; None                        ; None                      ; 12.882 ns               ;
; N/A                                     ; 38.59 MHz ( period = 25.914 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[18][16]          ; clock      ; clock    ; None                        ; None                      ; 12.882 ns               ;
; N/A                                     ; 38.59 MHz ( period = 25.914 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[18][16]          ; clock      ; clock    ; None                        ; None                      ; 12.882 ns               ;
; N/A                                     ; 38.59 MHz ( period = 25.914 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[18][16]          ; clock      ; clock    ; None                        ; None                      ; 12.882 ns               ;
; N/A                                     ; 38.59 MHz ( period = 25.914 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[18][16]          ; clock      ; clock    ; None                        ; None                      ; 12.882 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[29][16]          ; clock      ; clock    ; None                        ; None                      ; 12.873 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[29][16]          ; clock      ; clock    ; None                        ; None                      ; 12.873 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[29][16]          ; clock      ; clock    ; None                        ; None                      ; 12.873 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[29][16]          ; clock      ; clock    ; None                        ; None                      ; 12.873 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[29][16]          ; clock      ; clock    ; None                        ; None                      ; 12.873 ns               ;
; N/A                                     ; 38.63 MHz ( period = 25.884 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[17][16]          ; clock      ; clock    ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 38.63 MHz ( period = 25.884 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[17][16]          ; clock      ; clock    ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 38.63 MHz ( period = 25.884 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[17][16]          ; clock      ; clock    ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 38.63 MHz ( period = 25.884 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[17][16]          ; clock      ; clock    ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 38.63 MHz ( period = 25.884 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[17][16]          ; clock      ; clock    ; None                        ; None                      ; 12.863 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.838 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[5][0]            ; clock      ; clock    ; None                        ; None                      ; 12.842 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.838 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[5][0]            ; clock      ; clock    ; None                        ; None                      ; 12.842 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.838 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[5][0]            ; clock      ; clock    ; None                        ; None                      ; 12.842 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.838 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[5][0]            ; clock      ; clock    ; None                        ; None                      ; 12.842 ns               ;
; N/A                                     ; 38.70 MHz ( period = 25.838 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[5][0]            ; clock      ; clock    ; None                        ; None                      ; 12.842 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.830 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[1][0]            ; clock      ; clock    ; None                        ; None                      ; 12.838 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.830 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[1][0]            ; clock      ; clock    ; None                        ; None                      ; 12.838 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.830 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[1][0]            ; clock      ; clock    ; None                        ; None                      ; 12.838 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.830 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[1][0]            ; clock      ; clock    ; None                        ; None                      ; 12.838 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.830 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[1][0]            ; clock      ; clock    ; None                        ; None                      ; 12.838 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[3][0]            ; clock      ; clock    ; None                        ; None                      ; 12.837 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[3][0]            ; clock      ; clock    ; None                        ; None                      ; 12.837 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[3][0]            ; clock      ; clock    ; None                        ; None                      ; 12.837 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[3][0]            ; clock      ; clock    ; None                        ; None                      ; 12.837 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[3][0]            ; clock      ; clock    ; None                        ; None                      ; 12.837 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.768 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[12][0]           ; clock      ; clock    ; None                        ; None                      ; 12.787 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.768 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[12][0]           ; clock      ; clock    ; None                        ; None                      ; 12.787 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.768 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[12][0]           ; clock      ; clock    ; None                        ; None                      ; 12.787 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.768 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[12][0]           ; clock      ; clock    ; None                        ; None                      ; 12.787 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.768 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[12][0]           ; clock      ; clock    ; None                        ; None                      ; 12.787 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[16][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[16][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[16][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[16][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[16][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.754 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[29][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.754 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[29][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.754 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[29][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.754 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[29][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.754 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[29][0]           ; clock      ; clock    ; None                        ; None                      ; 12.786 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[4][0]            ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[4][0]            ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[4][0]            ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[4][0]            ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[4][0]            ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.732 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[4][4]            ; clock      ; clock    ; None                        ; None                      ; 12.769 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.732 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[4][4]            ; clock      ; clock    ; None                        ; None                      ; 12.769 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.732 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[4][4]            ; clock      ; clock    ; None                        ; None                      ; 12.769 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.732 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[4][4]            ; clock      ; clock    ; None                        ; None                      ; 12.769 ns               ;
; N/A                                     ; 38.86 MHz ( period = 25.732 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[4][4]            ; clock      ; clock    ; None                        ; None                      ; 12.769 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[12][25]          ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[12][25]          ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[12][25]          ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[12][25]          ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[12][25]          ; clock      ; clock    ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[18][4]           ; clock      ; clock    ; None                        ; None                      ; 12.762 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[18][4]           ; clock      ; clock    ; None                        ; None                      ; 12.762 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[18][4]           ; clock      ; clock    ; None                        ; None                      ; 12.762 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[18][4]           ; clock      ; clock    ; None                        ; None                      ; 12.762 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[18][4]           ; clock      ; clock    ; None                        ; None                      ; 12.762 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[30][19]          ; clock      ; clock    ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[30][19]          ; clock      ; clock    ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[30][19]          ; clock      ; clock    ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[30][19]          ; clock      ; clock    ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[30][19]          ; clock      ; clock    ; None                        ; None                      ; 12.741 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[6][9]            ; clock      ; clock    ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[6][9]            ; clock      ; clock    ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[6][9]            ; clock      ; clock    ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[6][9]            ; clock      ; clock    ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[6][9]            ; clock      ; clock    ; None                        ; None                      ; 12.687 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[4][10]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[4][10]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[4][10]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[4][10]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[4][10]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[16][10]          ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[16][10]          ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[16][10]          ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[16][10]          ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[16][10]          ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[4][10]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[4][10]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[4][10]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[4][10]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[4][10]~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 12.691 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[24][10]          ; clock      ; clock    ; None                        ; None                      ; 12.690 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[24][10]          ; clock      ; clock    ; None                        ; None                      ; 12.690 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[24][10]          ; clock      ; clock    ; None                        ; None                      ; 12.690 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[24][10]          ; clock      ; clock    ; None                        ; None                      ; 12.690 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[24][10]          ; clock      ; clock    ; None                        ; None                      ; 12.690 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[30][16]          ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[30][16]          ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[30][16]          ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[30][16]          ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[30][16]          ; clock      ; clock    ; None                        ; None                      ; 12.679 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[6][16]           ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[6][16]           ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[6][16]           ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[6][16]           ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[6][16]           ; clock      ; clock    ; None                        ; None                      ; 12.715 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[31][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[31][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[31][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[31][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[31][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[14][10]          ; clock      ; clock    ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[14][10]          ; clock      ; clock    ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[14][10]          ; clock      ; clock    ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[14][10]          ; clock      ; clock    ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[14][10]          ; clock      ; clock    ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[20][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[20][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[20][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[20][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[20][0]           ; clock      ; clock    ; None                        ; None                      ; 12.692 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[31][4]           ; clock      ; clock    ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[31][4]           ; clock      ; clock    ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[31][4]           ; clock      ; clock    ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[31][4]           ; clock      ; clock    ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[31][4]           ; clock      ; clock    ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[29][4]           ; clock      ; clock    ; None                        ; None                      ; 12.668 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[29][4]           ; clock      ; clock    ; None                        ; None                      ; 12.668 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[29][4]           ; clock      ; clock    ; None                        ; None                      ; 12.668 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[29][4]           ; clock      ; clock    ; None                        ; None                      ; 12.668 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[29][4]           ; clock      ; clock    ; None                        ; None                      ; 12.668 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[7][4]            ; clock      ; clock    ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[7][4]            ; clock      ; clock    ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[7][4]            ; clock      ; clock    ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[7][4]            ; clock      ; clock    ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[7][4]            ; clock      ; clock    ; None                        ; None                      ; 12.667 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; reg_file_rv32i:Blok_RegFile|rf[8][0]            ; clock      ; clock    ; None                        ; None                      ; 12.697 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; reg_file_rv32i:Blok_RegFile|rf[8][0]            ; clock      ; clock    ; None                        ; None                      ; 12.697 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; reg_file_rv32i:Blok_RegFile|rf[8][0]            ; clock      ; clock    ; None                        ; None                      ; 12.697 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; reg_file_rv32i:Blok_RegFile|rf[8][0]            ; clock      ; clock    ; None                        ; None                      ; 12.697 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; reg_file_rv32i:Blok_RegFile|rf[8][0]            ; clock      ; clock    ; None                        ; None                      ; 12.697 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                   ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 18.634 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[16] ; clock      ;
; N/A                                     ; None                                                ; 18.634 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[16] ; clock      ;
; N/A                                     ; None                                                ; 18.634 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[16] ; clock      ;
; N/A                                     ; None                                                ; 18.634 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[16] ; clock      ;
; N/A                                     ; None                                                ; 18.634 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[16] ; clock      ;
; N/A                                     ; None                                                ; 18.587 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[4]       ; clock      ;
; N/A                                     ; None                                                ; 18.587 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[4]       ; clock      ;
; N/A                                     ; None                                                ; 18.587 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[4]       ; clock      ;
; N/A                                     ; None                                                ; 18.587 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[4]       ; clock      ;
; N/A                                     ; None                                                ; 18.587 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[4]       ; clock      ;
; N/A                                     ; None                                                ; 18.494 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[24]  ; clock      ;
; N/A                                     ; None                                                ; 18.494 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[24]  ; clock      ;
; N/A                                     ; None                                                ; 18.494 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[24]  ; clock      ;
; N/A                                     ; None                                                ; 18.494 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[24]  ; clock      ;
; N/A                                     ; None                                                ; 18.494 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[24]  ; clock      ;
; N/A                                     ; None                                                ; 18.455 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[7]  ; clock      ;
; N/A                                     ; None                                                ; 18.455 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[7]  ; clock      ;
; N/A                                     ; None                                                ; 18.455 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[7]  ; clock      ;
; N/A                                     ; None                                                ; 18.455 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[7]  ; clock      ;
; N/A                                     ; None                                                ; 18.455 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[7]  ; clock      ;
; N/A                                     ; None                                                ; 18.373 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 18.373 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 18.373 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 18.373 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 18.373 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 18.261 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[7]   ; clock      ;
; N/A                                     ; None                                                ; 18.261 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[7]   ; clock      ;
; N/A                                     ; None                                                ; 18.261 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[7]   ; clock      ;
; N/A                                     ; None                                                ; 18.261 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[7]   ; clock      ;
; N/A                                     ; None                                                ; 18.261 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[7]   ; clock      ;
; N/A                                     ; None                                                ; 18.233 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[11] ; clock      ;
; N/A                                     ; None                                                ; 18.233 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[11] ; clock      ;
; N/A                                     ; None                                                ; 18.233 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[11] ; clock      ;
; N/A                                     ; None                                                ; 18.233 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[11] ; clock      ;
; N/A                                     ; None                                                ; 18.233 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[11] ; clock      ;
; N/A                                     ; None                                                ; 18.203 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[24] ; clock      ;
; N/A                                     ; None                                                ; 18.203 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[24] ; clock      ;
; N/A                                     ; None                                                ; 18.203 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[24] ; clock      ;
; N/A                                     ; None                                                ; 18.203 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[24] ; clock      ;
; N/A                                     ; None                                                ; 18.203 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[24] ; clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[16]  ; clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[16]  ; clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[16]  ; clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[16]  ; clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[16]  ; clock      ;
; N/A                                     ; None                                                ; 18.058 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[9]   ; clock      ;
; N/A                                     ; None                                                ; 18.058 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[9]   ; clock      ;
; N/A                                     ; None                                                ; 18.058 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[9]   ; clock      ;
; N/A                                     ; None                                                ; 18.058 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[9]   ; clock      ;
; N/A                                     ; None                                                ; 18.058 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[9]   ; clock      ;
; N/A                                     ; None                                                ; 18.029 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[10] ; clock      ;
; N/A                                     ; None                                                ; 18.029 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[10] ; clock      ;
; N/A                                     ; None                                                ; 18.029 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[10] ; clock      ;
; N/A                                     ; None                                                ; 18.029 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[10] ; clock      ;
; N/A                                     ; None                                                ; 18.029 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[10] ; clock      ;
; N/A                                     ; None                                                ; 18.022 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[11]  ; clock      ;
; N/A                                     ; None                                                ; 18.022 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[11]  ; clock      ;
; N/A                                     ; None                                                ; 18.022 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[11]  ; clock      ;
; N/A                                     ; None                                                ; 18.022 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[11]  ; clock      ;
; N/A                                     ; None                                                ; 18.022 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[11]  ; clock      ;
; N/A                                     ; None                                                ; 18.015 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[9]  ; clock      ;
; N/A                                     ; None                                                ; 18.015 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[9]  ; clock      ;
; N/A                                     ; None                                                ; 18.015 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[9]  ; clock      ;
; N/A                                     ; None                                                ; 18.015 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[9]  ; clock      ;
; N/A                                     ; None                                                ; 18.015 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[9]  ; clock      ;
; N/A                                     ; None                                                ; 17.948 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 17.948 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 17.948 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 17.948 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 17.948 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 17.837 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[31]  ; clock      ;
; N/A                                     ; None                                                ; 17.837 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[31]  ; clock      ;
; N/A                                     ; None                                                ; 17.837 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[31]  ; clock      ;
; N/A                                     ; None                                                ; 17.837 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[31]  ; clock      ;
; N/A                                     ; None                                                ; 17.837 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[31]  ; clock      ;
; N/A                                     ; None                                                ; 17.815 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[6]   ; clock      ;
; N/A                                     ; None                                                ; 17.815 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[6]   ; clock      ;
; N/A                                     ; None                                                ; 17.815 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[6]   ; clock      ;
; N/A                                     ; None                                                ; 17.815 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[6]   ; clock      ;
; N/A                                     ; None                                                ; 17.815 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[6]   ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[3]  ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[3]  ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[3]  ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[3]  ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[3]  ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; PC_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; PC_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; PC_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; PC_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 17.806 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; PC_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 17.804 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[6]  ; clock      ;
; N/A                                     ; None                                                ; 17.804 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[6]  ; clock      ;
; N/A                                     ; None                                                ; 17.804 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[6]  ; clock      ;
; N/A                                     ; None                                                ; 17.804 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[6]  ; clock      ;
; N/A                                     ; None                                                ; 17.804 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[6]  ; clock      ;
; N/A                                     ; None                                                ; 17.795 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[10]  ; clock      ;
; N/A                                     ; None                                                ; 17.795 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[10]  ; clock      ;
; N/A                                     ; None                                                ; 17.795 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[10]  ; clock      ;
; N/A                                     ; None                                                ; 17.795 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[10]  ; clock      ;
; N/A                                     ; None                                                ; 17.795 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[10]  ; clock      ;
; N/A                                     ; None                                                ; 17.790 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[14]  ; clock      ;
; N/A                                     ; None                                                ; 17.790 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[14]  ; clock      ;
; N/A                                     ; None                                                ; 17.790 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[14]  ; clock      ;
; N/A                                     ; None                                                ; 17.790 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[14]  ; clock      ;
; N/A                                     ; None                                                ; 17.790 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[14]  ; clock      ;
; N/A                                     ; None                                                ; 17.780 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[14] ; clock      ;
; N/A                                     ; None                                                ; 17.780 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[14] ; clock      ;
; N/A                                     ; None                                                ; 17.780 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[14] ; clock      ;
; N/A                                     ; None                                                ; 17.780 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[14] ; clock      ;
; N/A                                     ; None                                                ; 17.780 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[14] ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[4]   ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[4]   ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[4]   ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[4]   ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[4]   ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 17.713 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 17.713 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 17.713 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 17.713 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 17.713 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 17.707 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 17.707 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 17.707 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 17.707 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 17.707 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[24]      ; clock      ;
; N/A                                     ; None                                                ; 17.692 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[22]  ; clock      ;
; N/A                                     ; None                                                ; 17.692 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[22]  ; clock      ;
; N/A                                     ; None                                                ; 17.692 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[22]  ; clock      ;
; N/A                                     ; None                                                ; 17.692 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[22]  ; clock      ;
; N/A                                     ; None                                                ; 17.692 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[22]  ; clock      ;
; N/A                                     ; None                                                ; 17.691 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[14]      ; clock      ;
; N/A                                     ; None                                                ; 17.691 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[14]      ; clock      ;
; N/A                                     ; None                                                ; 17.691 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[14]      ; clock      ;
; N/A                                     ; None                                                ; 17.691 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[14]      ; clock      ;
; N/A                                     ; None                                                ; 17.691 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[14]      ; clock      ;
; N/A                                     ; None                                                ; 17.658 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[16]      ; clock      ;
; N/A                                     ; None                                                ; 17.658 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[16]      ; clock      ;
; N/A                                     ; None                                                ; 17.658 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[16]      ; clock      ;
; N/A                                     ; None                                                ; 17.658 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[16]      ; clock      ;
; N/A                                     ; None                                                ; 17.658 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[16]      ; clock      ;
; N/A                                     ; None                                                ; 17.604 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[9]       ; clock      ;
; N/A                                     ; None                                                ; 17.604 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[9]       ; clock      ;
; N/A                                     ; None                                                ; 17.604 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[9]       ; clock      ;
; N/A                                     ; None                                                ; 17.604 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[9]       ; clock      ;
; N/A                                     ; None                                                ; 17.604 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[9]       ; clock      ;
; N/A                                     ; None                                                ; 17.592 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 17.592 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 17.592 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 17.592 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 17.592 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 17.566 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[19] ; clock      ;
; N/A                                     ; None                                                ; 17.566 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[19] ; clock      ;
; N/A                                     ; None                                                ; 17.566 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[19] ; clock      ;
; N/A                                     ; None                                                ; 17.566 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[19] ; clock      ;
; N/A                                     ; None                                                ; 17.566 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[19] ; clock      ;
; N/A                                     ; None                                                ; 17.565 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; dmem_addr[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.565 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; dmem_addr[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.565 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; dmem_addr[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.565 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; dmem_addr[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.565 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; dmem_addr[0]   ; clock      ;
; N/A                                     ; None                                                ; 17.555 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[30] ; clock      ;
; N/A                                     ; None                                                ; 17.555 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[30] ; clock      ;
; N/A                                     ; None                                                ; 17.555 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[30] ; clock      ;
; N/A                                     ; None                                                ; 17.555 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[30] ; clock      ;
; N/A                                     ; None                                                ; 17.555 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[30] ; clock      ;
; N/A                                     ; None                                                ; 17.479 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 17.479 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 17.479 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 17.479 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 17.479 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 17.469 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[13]      ; clock      ;
; N/A                                     ; None                                                ; 17.469 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[13]      ; clock      ;
; N/A                                     ; None                                                ; 17.469 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[13]      ; clock      ;
; N/A                                     ; None                                                ; 17.469 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[13]      ; clock      ;
; N/A                                     ; None                                                ; 17.469 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[13]      ; clock      ;
; N/A                                     ; None                                                ; 17.414 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; PC_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 17.414 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; PC_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 17.414 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; PC_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 17.414 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; PC_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 17.414 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; PC_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 17.349 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; rd_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 17.349 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; rd_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 17.349 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; rd_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 17.349 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; rd_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 17.349 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; rd_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 17.340 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_output[4]  ; clock      ;
; N/A                                     ; None                                                ; 17.340 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; ALU_output[4]  ; clock      ;
; N/A                                     ; None                                                ; 17.340 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; ALU_output[4]  ; clock      ;
; N/A                                     ; None                                                ; 17.340 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; ALU_output[4]  ; clock      ;
; N/A                                     ; None                                                ; 17.340 ns  ; instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; ALU_output[4]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                        ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 05 17:35:36 2025
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off toplevel_rv32i -c toplevel_rv32i
Info: Started post-fitting delay annotation
Warning: Found 352 output pins without output pin load capacitance assignment
    Info: Pin "PC[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PC_in[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "instr[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_in2[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_output[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_addr[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dmem_out[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "load_out[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_in[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "opcode[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "funct7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs1_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs1_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs1_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs1_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs1_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs2_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs2_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs2_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs2_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rs2_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rd_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 38.08 MHz between source memory "instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0" and destination register "reg_file_rv32i:Blok_RegFile|rf[23][24]" (period= 26.258 ns)
    Info: + Longest memory to register delay is 13.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y15; Fanout = 193; MEM Node = 'instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18]'
        Info: 3: + IC(1.818 ns) + CELL(0.346 ns) = 4.014 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'reg_file_rv32i:Blok_RegFile|rs1[28]~266'
        Info: 4: + IC(1.999 ns) + CELL(0.154 ns) = 6.167 ns; Loc. = LCCOMB_X13_Y14_N8; Fanout = 2; COMB Node = 'reg_file_rv32i:Blok_RegFile|rs1[28]~269'
        Info: 5: + IC(0.213 ns) + CELL(0.154 ns) = 6.534 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 3; COMB Node = 'ALU_in1~43'
        Info: 6: + IC(0.251 ns) + CELL(0.228 ns) = 7.013 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 14; COMB Node = 'ALU_in1~44'
        Info: 7: + IC(0.706 ns) + CELL(0.378 ns) = 8.097 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 5; COMB Node = 'alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2'
        Info: 8: + IC(1.041 ns) + CELL(0.228 ns) = 9.366 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 3; COMB Node = 'alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~46'
        Info: 9: + IC(0.253 ns) + CELL(0.272 ns) = 9.891 ns; Loc. = LCCOMB_X14_Y18_N12; Fanout = 1; COMB Node = 'alu_rv32i:Blok_ALU|Mux7~0'
        Info: 10: + IC(1.021 ns) + CELL(0.154 ns) = 11.066 ns; Loc. = LCCOMB_X22_Y21_N10; Fanout = 4; COMB Node = 'alu_rv32i:Blok_ALU|Mux7~2'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 11.341 ns; Loc. = LCCOMB_X22_Y21_N12; Fanout = 20; COMB Node = 'mux_4to1_32bit:Blok_WBMux|Mux7~0DUPLICATE'
        Info: 12: + IC(1.393 ns) + CELL(0.309 ns) = 13.043 ns; Loc. = LCFF_X29_Y15_N19; Fanout = 2; REG Node = 'reg_file_rv32i:Blok_RegFile|rf[23][24]'
        Info: Total cell delay = 4.126 ns ( 31.63 % )
        Info: Total interconnect delay = 8.917 ns ( 68.37 % )
    Info: - Smallest clock skew is 0.140 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1118; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N19; Fanout = 2; REG Node = 'reg_file_rv32i:Blok_RegFile|rf[23][24]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1118; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 57.20 % )
            Info: Total interconnect delay = 0.999 ns ( 42.80 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALU_output[16]" through memory "instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0" is 18.634 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1118; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 57.20 % )
        Info: Total interconnect delay = 0.999 ns ( 42.80 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 16.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y15; Fanout = 32; MEM Node = 'instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y15; Fanout = 193; MEM Node = 'instr_rom_rv32i:Blok_IMEM|altsyncram:rom|altsyncram_65s:auto_generated|q_a[18]'
        Info: 3: + IC(1.818 ns) + CELL(0.346 ns) = 4.014 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'reg_file_rv32i:Blok_RegFile|rs1[28]~266'
        Info: 4: + IC(1.999 ns) + CELL(0.154 ns) = 6.167 ns; Loc. = LCCOMB_X13_Y14_N8; Fanout = 2; COMB Node = 'reg_file_rv32i:Blok_RegFile|rs1[28]~269'
        Info: 5: + IC(0.213 ns) + CELL(0.154 ns) = 6.534 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 3; COMB Node = 'ALU_in1~43'
        Info: 6: + IC(0.251 ns) + CELL(0.228 ns) = 7.013 ns; Loc. = LCCOMB_X13_Y14_N18; Fanout = 14; COMB Node = 'ALU_in1~44'
        Info: 7: + IC(0.706 ns) + CELL(0.378 ns) = 8.097 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 2; COMB Node = 'alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~2DUPLICATE'
        Info: 8: + IC(0.345 ns) + CELL(0.272 ns) = 8.714 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 3; COMB Node = 'alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|ShiftRight0~4'
        Info: 9: + IC(1.688 ns) + CELL(0.053 ns) = 10.455 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 1; COMB Node = 'alu_rv32i:Blok_ALU|alu_shifter_rv32i:subblok_shifter|Mux15~0'
        Info: 10: + IC(0.211 ns) + CELL(0.154 ns) = 10.820 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'alu_rv32i:Blok_ALU|Mux15~1'
        Info: 11: + IC(0.272 ns) + CELL(0.366 ns) = 11.458 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 2; COMB Node = 'alu_rv32i:Blok_ALU|Mux15~2'
        Info: 12: + IC(2.542 ns) + CELL(2.164 ns) = 16.164 ns; Loc. = PIN_U26; Fanout = 0; PIN Node = 'ALU_output[16]'
        Info: Total cell delay = 6.119 ns ( 37.86 % )
        Info: Total interconnect delay = 10.045 ns ( 62.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Fri Dec 05 17:35:42 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


