\hypertarget{class_r_o_m}{}\doxysection{ROM Entity Reference}
\label{class_r_o_m}\index{ROM@{ROM}}
Inheritance diagram for ROM\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.733334cm]{d6/d69/class_r_o_m}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_r_o_m_1_1inferred__rom__arch}{inferred\+\_\+rom\+\_\+arch}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_o_m_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_r_o_m_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_r_o_m_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_o_m_aa4b2b25246a821511120e3149b003563}\label{class_r_o_m_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_r_o_m_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\item 
\mbox{\Hypertarget{class_r_o_m_ae00f3f04545af57582ff10609eee23e2}\label{class_r_o_m_ae00f3f04545af57582ff10609eee23e2}} 
\mbox{\hyperlink{class_r_o_m_ae00f3f04545af57582ff10609eee23e2}{NUMERIC\+\_\+\+STD}}   
\item 
\mbox{\Hypertarget{class_r_o_m_adacc07a04f984bf46826252244ff9f7f}\label{class_r_o_m_adacc07a04f984bf46826252244ff9f7f}} 
\mbox{\hyperlink{class_r_o_m_adacc07a04f984bf46826252244ff9f7f}{W65\+C02\+\_\+\+DEFINITIONS}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_r_o_m_a945a2ea6ee78e900a7b4015aa5fa8906}\label{class_r_o_m_a945a2ea6ee78e900a7b4015aa5fa8906}} 
\mbox{\hyperlink{class_r_o_m_a945a2ea6ee78e900a7b4015aa5fa8906}{addra}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_o_m_a91f8797838ee68d7575022cb59825cf7}\label{class_r_o_m_a91f8797838ee68d7575022cb59825cf7}} 
\mbox{\hyperlink{class_r_o_m_a91f8797838ee68d7575022cb59825cf7}{clka}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_r_o_m_afedaa062c6809d0ecc1f0e0b54bc10e1}\label{class_r_o_m_afedaa062c6809d0ecc1f0e0b54bc10e1}} 
\mbox{\hyperlink{class_r_o_m_afedaa062c6809d0ecc1f0e0b54bc10e1}{douta}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
ASM/\+BCDArithmetic/ROM.\+vhd\item 
ASM/\+Hello\+LED/ROM\+\_\+\+BLINK.\+vhd\item 
ASM/\+Sieve\+Of\+Eratosthenes/ROM.\+vhd\item 
WD6502 Computer.\+srcs/sources\+\_\+1/new/ROM.\+vhd\end{DoxyCompactItemize}
