0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/Generatore test/multipleTests.vhd,1615825921,vhdl,,,,project_tb,,,,,,,,
C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd,1615827707,vhdl,,,,counter_16_bit;counter_4_bit;datapath;project_reti_logiche;reg_16_bit;reg_4_bit;reg_8_bit;reg_8_bit_0;reg_8_bit_h;reg_sll_8_bit,,,,,,,,
