--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14359 paths analyzed, 2709 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.813ns.
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_16_10 (SLICE_X16Y85.C3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_0_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_10 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.697 - 0.749)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_0_1 to fb_less_2d_gpu_i/pix_buf_draw_16_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.CQ      Tcko                  0.525   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/current_state_s_0_1
    SLICE_X32Y75.D2      net (fanout=2)        1.531   fb_less_2d_gpu_i/current_state_s_0_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.C3      net (fanout=9)        1.826   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_10_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_10
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (1.368ns logic, 6.158ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_10 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.399ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.697 - 0.749)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_1_1 to fb_less_2d_gpu_i/pix_buf_draw_16_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.AQ      Tcko                  0.476   fb_less_2d_gpu_i/current_state_s_1_2
                                                       fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X32Y75.D3      net (fanout=2)        1.453   fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.C3      net (fanout=9)        1.826   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_10_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_10
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (1.319ns logic, 6.080ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_10 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.605 - 0.651)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_16_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.BMUX    Tshcko                0.518   fb_less_2d_gpu_i/current_state_s_3_2
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X32Y75.D6      net (fanout=4)        1.241   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.C3      net (fanout=9)        1.826   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_10_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_10
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (1.361ns logic, 5.868ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_16_11 (SLICE_X16Y85.D4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_0_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_11 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.697 - 0.749)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_0_1 to fb_less_2d_gpu_i/pix_buf_draw_16_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.CQ      Tcko                  0.525   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/current_state_s_0_1
    SLICE_X32Y75.D2      net (fanout=2)        1.531   fb_less_2d_gpu_i/current_state_s_0_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.D4      net (fanout=9)        1.720   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_11_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_11
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (1.368ns logic, 6.052ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_11 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.697 - 0.749)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_1_1 to fb_less_2d_gpu_i/pix_buf_draw_16_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.AQ      Tcko                  0.476   fb_less_2d_gpu_i/current_state_s_1_2
                                                       fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X32Y75.D3      net (fanout=2)        1.453   fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.D4      net (fanout=9)        1.720   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_11_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_11
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (1.319ns logic, 5.974ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_11 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.605 - 0.651)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_16_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.BMUX    Tshcko                0.518   fb_less_2d_gpu_i/current_state_s_3_2
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X32Y75.D6      net (fanout=4)        1.241   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.D4      net (fanout=9)        1.720   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_11_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_11
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (1.361ns logic, 5.762ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_16_9 (SLICE_X16Y85.B5), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_0_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_9 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.697 - 0.749)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_0_1 to fb_less_2d_gpu_i/pix_buf_draw_16_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.CQ      Tcko                  0.525   fb_less_2d_gpu_i/current_state_s_0_2
                                                       fb_less_2d_gpu_i/current_state_s_0_1
    SLICE_X32Y75.D2      net (fanout=2)        1.531   fb_less_2d_gpu_i/current_state_s_0_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.B5      net (fanout=9)        1.671   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_9_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_9
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (1.368ns logic, 6.003ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_1_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_9 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.697 - 0.749)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_1_1 to fb_less_2d_gpu_i/pix_buf_draw_16_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.AQ      Tcko                  0.476   fb_less_2d_gpu_i/current_state_s_1_2
                                                       fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X32Y75.D3      net (fanout=2)        1.453   fb_less_2d_gpu_i/current_state_s_1_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.B5      net (fanout=9)        1.671   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_9_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_9
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.319ns logic, 5.925ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/current_state_s_3_1 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_16_9 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.605 - 0.651)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/current_state_s_3_1 to fb_less_2d_gpu_i/pix_buf_draw_16_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.BMUX    Tshcko                0.518   fb_less_2d_gpu_i/current_state_s_3_2
                                                       fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X32Y75.D6      net (fanout=4)        1.241   fb_less_2d_gpu_i/current_state_s_3_1
    SLICE_X32Y75.D       Tilo                  0.235   fb_less_2d_gpu_i/Mram__n82615211_1
                                                       fb_less_2d_gpu_i/Mram__n82615211_3
    SLICE_X27Y95.A4      net (fanout=26)       2.801   fb_less_2d_gpu_i/Mram__n82615211_1
    SLICE_X27Y95.A       Tilo                  0.259   fb_less_2d_gpu_i/pix_buf_draw_15<21>
                                                       fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_38
    SLICE_X16Y85.B5      net (fanout=9)        1.671   fb_less_2d_gpu_i/pix_buf_render_full_and_valid_pix_buf_draw_empty_and_ready_AND_5907_o1_rstpot_12
    SLICE_X16Y85.CLK     Tas                   0.349   fb_less_2d_gpu_i/pix_buf_draw_16<11>
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_9_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_16_9
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (1.361ns logic, 5.713ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/green_6 (SLICE_X33Y84.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/rgb_o_14 (FF)
  Destination:          vga_ctrl_i/green_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/rgb_o_14 to vga_ctrl_i/green_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.200   fb_less_2d_gpu_i/rgb_o<14>
                                                       fb_less_2d_gpu_i/rgb_o_14
    SLICE_X33Y84.CX      net (fanout=1)        0.144   fb_less_2d_gpu_i/rgb_o<14>
    SLICE_X33Y84.CLK     Tckdi       (-Th)    -0.059   vga_ctrl_i/green<7>
                                                       vga_ctrl_i/green_6
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/pix_buf_draw_5_8 (SLICE_X24Y77.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/acc_g_r_5_0 (FF)
  Destination:          fb_less_2d_gpu_i/pix_buf_draw_5_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/acc_g_r_5_0 to fb_less_2d_gpu_i/pix_buf_draw_5_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y77.AQ      Tcko                  0.198   fb_less_2d_gpu_i/acc_g_r_5<3>
                                                       fb_less_2d_gpu_i/acc_g_r_5_0
    SLICE_X24Y77.B6      net (fanout=1)        0.018   fb_less_2d_gpu_i/acc_g_r_5<0>
    SLICE_X24Y77.CLK     Tah         (-Th)    -0.190   fb_less_2d_gpu_i/pix_buf_draw_5<10>
                                                       fb_less_2d_gpu_i/pix_buf_draw_5_8_dpot
                                                       fb_less_2d_gpu_i/pix_buf_draw_5_8
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.388ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/current_state_s_4 (SLICE_X36Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/next_state_s_4 (FF)
  Destination:          fb_less_2d_gpu_i/current_state_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/next_state_s_4 to fb_less_2d_gpu_i/current_state_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y64.AQ      Tcko                  0.198   fb_less_2d_gpu_i/next_state_s<4>
                                                       fb_less_2d_gpu_i/next_state_s_4
    SLICE_X36Y64.AX      net (fanout=6)        0.162   fb_less_2d_gpu_i/next_state_s<4>
    SLICE_X36Y64.CLK     Tckdi       (-Th)    -0.048   fb_less_2d_gpu_i/current_state_s<4>
                                                       fb_less_2d_gpu_i/current_state_s_4
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.246ns logic, 0.162ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     32.554ns|            0|            0|            0|        14359|
| TS_clk_gen_clk_fx             |      8.889ns|      7.813ns|          N/A|            0|            0|        14359|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    7.813|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14359 paths, 0 nets, and 4054 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 06 12:39:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 309 MB



