// Seed: 1472505200
module module_0 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6,
    output wor id_7
    , id_10,
    input tri id_8
);
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wand id_7
);
  logic [7:0] id_9;
  assign id_9[1 : 1] = 1'b0;
  module_0(
      id_4, id_1, id_1, id_0, id_3, id_3, id_6, id_6, id_3
  );
endmodule
