[{"DBLP title": "High-Performance Hardware Merge Sorter.", "DBLP authors": ["Susumu Mashimo", "Thiem Van Chu", "Kenji Kise"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.19", "OA papers": [{"PaperId": "https://openalex.org/W2733107613", "PaperTitle": "High-Performance Hardware Merge Sorter", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Tokyo Institute of Technology": 3.0}, "Authors": ["Susumu Mashimo", "Thiem Van Chu", "Kenji Kise"]}]}, {"DBLP title": "Communication-Aware MCMC Method for Big Data Applications on FPGAs.", "DBLP authors": ["Shuanglong Liu", "Christos-Savvas Bouganis"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.9", "OA papers": [{"PaperId": "https://openalex.org/W2729070998", "PaperTitle": "Communication-Aware MCMC Method for Big Data Applications on FPGAs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Shuanglong Liu", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "Terabyte Sort on FPGA-Accelerated Flash Storage.", "DBLP authors": ["Sang Woo Jun", "Shuotao Xu", "Arvind"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.53", "OA papers": [{"PaperId": "https://openalex.org/W2726442390", "PaperTitle": "Terabyte Sort on FPGA-Accelerated Flash Storage", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Sang-Woo Jun", "Shuotao Xu", "Arvind"]}]}, {"DBLP title": "On Bit-Serial NoCs for FPGAs.", "DBLP authors": ["Nachiket Kapre"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.14", "OA papers": [{"PaperId": "https://openalex.org/W2725751346", "PaperTitle": "On Bit-Serial NoCs for FPGAs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Waterloo": 1.0}, "Authors": ["Nachiket Kapre"]}]}, {"DBLP title": "Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades.", "DBLP authors": ["Nachiket Kapre"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.15", "OA papers": [{"PaperId": "https://openalex.org/W2732589717", "PaperTitle": "Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Waterloo": 1.0}, "Authors": ["Nachiket Kapre"]}]}, {"DBLP title": "Efficient GPGPU Computing with Cross-Core Resource Sharing and Core Reconfiguration.", "DBLP authors": ["Ashutosh Dhar", "Deming Chen"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.59", "OA papers": [{"PaperId": "https://openalex.org/W2727422107", "PaperTitle": "Efficient GPGPU Computing with Cross-Core Resource Sharing and Core Reconfiguration", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0, "Information Trust Institute": 1.0}, "Authors": ["Ashutosh Sutra Dhar", "Deming Chen"]}]}, {"DBLP title": "An Architecture for the Acceleration of a Hybrid Leaky Integrate and Fire SNN on the Convey HC-2ex FPGA-Based Processor.", "DBLP authors": ["Emmanouil Kousanakis", "Apostolos Dollas", "Euripides Sotiriades", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos", "Athanasia Papoutsi", "Panagiotis C. Petrantonakis", "Panayiota Poirazi", "Spyridon Chavlis", "George Kastellakis"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.51", "OA papers": [{"PaperId": "https://openalex.org/W2731215068", "PaperTitle": "An Architecture for the Acceleration of a Hybrid Leaky Integrate and Fire SNN on the Convey HC-2ex FPGA-Based Processor", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Technical University of Crete": 3.0, "University of Crete": 2.0, "Foundation for Research and Technology Hellas": 4.0}, "Authors": ["Emmanouil Kousanakis", "Apostolos Dollas", "Euripides Sotiriades", "Ioannis Papaefstathiou", "Dionisios Pnevmatikatos", "Athanasia Papoutsi", "Panagiotis C. Petrantonakis", "Panayiota Poirazi", "Spyridon Chavlis", "George Kastellakis"]}]}, {"DBLP title": "FPGA-Based Real-Time Charged Particle Trajectory Reconstruction at the Large Hadron Collider.", "DBLP authors": ["Edward Bartz", "Jorge Chaves", "Yuri Gershtein", "Eva Halkiadakis", "Michael D. Hildreth", "Savvas Kyriacou", "Kevin Lannon", "Anthony Lefeld", "Anders Ryd", "Louise Skinnari", "Robert Stone", "Charles Strohman", "Zhengcheng Tao", "Brian Winer", "Peter Wittich", "Zhiru Zhang", "Margaret Zientek"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.27", "OA papers": [{"PaperId": "https://openalex.org/W2670961837", "PaperTitle": "FPGA-Based Real-Time Charged Particle Trajectory Reconstruction at the Large Hadron Collider", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rutgers, The State University of New Jersey": 5.0, "Cornell University": 8.0, "University of Notre Dame": 2.0, "The Ohio State University": 2.0}, "Authors": ["E. Bartz", "Jorge Chaves", "Yuri Gershtein", "Eva Halkiadakis", "Michael Hildreth", "Savvas Kyriacou", "Kevin Lannon", "Anthony Lefeld", "Anders Ryd", "Louise Skinnari", "Robert Stone", "C.R. Strohman", "Zhengcheng Tao", "Brian L Winer", "Peter Wittich", "Zhiru Zhang", "Margaret Zientek"]}]}, {"DBLP title": "Bonded Force Computations on FPGAs.", "DBLP authors": ["Qingqing Xiong", "Martin C. Herbordt"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.49", "OA papers": [{"PaperId": "https://openalex.org/W2734163423", "PaperTitle": "Bonded Force Computations on FPGAs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Boston University": 2.0}, "Authors": ["Qingqing Xiong", "Martin C. Herbordt"]}]}, {"DBLP title": "Efficient Particle-Grid Space Interpolation of an FPGA-Accelerated Particle-in-Cell Plasma Simulation.", "DBLP authors": ["Almomany Abedalmuhdi", "B. Earl Wells", "Ken-ichi Nishikawa"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.63", "OA papers": [{"PaperId": "https://openalex.org/W2726677039", "PaperTitle": "Efficient Particle-Grid Space Interpolation of an FPGA-Accelerated Particle-in-Cell Plasma Simulation", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Alabama in Huntsville": 2.0}, "Authors": ["Almomany Abedalmuhdi", "B. Earl Wells", "Ken-Ichi Nishikawa"]}]}, {"DBLP title": "Customizing Neural Networks for Efficient FPGA Implementation.", "DBLP authors": ["Mohammad Samragh", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.43", "OA papers": [{"PaperId": "https://openalex.org/W2725615981", "PaperTitle": "Customizing Neural Networks for Efficient FPGA Implementation", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohammad Samragh", "Mohammad Ali Ghasemzadeh", "Farinaz Koushanfar"]}]}, {"DBLP title": "Escher: A CNN Accelerator with Flexible Buffering to Minimize Off-Chip Transfer.", "DBLP authors": ["Yongming Shen", "Michael Ferdman", "Peter A. Milder"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.47", "OA papers": [{"PaperId": "https://openalex.org/W2603836393", "PaperTitle": "Escher: A CNN Accelerator with Flexible Buffering to Minimize Off-Chip Transfer", "Year": 2017, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Stony Brook University": 3.0}, "Authors": ["Yongming Shen", "Michael Ferdman", "Peter Milder"]}]}, {"DBLP title": "Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Liqiang Lu", "Yun Liang", "Qingcheng Xiao", "Shengen Yan"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.64", "OA papers": [{"PaperId": "https://openalex.org/W2729080111", "PaperTitle": "Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs", "Year": 2017, "CitationCount": 164, "EstimatedCitation": 164, "Affiliations": {"Peking University": 3.0}, "Authors": ["Xi Gao", "Yun Liang", "Qingcheng Xiao", "Shengen Yan"]}]}, {"DBLP title": "Using Runahead Execution to Hide Memory Latency in High Level Synthesis.", "DBLP authors": ["Shane T. Fleming", "David B. Thomas"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.33", "OA papers": [{"PaperId": "https://openalex.org/W2726379355", "PaperTitle": "Using Runahead Execution to Hide Memory Latency in High Level Synthesis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Shane T. Fleming", "David Thomas"]}]}, {"DBLP title": "Energy Efficient Loop Unrolling for Low-Cost FPGAs.", "DBLP authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel E. Holcomb", "Russell Tessier"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.22", "OA papers": [{"PaperId": "https://openalex.org/W2731888263", "PaperTitle": "Energy Efficient Loop Unrolling for Low-Cost FPGAs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 4.0}, "Authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel Holcomb", "Russell Tessier"]}]}, {"DBLP title": "Evaluating Rapid Application Development with Python for Heterogeneous Processor-Based FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Gabriel Weisz", "Matthew French"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.45", "OA papers": [{"PaperId": "https://openalex.org/W3099952554", "PaperTitle": "Evaluating Rapid Application Development with Python for Heterogeneous Processor-Based FPGAs", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Andrew H. Schmidt", "Gabriel Weisz", "Matthew French"]}]}, {"DBLP title": "HLScope: High-Level Performance Debugging for FPGA Designs.", "DBLP authors": ["Young Kyu Choi", "Jason Cong"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.44", "OA papers": [{"PaperId": "https://openalex.org/W2724385931", "PaperTitle": "HLScope: High-Level Performance Debugging for FPGA Designs", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Berkeley": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Young Deuk Choi", "Jason Cong"]}]}, {"DBLP title": "TLegUp: A TMR Code Generation Tool for SRAM-Based FPGA Applications Using HLS.", "DBLP authors": ["Ganghee Lee", "Dimitris Agiakatsikas", "Tong Wu", "Ediz Cetin", "Oliver Diessel"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.57", "OA papers": [{"PaperId": "https://openalex.org/W2727153226", "PaperTitle": "TLegUp: A TMR Code Generation Tool for SRAM-Based FPGA Applications Using HLS", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"UNSW Sydney": 4.0, "Macquarie University": 1.0}, "Authors": ["Ganghee Lee", "Dimitris Agiakatsikas", "Tong Wu", "Ediz Cetin", "Oliver Diessel"]}]}, {"DBLP title": "Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices.", "DBLP authors": ["Jeffrey Goeders"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.29", "OA papers": [{"PaperId": "https://openalex.org/W2727326899", "PaperTitle": "Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of British Columbia": 1.0}, "Authors": ["Jeffrey Goeders"]}]}, {"DBLP title": "The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation.", "DBLP authors": ["John Mawer", "Oscar Palomar", "Cosmin Gorgovan", "Andy Nisbet", "Will Toms", "Mikel Luj\u00e1n"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.36", "OA papers": [{"PaperId": "https://openalex.org/W2618243423", "PaperTitle": "The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Manchester": 3.0, "Barcelona Supercomputing Center": 1.0, "Advanced Processor Technology": 2.0}, "Authors": ["John Mawer", "Oscar Palomar", "Cosmin Gorgovan", "Andy Nisbet", "Will Toms", "Mikel Luj\u00e1n"]}]}, {"DBLP title": "FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates.", "DBLP authors": ["Yijin Guan", "Hao Liang", "Ningyi Xu", "Wenqiang Wang", "Shaoshuai Shi", "Xi Chen", "Guangyu Sun", "Wei Zhang", "Jason Cong"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.25", "OA papers": [{"PaperId": "https://openalex.org/W2727238169", "PaperTitle": "FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates", "Year": 2017, "CitationCount": 210, "EstimatedCitation": 210, "Affiliations": {"Peking University": 2.0, "Alibaba Group (China)": 1.0, "Microsoft (United States)": 2.0, "Chinese University of Hong Kong": 1.0, "Tsinghua University": 1.0, "Harbin Institute of Technology": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Yijin Guan", "Hao Liang", "Ningyi Xu", "Wenqiang Wang", "Shi Shaoshuai", "Xi Chen", "Guangyu Sun", "Wei Zhang", "Jason Cong"]}]}, {"DBLP title": "FPGA-Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off.", "DBLP authors": ["Kaan Kara", "Dan Alistarh", "Gustavo Alonso", "Onur Mutlu", "Ce Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.39", "OA papers": [{"PaperId": "https://openalex.org/W2732291649", "PaperTitle": "FPGA-Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"ETH Zurich": 3.0, "Autonomous University of Guerrero": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Kaan Kara", "Dan Alistarh", "Gustavo Alonso", "Onur Mutlu", "Ce Zhang"]}]}, {"DBLP title": "A Configurable FPGA Implementation of the Tanh Function Using DCT Interpolation.", "DBLP authors": ["Ahmed M. Abdelsalam", "J. M. Pierre Langlois", "Farida Cheriet"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.12", "OA papers": [{"PaperId": "https://openalex.org/W2732578738", "PaperTitle": "A Configurable FPGA Implementation of the Tanh Function Using DCT Interpolation", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0}, "Authors": ["Ahmed Abdelsalam", "J. M. Pierre Langlois", "Farida Cheriet"]}]}, {"DBLP title": "ParaDiMe: A Distributed Memory FPGA Router Based on Speculative Parallelism and Path Encoding.", "DBLP authors": ["Chin Hau Hoo", "Akash Kumar"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.34", "OA papers": [{"PaperId": "https://openalex.org/W2725774997", "PaperTitle": "ParaDiMe: A Distributed Memory FPGA Router Based on Speculative Parallelism and Path Encoding", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Singapore": 1.0, "TU Dresden": 1.0}, "Authors": ["Chin Hau Hoo", "Akash Kumar"]}]}, {"DBLP title": "Automata-to-Routing: An Open-Source Toolchain for Design-Space Exploration of Spatial Automata Processing Architectures.", "DBLP authors": ["Jack Wadden", "Samira Manabi Khan", "Kevin Skadron"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.38", "OA papers": [{"PaperId": "https://openalex.org/W2728959903", "PaperTitle": "Automata-to-Routing: An Open-Source Toolchain for Design-Space Exploration of Spatial Automata Processing Architectures", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Jack Wadden", "Samira Khan", "Kevin Skadron"]}]}, {"DBLP title": "Relocating Encrypted Partial Bitstreams by Advance Task Address Loading.", "DBLP authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.50", "OA papers": [{"PaperId": "https://openalex.org/W2728434407", "PaperTitle": "Relocating Encrypted Partial Bitstreams by Advance Task Address Loading", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"]}]}, {"DBLP title": "K-Mer Counting Using Bloom Filters with an FPGA-Attached HMC.", "DBLP authors": ["Nathaniel McVicar", "Chih-Ching Lin", "Scott Hauck"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.23", "OA papers": [{"PaperId": "https://openalex.org/W2731118616", "PaperTitle": "K-Mer Counting Using Bloom Filters with an FPGA-Attached HMC", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Washington": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Nathaniel McVicar", "Chih Ching Lin", "Scott Hauck"]}]}, {"DBLP title": "Centaur: A Framework for Hybrid CPU-FPGA Databases.", "DBLP authors": ["Muhsen Owaida", "David Sidler", "Kaan Kara", "Gustavo Alonso"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.37", "OA papers": [{"PaperId": "https://openalex.org/W2724920573", "PaperTitle": "Centaur: A Framework for Hybrid CPU-FPGA Databases", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"ETH Zurich": 3.0, "Instituto Polit\u00e9cnico Nacional": 1.0}, "Authors": ["Muhsen Owaida", "David Sidler", "Kaan Kara", "Gustavo Alonso"]}]}, {"DBLP title": "Scalable Network Function Virtualization for Heterogeneous Middleboxes.", "DBLP authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.24", "OA papers": [{"PaperId": "https://openalex.org/W2727292057", "PaperTitle": "Scalable Network Function Virtualization for Heterogeneous Middleboxes", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Amherst": 6.0}, "Authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"]}]}, {"DBLP title": "A Nanosecond-Level Hybrid Table Design for Financial Market Data Generators.", "DBLP authors": ["Haohuan Fu", "Conghui He", "Wayne Luk", "Weijia Li", "Guangwen Yang"], "year": 2017, "doi": "https://doi.org/10.1109/FCCM.2017.30", "OA papers": [{"PaperId": "https://openalex.org/W2697402822", "PaperTitle": "A Nanosecond\u2013Level Hybrid Table Design for Financial Market Data Generators", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 3.0, "Impertal College, London": 1.0}, "Authors": ["Haohuan Fu", "Conghui He", "Wayne Luk", "Weijia Li", "Guangwen Yang"]}]}]