
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401518 <.init>:
  401518:	stp	x29, x30, [sp, #-16]!
  40151c:	mov	x29, sp
  401520:	bl	4019a0 <ferror@plt+0x60>
  401524:	ldp	x29, x30, [sp], #16
  401528:	ret

Disassembly of section .plt:

0000000000401530 <memcpy@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 417000 <ferror@plt+0x156c0>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <memcpy@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <_exit@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <setuid@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <strtoul@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <strlen@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <fputs@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <exit@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <dup@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <fchdir@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <execl@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <strtoimax@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <strtod@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <fputc@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <kill@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <fork@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <snprintf@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <localeconv@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <fileno@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <getpid@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <malloc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <open@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <strncmp@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <bindtextdomain@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <__libc_start_main@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <fgetc@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <__xpg_basename@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <strdup@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <close@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <__gmon_start__@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <strtoumax@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <abort@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <setgid@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <textdomain@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <getopt_long@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <execvp@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <strcmp@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <warn@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <__ctype_b_loc@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <strtol@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <vasprintf@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <strndup@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <strspn@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <strchr@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <setgroups@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <fflush@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <strcpy@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <chroot@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <setns@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <warnx@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <errx@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <strcspn@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <__assert_fail@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <getenv@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <__xstat@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <waitpid@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x166c0>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

0000000000401900 <gettext@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401904:	ldr	x17, [x16, #472]
  401908:	add	x16, x16, #0x1d8
  40190c:	br	x17

0000000000401910 <fprintf@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401914:	ldr	x17, [x16, #480]
  401918:	add	x16, x16, #0x1e0
  40191c:	br	x17

0000000000401920 <err@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401924:	ldr	x17, [x16, #488]
  401928:	add	x16, x16, #0x1e8
  40192c:	br	x17

0000000000401930 <setlocale@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401934:	ldr	x17, [x16, #496]
  401938:	add	x16, x16, #0x1f0
  40193c:	br	x17

0000000000401940 <ferror@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x166c0>
  401944:	ldr	x17, [x16, #504]
  401948:	add	x16, x16, #0x1f8
  40194c:	br	x17

Disassembly of section .text:

0000000000401950 <.text>:
  401950:	mov	x29, #0x0                   	// #0
  401954:	mov	x30, #0x0                   	// #0
  401958:	mov	x5, x0
  40195c:	ldr	x1, [sp]
  401960:	add	x2, sp, #0x8
  401964:	mov	x6, sp
  401968:	movz	x0, #0x0, lsl #48
  40196c:	movk	x0, #0x0, lsl #32
  401970:	movk	x0, #0x40, lsl #16
  401974:	movk	x0, #0x22b4
  401978:	movz	x3, #0x0, lsl #48
  40197c:	movk	x3, #0x0, lsl #32
  401980:	movk	x3, #0x40, lsl #16
  401984:	movk	x3, #0x5a70
  401988:	movz	x4, #0x0, lsl #48
  40198c:	movk	x4, #0x0, lsl #32
  401990:	movk	x4, #0x40, lsl #16
  401994:	movk	x4, #0x5af0
  401998:	bl	4016d0 <__libc_start_main@plt>
  40199c:	bl	401740 <abort@plt>
  4019a0:	adrp	x0, 417000 <ferror@plt+0x156c0>
  4019a4:	ldr	x0, [x0, #4064]
  4019a8:	cbz	x0, 4019b0 <ferror@plt+0x70>
  4019ac:	b	401720 <__gmon_start__@plt>
  4019b0:	ret
  4019b4:	stp	x29, x30, [sp, #-32]!
  4019b8:	mov	x29, sp
  4019bc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4019c0:	add	x0, x0, #0x2f0
  4019c4:	str	x0, [sp, #24]
  4019c8:	ldr	x0, [sp, #24]
  4019cc:	str	x0, [sp, #24]
  4019d0:	ldr	x1, [sp, #24]
  4019d4:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4019d8:	add	x0, x0, #0x2f0
  4019dc:	cmp	x1, x0
  4019e0:	b.eq	401a1c <ferror@plt+0xdc>  // b.none
  4019e4:	adrp	x0, 405000 <ferror@plt+0x36c0>
  4019e8:	add	x0, x0, #0xb30
  4019ec:	ldr	x0, [x0]
  4019f0:	str	x0, [sp, #16]
  4019f4:	ldr	x0, [sp, #16]
  4019f8:	str	x0, [sp, #16]
  4019fc:	ldr	x0, [sp, #16]
  401a00:	cmp	x0, #0x0
  401a04:	b.eq	401a20 <ferror@plt+0xe0>  // b.none
  401a08:	ldr	x1, [sp, #16]
  401a0c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401a10:	add	x0, x0, #0x2f0
  401a14:	blr	x1
  401a18:	b	401a20 <ferror@plt+0xe0>
  401a1c:	nop
  401a20:	ldp	x29, x30, [sp], #32
  401a24:	ret
  401a28:	stp	x29, x30, [sp, #-48]!
  401a2c:	mov	x29, sp
  401a30:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401a34:	add	x0, x0, #0x2f0
  401a38:	str	x0, [sp, #40]
  401a3c:	ldr	x0, [sp, #40]
  401a40:	str	x0, [sp, #40]
  401a44:	ldr	x1, [sp, #40]
  401a48:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401a4c:	add	x0, x0, #0x2f0
  401a50:	sub	x0, x1, x0
  401a54:	asr	x0, x0, #3
  401a58:	lsr	x1, x0, #63
  401a5c:	add	x0, x1, x0
  401a60:	asr	x0, x0, #1
  401a64:	str	x0, [sp, #32]
  401a68:	ldr	x0, [sp, #32]
  401a6c:	cmp	x0, #0x0
  401a70:	b.eq	401ab0 <ferror@plt+0x170>  // b.none
  401a74:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401a78:	add	x0, x0, #0xb38
  401a7c:	ldr	x0, [x0]
  401a80:	str	x0, [sp, #24]
  401a84:	ldr	x0, [sp, #24]
  401a88:	str	x0, [sp, #24]
  401a8c:	ldr	x0, [sp, #24]
  401a90:	cmp	x0, #0x0
  401a94:	b.eq	401ab4 <ferror@plt+0x174>  // b.none
  401a98:	ldr	x2, [sp, #24]
  401a9c:	ldr	x1, [sp, #32]
  401aa0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401aa4:	add	x0, x0, #0x2f0
  401aa8:	blr	x2
  401aac:	b	401ab4 <ferror@plt+0x174>
  401ab0:	nop
  401ab4:	ldp	x29, x30, [sp], #48
  401ab8:	ret
  401abc:	stp	x29, x30, [sp, #-16]!
  401ac0:	mov	x29, sp
  401ac4:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401ac8:	add	x0, x0, #0x318
  401acc:	ldrb	w0, [x0]
  401ad0:	and	x0, x0, #0xff
  401ad4:	cmp	x0, #0x0
  401ad8:	b.ne	401af4 <ferror@plt+0x1b4>  // b.any
  401adc:	bl	4019b4 <ferror@plt+0x74>
  401ae0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401ae4:	add	x0, x0, #0x318
  401ae8:	mov	w1, #0x1                   	// #1
  401aec:	strb	w1, [x0]
  401af0:	b	401af8 <ferror@plt+0x1b8>
  401af4:	nop
  401af8:	ldp	x29, x30, [sp], #16
  401afc:	ret
  401b00:	stp	x29, x30, [sp, #-16]!
  401b04:	mov	x29, sp
  401b08:	bl	401a28 <ferror@plt+0xe8>
  401b0c:	nop
  401b10:	ldp	x29, x30, [sp], #16
  401b14:	ret
  401b18:	stp	x29, x30, [sp, #-48]!
  401b1c:	mov	x29, sp
  401b20:	str	x0, [sp, #24]
  401b24:	bl	4018c0 <__errno_location@plt>
  401b28:	str	wzr, [x0]
  401b2c:	ldr	x0, [sp, #24]
  401b30:	bl	401940 <ferror@plt>
  401b34:	cmp	w0, #0x0
  401b38:	b.ne	401b94 <ferror@plt+0x254>  // b.any
  401b3c:	ldr	x0, [sp, #24]
  401b40:	bl	401830 <fflush@plt>
  401b44:	cmp	w0, #0x0
  401b48:	b.ne	401b94 <ferror@plt+0x254>  // b.any
  401b4c:	ldr	x0, [sp, #24]
  401b50:	bl	401670 <fileno@plt>
  401b54:	str	w0, [sp, #44]
  401b58:	ldr	w0, [sp, #44]
  401b5c:	cmp	w0, #0x0
  401b60:	b.lt	401b9c <ferror@plt+0x25c>  // b.tstop
  401b64:	ldr	w0, [sp, #44]
  401b68:	bl	4015c0 <dup@plt>
  401b6c:	str	w0, [sp, #44]
  401b70:	ldr	w0, [sp, #44]
  401b74:	cmp	w0, #0x0
  401b78:	b.lt	401b9c <ferror@plt+0x25c>  // b.tstop
  401b7c:	ldr	w0, [sp, #44]
  401b80:	bl	401710 <close@plt>
  401b84:	cmp	w0, #0x0
  401b88:	b.ne	401b9c <ferror@plt+0x25c>  // b.any
  401b8c:	mov	w0, #0x0                   	// #0
  401b90:	b	401bbc <ferror@plt+0x27c>
  401b94:	nop
  401b98:	b	401ba0 <ferror@plt+0x260>
  401b9c:	nop
  401ba0:	bl	4018c0 <__errno_location@plt>
  401ba4:	ldr	w0, [x0]
  401ba8:	cmp	w0, #0x9
  401bac:	b.ne	401bb8 <ferror@plt+0x278>  // b.any
  401bb0:	mov	w0, #0x0                   	// #0
  401bb4:	b	401bbc <ferror@plt+0x27c>
  401bb8:	mov	w0, #0xffffffff            	// #-1
  401bbc:	ldp	x29, x30, [sp], #48
  401bc0:	ret
  401bc4:	stp	x29, x30, [sp, #-16]!
  401bc8:	mov	x29, sp
  401bcc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401bd0:	add	x0, x0, #0x308
  401bd4:	ldr	x0, [x0]
  401bd8:	bl	401b18 <ferror@plt+0x1d8>
  401bdc:	cmp	w0, #0x0
  401be0:	b.eq	401c30 <ferror@plt+0x2f0>  // b.none
  401be4:	bl	4018c0 <__errno_location@plt>
  401be8:	ldr	w0, [x0]
  401bec:	cmp	w0, #0x20
  401bf0:	b.eq	401c30 <ferror@plt+0x2f0>  // b.none
  401bf4:	bl	4018c0 <__errno_location@plt>
  401bf8:	ldr	w0, [x0]
  401bfc:	cmp	w0, #0x0
  401c00:	b.eq	401c18 <ferror@plt+0x2d8>  // b.none
  401c04:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401c08:	add	x0, x0, #0xb40
  401c0c:	bl	401900 <gettext@plt>
  401c10:	bl	4017a0 <warn@plt>
  401c14:	b	401c28 <ferror@plt+0x2e8>
  401c18:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401c1c:	add	x0, x0, #0xb40
  401c20:	bl	401900 <gettext@plt>
  401c24:	bl	401870 <warnx@plt>
  401c28:	mov	w0, #0x1                   	// #1
  401c2c:	bl	401560 <_exit@plt>
  401c30:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401c34:	add	x0, x0, #0x2f0
  401c38:	ldr	x0, [x0]
  401c3c:	bl	401b18 <ferror@plt+0x1d8>
  401c40:	cmp	w0, #0x0
  401c44:	b.eq	401c50 <ferror@plt+0x310>  // b.none
  401c48:	mov	w0, #0x1                   	// #1
  401c4c:	bl	401560 <_exit@plt>
  401c50:	nop
  401c54:	ldp	x29, x30, [sp], #16
  401c58:	ret
  401c5c:	stp	x29, x30, [sp, #-16]!
  401c60:	mov	x29, sp
  401c64:	adrp	x0, 401000 <memcpy@plt-0x550>
  401c68:	add	x0, x0, #0xbc4
  401c6c:	bl	405af8 <ferror@plt+0x41b8>
  401c70:	nop
  401c74:	ldp	x29, x30, [sp], #16
  401c78:	ret
  401c7c:	stp	x29, x30, [sp, #-48]!
  401c80:	mov	x29, sp
  401c84:	str	x19, [sp, #16]
  401c88:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401c8c:	add	x0, x0, #0x308
  401c90:	ldr	x0, [x0]
  401c94:	str	x0, [sp, #40]
  401c98:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401c9c:	add	x0, x0, #0xb90
  401ca0:	bl	401900 <gettext@plt>
  401ca4:	ldr	x1, [sp, #40]
  401ca8:	bl	4015a0 <fputs@plt>
  401cac:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401cb0:	add	x0, x0, #0xba0
  401cb4:	bl	401900 <gettext@plt>
  401cb8:	mov	x1, x0
  401cbc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401cc0:	add	x0, x0, #0x310
  401cc4:	ldr	x0, [x0]
  401cc8:	mov	x2, x0
  401ccc:	ldr	x0, [sp, #40]
  401cd0:	bl	401910 <fprintf@plt>
  401cd4:	ldr	x1, [sp, #40]
  401cd8:	mov	w0, #0xa                   	// #10
  401cdc:	bl	401620 <fputc@plt>
  401ce0:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401ce4:	add	x0, x0, #0xbd0
  401ce8:	bl	401900 <gettext@plt>
  401cec:	ldr	x1, [sp, #40]
  401cf0:	bl	4015a0 <fputs@plt>
  401cf4:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401cf8:	add	x0, x0, #0xc08
  401cfc:	bl	401900 <gettext@plt>
  401d00:	ldr	x1, [sp, #40]
  401d04:	bl	4015a0 <fputs@plt>
  401d08:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d0c:	add	x0, x0, #0xc18
  401d10:	bl	401900 <gettext@plt>
  401d14:	ldr	x1, [sp, #40]
  401d18:	bl	4015a0 <fputs@plt>
  401d1c:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d20:	add	x0, x0, #0xc48
  401d24:	bl	401900 <gettext@plt>
  401d28:	ldr	x1, [sp, #40]
  401d2c:	bl	4015a0 <fputs@plt>
  401d30:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d34:	add	x0, x0, #0xc88
  401d38:	bl	401900 <gettext@plt>
  401d3c:	ldr	x1, [sp, #40]
  401d40:	bl	4015a0 <fputs@plt>
  401d44:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d48:	add	x0, x0, #0xcb8
  401d4c:	bl	401900 <gettext@plt>
  401d50:	ldr	x1, [sp, #40]
  401d54:	bl	4015a0 <fputs@plt>
  401d58:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d5c:	add	x0, x0, #0xcf8
  401d60:	bl	401900 <gettext@plt>
  401d64:	ldr	x1, [sp, #40]
  401d68:	bl	4015a0 <fputs@plt>
  401d6c:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d70:	add	x0, x0, #0xd30
  401d74:	bl	401900 <gettext@plt>
  401d78:	ldr	x1, [sp, #40]
  401d7c:	bl	4015a0 <fputs@plt>
  401d80:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d84:	add	x0, x0, #0xd68
  401d88:	bl	401900 <gettext@plt>
  401d8c:	ldr	x1, [sp, #40]
  401d90:	bl	4015a0 <fputs@plt>
  401d94:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401d98:	add	x0, x0, #0xd98
  401d9c:	bl	401900 <gettext@plt>
  401da0:	ldr	x1, [sp, #40]
  401da4:	bl	4015a0 <fputs@plt>
  401da8:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401dac:	add	x0, x0, #0xdc8
  401db0:	bl	401900 <gettext@plt>
  401db4:	ldr	x1, [sp, #40]
  401db8:	bl	4015a0 <fputs@plt>
  401dbc:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401dc0:	add	x0, x0, #0xdf8
  401dc4:	bl	401900 <gettext@plt>
  401dc8:	ldr	x1, [sp, #40]
  401dcc:	bl	4015a0 <fputs@plt>
  401dd0:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401dd4:	add	x0, x0, #0xe30
  401dd8:	bl	401900 <gettext@plt>
  401ddc:	ldr	x1, [sp, #40]
  401de0:	bl	4015a0 <fputs@plt>
  401de4:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401de8:	add	x0, x0, #0xe68
  401dec:	bl	401900 <gettext@plt>
  401df0:	ldr	x1, [sp, #40]
  401df4:	bl	4015a0 <fputs@plt>
  401df8:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401dfc:	add	x0, x0, #0xea0
  401e00:	bl	401900 <gettext@plt>
  401e04:	ldr	x1, [sp, #40]
  401e08:	bl	4015a0 <fputs@plt>
  401e0c:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e10:	add	x0, x0, #0xed0
  401e14:	bl	401900 <gettext@plt>
  401e18:	ldr	x1, [sp, #40]
  401e1c:	bl	4015a0 <fputs@plt>
  401e20:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e24:	add	x0, x0, #0xf08
  401e28:	bl	401900 <gettext@plt>
  401e2c:	ldr	x1, [sp, #40]
  401e30:	bl	4015a0 <fputs@plt>
  401e34:	ldr	x1, [sp, #40]
  401e38:	mov	w0, #0xa                   	// #10
  401e3c:	bl	401620 <fputc@plt>
  401e40:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e44:	add	x0, x0, #0xf48
  401e48:	bl	401900 <gettext@plt>
  401e4c:	mov	x19, x0
  401e50:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e54:	add	x0, x0, #0xf60
  401e58:	bl	401900 <gettext@plt>
  401e5c:	mov	x4, x0
  401e60:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e64:	add	x3, x0, #0xf70
  401e68:	mov	x2, x19
  401e6c:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e70:	add	x1, x0, #0xf80
  401e74:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e78:	add	x0, x0, #0xf90
  401e7c:	bl	4018a0 <printf@plt>
  401e80:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e84:	add	x0, x0, #0xfa8
  401e88:	bl	401900 <gettext@plt>
  401e8c:	mov	x2, x0
  401e90:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401e94:	add	x1, x0, #0xfc8
  401e98:	mov	x0, x2
  401e9c:	bl	4018a0 <printf@plt>
  401ea0:	mov	w0, #0x0                   	// #0
  401ea4:	bl	4015b0 <exit@plt>
  401ea8:	mov	x12, #0x1030                	// #4144
  401eac:	sub	sp, sp, x12
  401eb0:	stp	x29, x30, [sp]
  401eb4:	mov	x29, sp
  401eb8:	str	x0, [sp, #40]
  401ebc:	str	x1, [sp, #32]
  401ec0:	str	x2, [sp, #24]
  401ec4:	ldr	x0, [sp, #24]
  401ec8:	cmp	x0, #0x0
  401ecc:	b.ne	401f18 <ferror@plt+0x5d8>  // b.any
  401ed0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401ed4:	add	x0, x0, #0x31c
  401ed8:	ldr	w0, [x0]
  401edc:	cmp	w0, #0x0
  401ee0:	b.eq	401f18 <ferror@plt+0x5d8>  // b.none
  401ee4:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401ee8:	add	x0, x0, #0x31c
  401eec:	ldr	w0, [x0]
  401ef0:	add	x5, sp, #0x30
  401ef4:	ldr	x4, [sp, #32]
  401ef8:	mov	w3, w0
  401efc:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401f00:	add	x2, x0, #0xfd8
  401f04:	mov	x1, #0x1000                	// #4096
  401f08:	mov	x0, x5
  401f0c:	bl	401650 <snprintf@plt>
  401f10:	add	x0, sp, #0x30
  401f14:	str	x0, [sp, #24]
  401f18:	ldr	x0, [sp, #24]
  401f1c:	cmp	x0, #0x0
  401f20:	b.ne	401f40 <ferror@plt+0x600>  // b.any
  401f24:	adrp	x0, 405000 <ferror@plt+0x36c0>
  401f28:	add	x0, x0, #0xfe8
  401f2c:	bl	401900 <gettext@plt>
  401f30:	ldr	x2, [sp, #32]
  401f34:	mov	x1, x0
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	bl	401880 <errx@plt>
  401f40:	ldr	x0, [sp, #40]
  401f44:	ldr	w0, [x0]
  401f48:	cmp	w0, #0x0
  401f4c:	b.lt	401f5c <ferror@plt+0x61c>  // b.tstop
  401f50:	ldr	x0, [sp, #40]
  401f54:	ldr	w0, [x0]
  401f58:	bl	401710 <close@plt>
  401f5c:	mov	w1, #0x0                   	// #0
  401f60:	ldr	x0, [sp, #24]
  401f64:	bl	4016a0 <open@plt>
  401f68:	mov	w1, w0
  401f6c:	ldr	x0, [sp, #40]
  401f70:	str	w1, [x0]
  401f74:	ldr	x0, [sp, #40]
  401f78:	ldr	w0, [x0]
  401f7c:	cmp	w0, #0x0
  401f80:	b.ge	401fa0 <ferror@plt+0x660>  // b.tcont
  401f84:	adrp	x0, 406000 <ferror@plt+0x46c0>
  401f88:	add	x0, x0, #0x18
  401f8c:	bl	401900 <gettext@plt>
  401f90:	ldr	x2, [sp, #24]
  401f94:	mov	x1, x0
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	bl	401920 <err@plt>
  401fa0:	nop
  401fa4:	ldp	x29, x30, [sp]
  401fa8:	mov	x12, #0x1030                	// #4144
  401fac:	add	sp, sp, x12
  401fb0:	ret
  401fb4:	stp	x29, x30, [sp, #-48]!
  401fb8:	mov	x29, sp
  401fbc:	str	w0, [sp, #28]
  401fc0:	str	x1, [sp, #16]
  401fc4:	adrp	x0, 418000 <ferror@plt+0x166c0>
  401fc8:	add	x0, x0, #0x210
  401fcc:	str	x0, [sp, #40]
  401fd0:	b	40201c <ferror@plt+0x6dc>
  401fd4:	ldr	x0, [sp, #40]
  401fd8:	ldr	w0, [x0]
  401fdc:	ldr	w1, [sp, #28]
  401fe0:	cmp	w1, w0
  401fe4:	b.eq	401ff8 <ferror@plt+0x6b8>  // b.none
  401fe8:	ldr	x0, [sp, #40]
  401fec:	add	x0, x0, #0x18
  401ff0:	str	x0, [sp, #40]
  401ff4:	b	40201c <ferror@plt+0x6dc>
  401ff8:	ldr	x0, [sp, #40]
  401ffc:	add	x3, x0, #0x10
  402000:	ldr	x0, [sp, #40]
  402004:	ldr	x0, [x0, #8]
  402008:	ldr	x2, [sp, #16]
  40200c:	mov	x1, x0
  402010:	mov	x0, x3
  402014:	bl	401ea8 <ferror@plt+0x568>
  402018:	b	40205c <ferror@plt+0x71c>
  40201c:	ldr	x0, [sp, #40]
  402020:	ldr	w0, [x0]
  402024:	cmp	w0, #0x0
  402028:	b.ne	401fd4 <ferror@plt+0x694>  // b.any
  40202c:	ldr	x0, [sp, #40]
  402030:	ldr	w0, [x0]
  402034:	cmp	w0, #0x0
  402038:	b.ne	40205c <ferror@plt+0x71c>  // b.any
  40203c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402040:	add	x3, x0, #0x3c0
  402044:	mov	w2, #0x90                  	// #144
  402048:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40204c:	add	x1, x0, #0x28
  402050:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402054:	add	x0, x0, #0x40
  402058:	bl	4018b0 <__assert_fail@plt>
  40205c:	ldp	x29, x30, [sp], #48
  402060:	ret
  402064:	stp	x29, x30, [sp, #-160]!
  402068:	mov	x29, sp
  40206c:	str	x0, [sp, #24]
  402070:	str	x1, [sp, #16]
  402074:	add	x0, sp, #0x20
  402078:	mov	x1, x0
  40207c:	ldr	x0, [sp, #24]
  402080:	bl	405b08 <ferror@plt+0x41c8>
  402084:	cmp	w0, #0x0
  402088:	b.eq	40209c <ferror@plt+0x75c>  // b.none
  40208c:	bl	4018c0 <__errno_location@plt>
  402090:	ldr	w0, [x0]
  402094:	neg	w0, w0
  402098:	b	4020ac <ferror@plt+0x76c>
  40209c:	ldr	x1, [sp, #40]
  4020a0:	ldr	x0, [sp, #16]
  4020a4:	str	x1, [x0]
  4020a8:	mov	w0, #0x0                   	// #0
  4020ac:	ldp	x29, x30, [sp], #160
  4020b0:	ret
  4020b4:	mov	x12, #0x1030                	// #4144
  4020b8:	sub	sp, sp, x12
  4020bc:	stp	x29, x30, [sp]
  4020c0:	mov	x29, sp
  4020c4:	str	w0, [sp, #28]
  4020c8:	str	w1, [sp, #24]
  4020cc:	str	x2, [sp, #16]
  4020d0:	str	xzr, [sp, #40]
  4020d4:	str	xzr, [sp, #32]
  4020d8:	add	x5, sp, #0x30
  4020dc:	ldr	x4, [sp, #16]
  4020e0:	ldr	w3, [sp, #28]
  4020e4:	adrp	x0, 405000 <ferror@plt+0x36c0>
  4020e8:	add	x2, x0, #0xfd8
  4020ec:	mov	x1, #0x1000                	// #4096
  4020f0:	mov	x0, x5
  4020f4:	bl	401650 <snprintf@plt>
  4020f8:	add	x1, sp, #0x28
  4020fc:	add	x0, sp, #0x30
  402100:	bl	402064 <ferror@plt+0x724>
  402104:	cmp	w0, #0x0
  402108:	b.eq	40212c <ferror@plt+0x7ec>  // b.none
  40210c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402110:	add	x0, x0, #0x50
  402114:	bl	401900 <gettext@plt>
  402118:	mov	x1, x0
  40211c:	add	x0, sp, #0x30
  402120:	mov	x2, x0
  402124:	mov	w0, #0x1                   	// #1
  402128:	bl	401920 <err@plt>
  40212c:	add	x5, sp, #0x30
  402130:	ldr	x4, [sp, #16]
  402134:	ldr	w3, [sp, #24]
  402138:	adrp	x0, 405000 <ferror@plt+0x36c0>
  40213c:	add	x2, x0, #0xfd8
  402140:	mov	x1, #0x1000                	// #4096
  402144:	mov	x0, x5
  402148:	bl	401650 <snprintf@plt>
  40214c:	add	x1, sp, #0x20
  402150:	add	x0, sp, #0x30
  402154:	bl	402064 <ferror@plt+0x724>
  402158:	cmp	w0, #0x0
  40215c:	b.eq	402180 <ferror@plt+0x840>  // b.none
  402160:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402164:	add	x0, x0, #0x50
  402168:	bl	401900 <gettext@plt>
  40216c:	mov	x1, x0
  402170:	add	x0, sp, #0x30
  402174:	mov	x2, x0
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	401920 <err@plt>
  402180:	ldr	x1, [sp, #40]
  402184:	ldr	x0, [sp, #32]
  402188:	cmp	x1, x0
  40218c:	cset	w0, eq  // eq = none
  402190:	and	w0, w0, #0xff
  402194:	ldp	x29, x30, [sp]
  402198:	mov	x12, #0x1030                	// #4144
  40219c:	add	sp, sp, x12
  4021a0:	ret
  4021a4:	stp	x29, x30, [sp, #-32]!
  4021a8:	mov	x29, sp
  4021ac:	bl	401640 <fork@plt>
  4021b0:	str	w0, [sp, #28]
  4021b4:	ldr	w0, [sp, #28]
  4021b8:	cmp	w0, #0x0
  4021bc:	b.ge	4021d8 <ferror@plt+0x898>  // b.tcont
  4021c0:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4021c4:	add	x0, x0, #0x68
  4021c8:	bl	401900 <gettext@plt>
  4021cc:	mov	x1, x0
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	bl	401920 <err@plt>
  4021d8:	ldr	w0, [sp, #28]
  4021dc:	cmp	w0, #0x0
  4021e0:	b.eq	4022a8 <ferror@plt+0x968>  // b.none
  4021e4:	add	x0, sp, #0x14
  4021e8:	mov	w2, #0x2                   	// #2
  4021ec:	mov	x1, x0
  4021f0:	ldr	w0, [sp, #28]
  4021f4:	bl	4018f0 <waitpid@plt>
  4021f8:	str	w0, [sp, #24]
  4021fc:	ldr	w1, [sp, #24]
  402200:	ldr	w0, [sp, #28]
  402204:	cmp	w1, w0
  402208:	b.ne	402238 <ferror@plt+0x8f8>  // b.any
  40220c:	ldr	w0, [sp, #20]
  402210:	and	w0, w0, #0xff
  402214:	cmp	w0, #0x7f
  402218:	b.ne	402238 <ferror@plt+0x8f8>  // b.any
  40221c:	bl	401680 <getpid@plt>
  402220:	mov	w1, #0x13                  	// #19
  402224:	bl	401630 <kill@plt>
  402228:	mov	w1, #0x12                  	// #18
  40222c:	ldr	w0, [sp, #28]
  402230:	bl	401630 <kill@plt>
  402234:	b	4021e4 <ferror@plt+0x8a4>
  402238:	ldr	w0, [sp, #20]
  40223c:	and	w0, w0, #0x7f
  402240:	cmp	w0, #0x0
  402244:	b.ne	402258 <ferror@plt+0x918>  // b.any
  402248:	ldr	w0, [sp, #20]
  40224c:	asr	w0, w0, #8
  402250:	and	w0, w0, #0xff
  402254:	bl	4015b0 <exit@plt>
  402258:	ldr	w0, [sp, #20]
  40225c:	and	w0, w0, #0xff
  402260:	and	w0, w0, #0x7f
  402264:	and	w0, w0, #0xff
  402268:	add	w0, w0, #0x1
  40226c:	and	w0, w0, #0xff
  402270:	sxtb	w0, w0
  402274:	asr	w0, w0, #1
  402278:	sxtb	w0, w0
  40227c:	cmp	w0, #0x0
  402280:	b.le	4022a0 <ferror@plt+0x960>
  402284:	bl	401680 <getpid@plt>
  402288:	mov	w2, w0
  40228c:	ldr	w0, [sp, #20]
  402290:	and	w0, w0, #0x7f
  402294:	mov	w1, w0
  402298:	mov	w0, w2
  40229c:	bl	401630 <kill@plt>
  4022a0:	mov	w0, #0x1                   	// #1
  4022a4:	bl	4015b0 <exit@plt>
  4022a8:	nop
  4022ac:	ldp	x29, x30, [sp], #32
  4022b0:	ret
  4022b4:	stp	x29, x30, [sp, #-96]!
  4022b8:	mov	x29, sp
  4022bc:	str	x19, [sp, #16]
  4022c0:	str	w0, [sp, #44]
  4022c4:	str	x1, [sp, #32]
  4022c8:	str	wzr, [sp, #80]
  4022cc:	str	wzr, [sp, #76]
  4022d0:	str	wzr, [sp, #72]
  4022d4:	strb	wzr, [sp, #71]
  4022d8:	strb	wzr, [sp, #70]
  4022dc:	strb	wzr, [sp, #69]
  4022e0:	strb	wzr, [sp, #68]
  4022e4:	strb	wzr, [sp, #67]
  4022e8:	mov	w0, #0xffffffff            	// #-1
  4022ec:	str	w0, [sp, #60]
  4022f0:	str	wzr, [sp, #56]
  4022f4:	str	wzr, [sp, #52]
  4022f8:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4022fc:	add	x1, x0, #0x78
  402300:	mov	w0, #0x6                   	// #6
  402304:	bl	401930 <setlocale@plt>
  402308:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40230c:	add	x1, x0, #0x80
  402310:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402314:	add	x0, x0, #0x98
  402318:	bl	4016c0 <bindtextdomain@plt>
  40231c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402320:	add	x0, x0, #0x98
  402324:	bl	401760 <textdomain@plt>
  402328:	bl	401c5c <ferror@plt+0x31c>
  40232c:	b	4026dc <ferror@plt+0xd9c>
  402330:	ldr	w0, [sp, #48]
  402334:	sub	w0, w0, #0x43
  402338:	cmp	w0, #0x3d
  40233c:	b.hi	4026a0 <ferror@plt+0xd60>  // b.pmore
  402340:	adrp	x1, 406000 <ferror@plt+0x46c0>
  402344:	add	x1, x1, #0x2c8
  402348:	ldr	w0, [x1, w0, uxtw #2]
  40234c:	adr	x1, 402358 <ferror@plt+0xa18>
  402350:	add	x0, x1, w0, sxtw #2
  402354:	br	x0
  402358:	mov	w0, #0x1                   	// #1
  40235c:	strb	w0, [sp, #67]
  402360:	b	4026dc <ferror@plt+0xd9c>
  402364:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402368:	add	x0, x0, #0x2f8
  40236c:	ldr	x19, [x0]
  402370:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402374:	add	x0, x0, #0xa8
  402378:	bl	401900 <gettext@plt>
  40237c:	mov	x1, x0
  402380:	mov	x0, x19
  402384:	bl	403f18 <ferror@plt+0x25d8>
  402388:	mov	w1, w0
  40238c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402390:	add	x0, x0, #0x31c
  402394:	str	w1, [x0]
  402398:	b	4026dc <ferror@plt+0xd9c>
  40239c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4023a0:	add	x0, x0, #0x2f8
  4023a4:	ldr	x0, [x0]
  4023a8:	cmp	x0, #0x0
  4023ac:	b.eq	4023cc <ferror@plt+0xa8c>  // b.none
  4023b0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4023b4:	add	x0, x0, #0x2f8
  4023b8:	ldr	x0, [x0]
  4023bc:	mov	x1, x0
  4023c0:	mov	w0, #0x20000               	// #131072
  4023c4:	bl	401fb4 <ferror@plt+0x674>
  4023c8:	b	4026dc <ferror@plt+0xd9c>
  4023cc:	ldr	w0, [sp, #80]
  4023d0:	orr	w0, w0, #0x20000
  4023d4:	str	w0, [sp, #80]
  4023d8:	b	4026dc <ferror@plt+0xd9c>
  4023dc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4023e0:	add	x0, x0, #0x2f8
  4023e4:	ldr	x0, [x0]
  4023e8:	cmp	x0, #0x0
  4023ec:	b.eq	40240c <ferror@plt+0xacc>  // b.none
  4023f0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4023f4:	add	x0, x0, #0x2f8
  4023f8:	ldr	x0, [x0]
  4023fc:	mov	x1, x0
  402400:	mov	w0, #0x4000000             	// #67108864
  402404:	bl	401fb4 <ferror@plt+0x674>
  402408:	b	4026dc <ferror@plt+0xd9c>
  40240c:	ldr	w0, [sp, #80]
  402410:	orr	w0, w0, #0x4000000
  402414:	str	w0, [sp, #80]
  402418:	b	4026dc <ferror@plt+0xd9c>
  40241c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402420:	add	x0, x0, #0x2f8
  402424:	ldr	x0, [x0]
  402428:	cmp	x0, #0x0
  40242c:	b.eq	40244c <ferror@plt+0xb0c>  // b.none
  402430:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402434:	add	x0, x0, #0x2f8
  402438:	ldr	x0, [x0]
  40243c:	mov	x1, x0
  402440:	mov	w0, #0x8000000             	// #134217728
  402444:	bl	401fb4 <ferror@plt+0x674>
  402448:	b	4026dc <ferror@plt+0xd9c>
  40244c:	ldr	w0, [sp, #80]
  402450:	orr	w0, w0, #0x8000000
  402454:	str	w0, [sp, #80]
  402458:	b	4026dc <ferror@plt+0xd9c>
  40245c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402460:	add	x0, x0, #0x2f8
  402464:	ldr	x0, [x0]
  402468:	cmp	x0, #0x0
  40246c:	b.eq	40248c <ferror@plt+0xb4c>  // b.none
  402470:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402474:	add	x0, x0, #0x2f8
  402478:	ldr	x0, [x0]
  40247c:	mov	x1, x0
  402480:	mov	w0, #0x40000000            	// #1073741824
  402484:	bl	401fb4 <ferror@plt+0x674>
  402488:	b	4026dc <ferror@plt+0xd9c>
  40248c:	ldr	w0, [sp, #80]
  402490:	orr	w0, w0, #0x40000000
  402494:	str	w0, [sp, #80]
  402498:	b	4026dc <ferror@plt+0xd9c>
  40249c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4024a0:	add	x0, x0, #0x2f8
  4024a4:	ldr	x0, [x0]
  4024a8:	cmp	x0, #0x0
  4024ac:	b.eq	4024cc <ferror@plt+0xb8c>  // b.none
  4024b0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4024b4:	add	x0, x0, #0x2f8
  4024b8:	ldr	x0, [x0]
  4024bc:	mov	x1, x0
  4024c0:	mov	w0, #0x20000000            	// #536870912
  4024c4:	bl	401fb4 <ferror@plt+0x674>
  4024c8:	b	4026dc <ferror@plt+0xd9c>
  4024cc:	ldr	w0, [sp, #80]
  4024d0:	orr	w0, w0, #0x20000000
  4024d4:	str	w0, [sp, #80]
  4024d8:	b	4026dc <ferror@plt+0xd9c>
  4024dc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4024e0:	add	x0, x0, #0x2f8
  4024e4:	ldr	x0, [x0]
  4024e8:	cmp	x0, #0x0
  4024ec:	b.eq	40250c <ferror@plt+0xbcc>  // b.none
  4024f0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4024f4:	add	x0, x0, #0x2f8
  4024f8:	ldr	x0, [x0]
  4024fc:	mov	x1, x0
  402500:	mov	w0, #0x2000000             	// #33554432
  402504:	bl	401fb4 <ferror@plt+0x674>
  402508:	b	4026dc <ferror@plt+0xd9c>
  40250c:	ldr	w0, [sp, #80]
  402510:	orr	w0, w0, #0x2000000
  402514:	str	w0, [sp, #80]
  402518:	b	4026dc <ferror@plt+0xd9c>
  40251c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402520:	add	x0, x0, #0x2f8
  402524:	ldr	x0, [x0]
  402528:	cmp	x0, #0x0
  40252c:	b.eq	40254c <ferror@plt+0xc0c>  // b.none
  402530:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402534:	add	x0, x0, #0x2f8
  402538:	ldr	x0, [x0]
  40253c:	mov	x1, x0
  402540:	mov	w0, #0x10000000            	// #268435456
  402544:	bl	401fb4 <ferror@plt+0x674>
  402548:	b	4026dc <ferror@plt+0xd9c>
  40254c:	ldr	w0, [sp, #80]
  402550:	orr	w0, w0, #0x10000000
  402554:	str	w0, [sp, #80]
  402558:	b	4026dc <ferror@plt+0xd9c>
  40255c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402560:	add	x0, x0, #0x2f8
  402564:	ldr	x19, [x0]
  402568:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40256c:	add	x0, x0, #0xc0
  402570:	bl	401900 <gettext@plt>
  402574:	mov	x1, x0
  402578:	mov	x0, x19
  40257c:	bl	403f18 <ferror@plt+0x25d8>
  402580:	str	w0, [sp, #56]
  402584:	mov	w0, #0x1                   	// #1
  402588:	strb	w0, [sp, #69]
  40258c:	b	4026dc <ferror@plt+0xd9c>
  402590:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402594:	add	x0, x0, #0x2f8
  402598:	ldr	x19, [x0]
  40259c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4025a0:	add	x0, x0, #0xd8
  4025a4:	bl	401900 <gettext@plt>
  4025a8:	mov	x1, x0
  4025ac:	mov	x0, x19
  4025b0:	bl	403f18 <ferror@plt+0x25d8>
  4025b4:	str	w0, [sp, #52]
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	strb	w0, [sp, #68]
  4025c0:	b	4026dc <ferror@plt+0xd9c>
  4025c4:	str	wzr, [sp, #60]
  4025c8:	b	4026dc <ferror@plt+0xd9c>
  4025cc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4025d0:	add	x0, x0, #0x2f8
  4025d4:	ldr	x0, [x0]
  4025d8:	cmp	x0, #0x0
  4025dc:	b.eq	402608 <ferror@plt+0xcc8>  // b.none
  4025e0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4025e4:	add	x0, x0, #0x2f8
  4025e8:	ldr	x0, [x0]
  4025ec:	mov	x2, x0
  4025f0:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4025f4:	add	x1, x0, #0xf0
  4025f8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4025fc:	add	x0, x0, #0x2d0
  402600:	bl	401ea8 <ferror@plt+0x568>
  402604:	b	4026dc <ferror@plt+0xd9c>
  402608:	mov	w0, #0x1                   	// #1
  40260c:	strb	w0, [sp, #71]
  402610:	b	4026dc <ferror@plt+0xd9c>
  402614:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402618:	add	x0, x0, #0x2f8
  40261c:	ldr	x0, [x0]
  402620:	cmp	x0, #0x0
  402624:	b.eq	402650 <ferror@plt+0xd10>  // b.none
  402628:	adrp	x0, 418000 <ferror@plt+0x166c0>
  40262c:	add	x0, x0, #0x2f8
  402630:	ldr	x0, [x0]
  402634:	mov	x2, x0
  402638:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40263c:	add	x1, x0, #0xf8
  402640:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402644:	add	x0, x0, #0x2d4
  402648:	bl	401ea8 <ferror@plt+0x568>
  40264c:	b	4026dc <ferror@plt+0xd9c>
  402650:	mov	w0, #0x1                   	// #1
  402654:	strb	w0, [sp, #70]
  402658:	b	4026dc <ferror@plt+0xd9c>
  40265c:	mov	w0, #0x1                   	// #1
  402660:	str	w0, [sp, #72]
  402664:	b	4026dc <ferror@plt+0xd9c>
  402668:	bl	401c7c <ferror@plt+0x33c>
  40266c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402670:	add	x0, x0, #0x100
  402674:	bl	401900 <gettext@plt>
  402678:	mov	x3, x0
  40267c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402680:	add	x0, x0, #0x310
  402684:	ldr	x1, [x0]
  402688:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40268c:	add	x2, x0, #0x110
  402690:	mov	x0, x3
  402694:	bl	4018a0 <printf@plt>
  402698:	mov	w0, #0x0                   	// #0
  40269c:	bl	4015b0 <exit@plt>
  4026a0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4026a4:	add	x0, x0, #0x2f0
  4026a8:	ldr	x19, [x0]
  4026ac:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4026b0:	add	x0, x0, #0x128
  4026b4:	bl	401900 <gettext@plt>
  4026b8:	mov	x1, x0
  4026bc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4026c0:	add	x0, x0, #0x310
  4026c4:	ldr	x0, [x0]
  4026c8:	mov	x2, x0
  4026cc:	mov	x0, x19
  4026d0:	bl	401910 <fprintf@plt>
  4026d4:	mov	w0, #0x1                   	// #1
  4026d8:	bl	4015b0 <exit@plt>
  4026dc:	mov	x4, #0x0                   	// #0
  4026e0:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4026e4:	add	x3, x0, #0x468
  4026e8:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4026ec:	add	x2, x0, #0x150
  4026f0:	ldr	x1, [sp, #32]
  4026f4:	ldr	w0, [sp, #44]
  4026f8:	bl	401770 <getopt_long@plt>
  4026fc:	str	w0, [sp, #48]
  402700:	ldr	w0, [sp, #48]
  402704:	cmn	w0, #0x1
  402708:	b.ne	402330 <ferror@plt+0x9f0>  // b.any
  40270c:	ldrb	w0, [sp, #67]
  402710:	cmp	w0, #0x0
  402714:	b.eq	4027e8 <ferror@plt+0xea8>  // b.none
  402718:	adrp	x0, 418000 <ferror@plt+0x166c0>
  40271c:	add	x0, x0, #0x31c
  402720:	ldr	w0, [x0]
  402724:	cmp	w0, #0x0
  402728:	b.ne	402744 <ferror@plt+0xe04>  // b.any
  40272c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402730:	add	x0, x0, #0x178
  402734:	bl	401900 <gettext@plt>
  402738:	mov	x1, x0
  40273c:	mov	w0, #0x1                   	// #1
  402740:	bl	401880 <errx@plt>
  402744:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402748:	add	x0, x0, #0x210
  40274c:	str	x0, [sp, #88]
  402750:	b	4027d8 <ferror@plt+0xe98>
  402754:	ldr	x0, [sp, #88]
  402758:	ldr	w0, [x0, #16]
  40275c:	cmp	w0, #0x0
  402760:	b.ge	4027c0 <ferror@plt+0xe80>  // b.tcont
  402764:	ldr	x0, [sp, #88]
  402768:	ldr	w0, [x0]
  40276c:	and	w0, w0, #0x10000000
  402770:	cmp	w0, #0x0
  402774:	b.eq	4027a8 <ferror@plt+0xe68>  // b.none
  402778:	bl	401680 <getpid@plt>
  40277c:	mov	w3, w0
  402780:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402784:	add	x0, x0, #0x31c
  402788:	ldr	w1, [x0]
  40278c:	ldr	x0, [sp, #88]
  402790:	ldr	x0, [x0, #8]
  402794:	mov	x2, x0
  402798:	mov	w0, w3
  40279c:	bl	4020b4 <ferror@plt+0x774>
  4027a0:	cmp	w0, #0x0
  4027a4:	b.ne	4027c8 <ferror@plt+0xe88>  // b.any
  4027a8:	ldr	x0, [sp, #88]
  4027ac:	ldr	w0, [x0]
  4027b0:	ldr	w1, [sp, #80]
  4027b4:	orr	w0, w1, w0
  4027b8:	str	w0, [sp, #80]
  4027bc:	b	4027cc <ferror@plt+0xe8c>
  4027c0:	nop
  4027c4:	b	4027cc <ferror@plt+0xe8c>
  4027c8:	nop
  4027cc:	ldr	x0, [sp, #88]
  4027d0:	add	x0, x0, #0x18
  4027d4:	str	x0, [sp, #88]
  4027d8:	ldr	x0, [sp, #88]
  4027dc:	ldr	w0, [x0]
  4027e0:	cmp	w0, #0x0
  4027e4:	b.ne	402754 <ferror@plt+0xe14>  // b.any
  4027e8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4027ec:	add	x0, x0, #0x210
  4027f0:	str	x0, [sp, #88]
  4027f4:	b	40282c <ferror@plt+0xeec>
  4027f8:	ldr	x0, [sp, #88]
  4027fc:	ldr	w1, [x0]
  402800:	ldr	w0, [sp, #80]
  402804:	and	w0, w1, w0
  402808:	cmp	w0, #0x0
  40280c:	b.eq	402820 <ferror@plt+0xee0>  // b.none
  402810:	ldr	x0, [sp, #88]
  402814:	ldr	w0, [x0]
  402818:	mov	x1, #0x0                   	// #0
  40281c:	bl	401fb4 <ferror@plt+0x674>
  402820:	ldr	x0, [sp, #88]
  402824:	add	x0, x0, #0x18
  402828:	str	x0, [sp, #88]
  40282c:	ldr	x0, [sp, #88]
  402830:	ldr	w0, [x0]
  402834:	cmp	w0, #0x0
  402838:	b.ne	4027f8 <ferror@plt+0xeb8>  // b.any
  40283c:	ldrb	w0, [sp, #71]
  402840:	cmp	w0, #0x0
  402844:	b.eq	402860 <ferror@plt+0xf20>  // b.none
  402848:	mov	x2, #0x0                   	// #0
  40284c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402850:	add	x1, x0, #0xf0
  402854:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402858:	add	x0, x0, #0x2d0
  40285c:	bl	401ea8 <ferror@plt+0x568>
  402860:	ldrb	w0, [sp, #70]
  402864:	cmp	w0, #0x0
  402868:	b.eq	402884 <ferror@plt+0xf44>  // b.none
  40286c:	mov	x2, #0x0                   	// #0
  402870:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402874:	add	x1, x0, #0xf8
  402878:	adrp	x0, 418000 <ferror@plt+0x166c0>
  40287c:	add	x0, x0, #0x2d4
  402880:	bl	401ea8 <ferror@plt+0x568>
  402884:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402888:	add	x0, x0, #0x210
  40288c:	str	x0, [sp, #88]
  402890:	b	4028cc <ferror@plt+0xf8c>
  402894:	ldr	x0, [sp, #88]
  402898:	ldr	w0, [x0, #16]
  40289c:	cmp	w0, #0x0
  4028a0:	b.lt	4028bc <ferror@plt+0xf7c>  // b.tstop
  4028a4:	ldr	x0, [sp, #88]
  4028a8:	ldr	w0, [x0]
  4028ac:	ldr	w1, [sp, #80]
  4028b0:	orr	w0, w1, w0
  4028b4:	str	w0, [sp, #80]
  4028b8:	b	4028c0 <ferror@plt+0xf80>
  4028bc:	nop
  4028c0:	ldr	x0, [sp, #88]
  4028c4:	add	x0, x0, #0x18
  4028c8:	str	x0, [sp, #88]
  4028cc:	ldr	x0, [sp, #88]
  4028d0:	ldr	w0, [x0]
  4028d4:	cmp	w0, #0x0
  4028d8:	b.ne	402894 <ferror@plt+0xf54>  // b.any
  4028dc:	ldr	w0, [sp, #80]
  4028e0:	and	w0, w0, #0x10000000
  4028e4:	cmp	w0, #0x0
  4028e8:	b.eq	402928 <ferror@plt+0xfe8>  // b.none
  4028ec:	ldr	w0, [sp, #72]
  4028f0:	cmp	w0, #0x0
  4028f4:	b.ne	402928 <ferror@plt+0xfe8>  // b.any
  4028f8:	mov	w0, #0x1                   	// #1
  4028fc:	strb	w0, [sp, #69]
  402900:	mov	w0, #0x1                   	// #1
  402904:	strb	w0, [sp, #68]
  402908:	mov	x1, #0x0                   	// #0
  40290c:	mov	x0, #0x0                   	// #0
  402910:	bl	401820 <setgroups@plt>
  402914:	cmp	w0, #0x0
  402918:	b.eq	402928 <ferror@plt+0xfe8>  // b.none
  40291c:	ldr	w0, [sp, #76]
  402920:	add	w0, w0, #0x1
  402924:	str	w0, [sp, #76]
  402928:	str	wzr, [sp, #84]
  40292c:	b	402a38 <ferror@plt+0x10f8>
  402930:	ldrsw	x1, [sp, #84]
  402934:	mov	x0, x1
  402938:	lsl	x1, x1, #2
  40293c:	sub	x0, x0, x1
  402940:	lsl	x0, x0, #3
  402944:	add	x1, x0, #0x18
  402948:	adrp	x0, 418000 <ferror@plt+0x166c0>
  40294c:	add	x0, x0, #0x210
  402950:	add	x0, x1, x0
  402954:	str	x0, [sp, #88]
  402958:	b	402a1c <ferror@plt+0x10dc>
  40295c:	ldr	x0, [sp, #88]
  402960:	ldr	w0, [x0, #16]
  402964:	cmp	w0, #0x0
  402968:	b.lt	402a04 <ferror@plt+0x10c4>  // b.tstop
  40296c:	ldr	x0, [sp, #88]
  402970:	ldr	w1, [x0]
  402974:	mov	w0, #0x20000000            	// #536870912
  402978:	cmp	w1, w0
  40297c:	b.ne	402994 <ferror@plt+0x1054>  // b.any
  402980:	ldr	w0, [sp, #60]
  402984:	cmn	w0, #0x1
  402988:	b.ne	402994 <ferror@plt+0x1054>  // b.any
  40298c:	mov	w0, #0x1                   	// #1
  402990:	str	w0, [sp, #60]
  402994:	ldr	x0, [sp, #88]
  402998:	ldr	w2, [x0, #16]
  40299c:	ldr	x0, [sp, #88]
  4029a0:	ldr	w0, [x0]
  4029a4:	mov	w1, w0
  4029a8:	mov	w0, w2
  4029ac:	bl	401860 <setns@plt>
  4029b0:	cmp	w0, #0x0
  4029b4:	b.eq	4029e8 <ferror@plt+0x10a8>  // b.none
  4029b8:	ldr	w0, [sp, #84]
  4029bc:	cmp	w0, #0x0
  4029c0:	b.eq	402a0c <ferror@plt+0x10cc>  // b.none
  4029c4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4029c8:	add	x0, x0, #0x1a0
  4029cc:	bl	401900 <gettext@plt>
  4029d0:	mov	x1, x0
  4029d4:	ldr	x0, [sp, #88]
  4029d8:	ldr	x0, [x0, #8]
  4029dc:	mov	x2, x0
  4029e0:	mov	w0, #0x1                   	// #1
  4029e4:	bl	401920 <err@plt>
  4029e8:	ldr	x0, [sp, #88]
  4029ec:	ldr	w0, [x0, #16]
  4029f0:	bl	401710 <close@plt>
  4029f4:	ldr	x0, [sp, #88]
  4029f8:	mov	w1, #0xffffffff            	// #-1
  4029fc:	str	w1, [x0, #16]
  402a00:	b	402a10 <ferror@plt+0x10d0>
  402a04:	nop
  402a08:	b	402a10 <ferror@plt+0x10d0>
  402a0c:	nop
  402a10:	ldr	x0, [sp, #88]
  402a14:	add	x0, x0, #0x18
  402a18:	str	x0, [sp, #88]
  402a1c:	ldr	x0, [sp, #88]
  402a20:	ldr	w0, [x0]
  402a24:	cmp	w0, #0x0
  402a28:	b.ne	40295c <ferror@plt+0x101c>  // b.any
  402a2c:	ldr	w0, [sp, #84]
  402a30:	add	w0, w0, #0x1
  402a34:	str	w0, [sp, #84]
  402a38:	ldr	w0, [sp, #84]
  402a3c:	cmp	w0, #0x1
  402a40:	b.le	402930 <ferror@plt+0xff0>
  402a44:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402a48:	add	x0, x0, #0x2d0
  402a4c:	ldr	w0, [x0]
  402a50:	cmp	w0, #0x0
  402a54:	b.lt	402ab8 <ferror@plt+0x1178>  // b.tstop
  402a58:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402a5c:	add	x0, x0, #0x2d4
  402a60:	ldr	w0, [x0]
  402a64:	cmp	w0, #0x0
  402a68:	b.ge	402ab8 <ferror@plt+0x1178>  // b.tcont
  402a6c:	mov	w1, #0x0                   	// #0
  402a70:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402a74:	add	x0, x0, #0x1c8
  402a78:	bl	4016a0 <open@plt>
  402a7c:	mov	w1, w0
  402a80:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402a84:	add	x0, x0, #0x2d4
  402a88:	str	w1, [x0]
  402a8c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402a90:	add	x0, x0, #0x2d4
  402a94:	ldr	w0, [x0]
  402a98:	cmp	w0, #0x0
  402a9c:	b.ge	402ab8 <ferror@plt+0x1178>  // b.tcont
  402aa0:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402aa4:	add	x0, x0, #0x1d0
  402aa8:	bl	401900 <gettext@plt>
  402aac:	mov	x1, x0
  402ab0:	mov	w0, #0x1                   	// #1
  402ab4:	bl	401920 <err@plt>
  402ab8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402abc:	add	x0, x0, #0x2d0
  402ac0:	ldr	w0, [x0]
  402ac4:	cmp	w0, #0x0
  402ac8:	b.lt	402b48 <ferror@plt+0x1208>  // b.tstop
  402acc:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402ad0:	add	x0, x0, #0x2d0
  402ad4:	ldr	w0, [x0]
  402ad8:	bl	4015d0 <fchdir@plt>
  402adc:	cmp	w0, #0x0
  402ae0:	b.ge	402afc <ferror@plt+0x11bc>  // b.tcont
  402ae4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402ae8:	add	x0, x0, #0x1f8
  402aec:	bl	401900 <gettext@plt>
  402af0:	mov	x1, x0
  402af4:	mov	w0, #0x1                   	// #1
  402af8:	bl	401920 <err@plt>
  402afc:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402b00:	add	x0, x0, #0x1c8
  402b04:	bl	401850 <chroot@plt>
  402b08:	cmp	w0, #0x0
  402b0c:	b.ge	402b28 <ferror@plt+0x11e8>  // b.tcont
  402b10:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402b14:	add	x0, x0, #0x228
  402b18:	bl	401900 <gettext@plt>
  402b1c:	mov	x1, x0
  402b20:	mov	w0, #0x1                   	// #1
  402b24:	bl	401920 <err@plt>
  402b28:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402b2c:	add	x0, x0, #0x2d0
  402b30:	ldr	w0, [x0]
  402b34:	bl	401710 <close@plt>
  402b38:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402b3c:	add	x0, x0, #0x2d0
  402b40:	mov	w1, #0xffffffff            	// #-1
  402b44:	str	w1, [x0]
  402b48:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402b4c:	add	x0, x0, #0x2d4
  402b50:	ldr	w0, [x0]
  402b54:	cmp	w0, #0x0
  402b58:	b.lt	402bac <ferror@plt+0x126c>  // b.tstop
  402b5c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402b60:	add	x0, x0, #0x2d4
  402b64:	ldr	w0, [x0]
  402b68:	bl	4015d0 <fchdir@plt>
  402b6c:	cmp	w0, #0x0
  402b70:	b.ge	402b8c <ferror@plt+0x124c>  // b.tcont
  402b74:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402b78:	add	x0, x0, #0x238
  402b7c:	bl	401900 <gettext@plt>
  402b80:	mov	x1, x0
  402b84:	mov	w0, #0x1                   	// #1
  402b88:	bl	401920 <err@plt>
  402b8c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402b90:	add	x0, x0, #0x2d4
  402b94:	ldr	w0, [x0]
  402b98:	bl	401710 <close@plt>
  402b9c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402ba0:	add	x0, x0, #0x2d4
  402ba4:	mov	w1, #0xffffffff            	// #-1
  402ba8:	str	w1, [x0]
  402bac:	ldr	w0, [sp, #60]
  402bb0:	cmp	w0, #0x1
  402bb4:	b.ne	402bbc <ferror@plt+0x127c>  // b.any
  402bb8:	bl	4021a4 <ferror@plt+0x864>
  402bbc:	ldrb	w0, [sp, #69]
  402bc0:	cmp	w0, #0x0
  402bc4:	b.ne	402bd4 <ferror@plt+0x1294>  // b.any
  402bc8:	ldrb	w0, [sp, #68]
  402bcc:	cmp	w0, #0x0
  402bd0:	b.eq	402c80 <ferror@plt+0x1340>  // b.none
  402bd4:	ldrb	w0, [sp, #68]
  402bd8:	cmp	w0, #0x0
  402bdc:	b.eq	402c18 <ferror@plt+0x12d8>  // b.none
  402be0:	mov	x1, #0x0                   	// #0
  402be4:	mov	x0, #0x0                   	// #0
  402be8:	bl	401820 <setgroups@plt>
  402bec:	cmp	w0, #0x0
  402bf0:	b.eq	402c18 <ferror@plt+0x12d8>  // b.none
  402bf4:	ldr	w0, [sp, #76]
  402bf8:	cmp	w0, #0x0
  402bfc:	b.eq	402c18 <ferror@plt+0x12d8>  // b.none
  402c00:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402c04:	add	x0, x0, #0x278
  402c08:	bl	401900 <gettext@plt>
  402c0c:	mov	x1, x0
  402c10:	mov	w0, #0x1                   	// #1
  402c14:	bl	401920 <err@plt>
  402c18:	ldrb	w0, [sp, #68]
  402c1c:	cmp	w0, #0x0
  402c20:	b.eq	402c4c <ferror@plt+0x130c>  // b.none
  402c24:	ldr	w0, [sp, #52]
  402c28:	bl	401750 <setgid@plt>
  402c2c:	cmp	w0, #0x0
  402c30:	b.ge	402c4c <ferror@plt+0x130c>  // b.tcont
  402c34:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402c38:	add	x0, x0, #0x290
  402c3c:	bl	401900 <gettext@plt>
  402c40:	mov	x1, x0
  402c44:	mov	w0, #0x1                   	// #1
  402c48:	bl	401920 <err@plt>
  402c4c:	ldrb	w0, [sp, #69]
  402c50:	cmp	w0, #0x0
  402c54:	b.eq	402c80 <ferror@plt+0x1340>  // b.none
  402c58:	ldr	w0, [sp, #56]
  402c5c:	bl	401570 <setuid@plt>
  402c60:	cmp	w0, #0x0
  402c64:	b.ge	402c80 <ferror@plt+0x1340>  // b.tcont
  402c68:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402c6c:	add	x0, x0, #0x2a0
  402c70:	bl	401900 <gettext@plt>
  402c74:	mov	x1, x0
  402c78:	mov	w0, #0x1                   	// #1
  402c7c:	bl	401920 <err@plt>
  402c80:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402c84:	add	x0, x0, #0x300
  402c88:	ldr	w0, [x0]
  402c8c:	ldr	w1, [sp, #44]
  402c90:	cmp	w1, w0
  402c94:	b.le	402d3c <ferror@plt+0x13fc>
  402c98:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402c9c:	add	x0, x0, #0x300
  402ca0:	ldr	w0, [x0]
  402ca4:	sxtw	x0, w0
  402ca8:	lsl	x0, x0, #3
  402cac:	ldr	x1, [sp, #32]
  402cb0:	add	x0, x1, x0
  402cb4:	ldr	x2, [x0]
  402cb8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402cbc:	add	x0, x0, #0x300
  402cc0:	ldr	w0, [x0]
  402cc4:	sxtw	x0, w0
  402cc8:	lsl	x0, x0, #3
  402ccc:	ldr	x1, [sp, #32]
  402cd0:	add	x0, x1, x0
  402cd4:	mov	x1, x0
  402cd8:	mov	x0, x2
  402cdc:	bl	401780 <execvp@plt>
  402ce0:	bl	4018c0 <__errno_location@plt>
  402ce4:	ldr	w0, [x0]
  402ce8:	cmp	w0, #0x2
  402cec:	b.ne	402cf8 <ferror@plt+0x13b8>  // b.any
  402cf0:	mov	w19, #0x7f                  	// #127
  402cf4:	b	402cfc <ferror@plt+0x13bc>
  402cf8:	mov	w19, #0x7e                  	// #126
  402cfc:	adrp	x0, 406000 <ferror@plt+0x46c0>
  402d00:	add	x0, x0, #0x2b0
  402d04:	bl	401900 <gettext@plt>
  402d08:	mov	x3, x0
  402d0c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402d10:	add	x0, x0, #0x300
  402d14:	ldr	w0, [x0]
  402d18:	sxtw	x0, w0
  402d1c:	lsl	x0, x0, #3
  402d20:	ldr	x1, [sp, #32]
  402d24:	add	x0, x1, x0
  402d28:	ldr	x0, [x0]
  402d2c:	mov	x2, x0
  402d30:	mov	x1, x3
  402d34:	mov	w0, w19
  402d38:	bl	401920 <err@plt>
  402d3c:	bl	4059ac <ferror@plt+0x406c>
  402d40:	sub	sp, sp, #0x10
  402d44:	str	w0, [sp, #12]
  402d48:	adrp	x0, 418000 <ferror@plt+0x166c0>
  402d4c:	add	x0, x0, #0x2d8
  402d50:	ldr	w1, [sp, #12]
  402d54:	str	w1, [x0]
  402d58:	nop
  402d5c:	add	sp, sp, #0x10
  402d60:	ret
  402d64:	sub	sp, sp, #0x10
  402d68:	str	x0, [sp, #8]
  402d6c:	str	w1, [sp, #4]
  402d70:	str	w2, [sp]
  402d74:	b	402dc4 <ferror@plt+0x1484>
  402d78:	ldr	x0, [sp, #8]
  402d7c:	ldr	x1, [x0]
  402d80:	ldrsw	x0, [sp, #4]
  402d84:	mov	x2, #0x0                   	// #0
  402d88:	umulh	x0, x1, x0
  402d8c:	cmp	x0, #0x0
  402d90:	b.eq	402d98 <ferror@plt+0x1458>  // b.none
  402d94:	mov	x2, #0x1                   	// #1
  402d98:	mov	x0, x2
  402d9c:	cmp	x0, #0x0
  402da0:	b.eq	402dac <ferror@plt+0x146c>  // b.none
  402da4:	mov	w0, #0xffffffde            	// #-34
  402da8:	b	402ddc <ferror@plt+0x149c>
  402dac:	ldr	x0, [sp, #8]
  402db0:	ldr	x1, [x0]
  402db4:	ldrsw	x0, [sp, #4]
  402db8:	mul	x1, x1, x0
  402dbc:	ldr	x0, [sp, #8]
  402dc0:	str	x1, [x0]
  402dc4:	ldr	w0, [sp]
  402dc8:	sub	w1, w0, #0x1
  402dcc:	str	w1, [sp]
  402dd0:	cmp	w0, #0x0
  402dd4:	b.ne	402d78 <ferror@plt+0x1438>  // b.any
  402dd8:	mov	w0, #0x0                   	// #0
  402ddc:	add	sp, sp, #0x10
  402de0:	ret
  402de4:	stp	x29, x30, [sp, #-192]!
  402de8:	mov	x29, sp
  402dec:	str	x0, [sp, #40]
  402df0:	str	x1, [sp, #32]
  402df4:	str	x2, [sp, #24]
  402df8:	str	xzr, [sp, #176]
  402dfc:	mov	w0, #0x400                 	// #1024
  402e00:	str	w0, [sp, #172]
  402e04:	str	wzr, [sp, #168]
  402e08:	str	wzr, [sp, #164]
  402e0c:	str	wzr, [sp, #160]
  402e10:	ldr	x0, [sp, #32]
  402e14:	str	xzr, [x0]
  402e18:	ldr	x0, [sp, #40]
  402e1c:	cmp	x0, #0x0
  402e20:	b.eq	402e34 <ferror@plt+0x14f4>  // b.none
  402e24:	ldr	x0, [sp, #40]
  402e28:	ldrsb	w0, [x0]
  402e2c:	cmp	w0, #0x0
  402e30:	b.ne	402e40 <ferror@plt+0x1500>  // b.any
  402e34:	mov	w0, #0xffffffea            	// #-22
  402e38:	str	w0, [sp, #168]
  402e3c:	b	403428 <ferror@plt+0x1ae8>
  402e40:	ldr	x0, [sp, #40]
  402e44:	str	x0, [sp, #184]
  402e48:	b	402e58 <ferror@plt+0x1518>
  402e4c:	ldr	x0, [sp, #184]
  402e50:	add	x0, x0, #0x1
  402e54:	str	x0, [sp, #184]
  402e58:	bl	4017b0 <__ctype_b_loc@plt>
  402e5c:	ldr	x1, [x0]
  402e60:	ldr	x0, [sp, #184]
  402e64:	ldrsb	w0, [x0]
  402e68:	and	w0, w0, #0xff
  402e6c:	and	x0, x0, #0xff
  402e70:	lsl	x0, x0, #1
  402e74:	add	x0, x1, x0
  402e78:	ldrh	w0, [x0]
  402e7c:	and	w0, w0, #0x2000
  402e80:	cmp	w0, #0x0
  402e84:	b.ne	402e4c <ferror@plt+0x150c>  // b.any
  402e88:	ldr	x0, [sp, #184]
  402e8c:	ldrsb	w0, [x0]
  402e90:	cmp	w0, #0x2d
  402e94:	b.ne	402ea4 <ferror@plt+0x1564>  // b.any
  402e98:	mov	w0, #0xffffffea            	// #-22
  402e9c:	str	w0, [sp, #168]
  402ea0:	b	403428 <ferror@plt+0x1ae8>
  402ea4:	bl	4018c0 <__errno_location@plt>
  402ea8:	str	wzr, [x0]
  402eac:	str	xzr, [sp, #72]
  402eb0:	add	x0, sp, #0x48
  402eb4:	mov	w2, #0x0                   	// #0
  402eb8:	mov	x1, x0
  402ebc:	ldr	x0, [sp, #40]
  402ec0:	bl	401730 <strtoumax@plt>
  402ec4:	str	x0, [sp, #64]
  402ec8:	ldr	x0, [sp, #72]
  402ecc:	ldr	x1, [sp, #40]
  402ed0:	cmp	x1, x0
  402ed4:	b.eq	402f00 <ferror@plt+0x15c0>  // b.none
  402ed8:	bl	4018c0 <__errno_location@plt>
  402edc:	ldr	w0, [x0]
  402ee0:	cmp	w0, #0x0
  402ee4:	b.eq	402f2c <ferror@plt+0x15ec>  // b.none
  402ee8:	ldr	x0, [sp, #64]
  402eec:	cmn	x0, #0x1
  402ef0:	b.eq	402f00 <ferror@plt+0x15c0>  // b.none
  402ef4:	ldr	x0, [sp, #64]
  402ef8:	cmp	x0, #0x0
  402efc:	b.ne	402f2c <ferror@plt+0x15ec>  // b.any
  402f00:	bl	4018c0 <__errno_location@plt>
  402f04:	ldr	w0, [x0]
  402f08:	cmp	w0, #0x0
  402f0c:	b.eq	402f20 <ferror@plt+0x15e0>  // b.none
  402f10:	bl	4018c0 <__errno_location@plt>
  402f14:	ldr	w0, [x0]
  402f18:	neg	w0, w0
  402f1c:	b	402f24 <ferror@plt+0x15e4>
  402f20:	mov	w0, #0xffffffea            	// #-22
  402f24:	str	w0, [sp, #168]
  402f28:	b	403428 <ferror@plt+0x1ae8>
  402f2c:	ldr	x0, [sp, #72]
  402f30:	cmp	x0, #0x0
  402f34:	b.eq	403410 <ferror@plt+0x1ad0>  // b.none
  402f38:	ldr	x0, [sp, #72]
  402f3c:	ldrsb	w0, [x0]
  402f40:	cmp	w0, #0x0
  402f44:	b.eq	403410 <ferror@plt+0x1ad0>  // b.none
  402f48:	ldr	x0, [sp, #72]
  402f4c:	str	x0, [sp, #184]
  402f50:	ldr	x0, [sp, #184]
  402f54:	add	x0, x0, #0x1
  402f58:	ldrsb	w0, [x0]
  402f5c:	cmp	w0, #0x69
  402f60:	b.ne	402fac <ferror@plt+0x166c>  // b.any
  402f64:	ldr	x0, [sp, #184]
  402f68:	add	x0, x0, #0x2
  402f6c:	ldrsb	w0, [x0]
  402f70:	cmp	w0, #0x42
  402f74:	b.eq	402f8c <ferror@plt+0x164c>  // b.none
  402f78:	ldr	x0, [sp, #184]
  402f7c:	add	x0, x0, #0x2
  402f80:	ldrsb	w0, [x0]
  402f84:	cmp	w0, #0x62
  402f88:	b.ne	402fac <ferror@plt+0x166c>  // b.any
  402f8c:	ldr	x0, [sp, #184]
  402f90:	add	x0, x0, #0x3
  402f94:	ldrsb	w0, [x0]
  402f98:	cmp	w0, #0x0
  402f9c:	b.ne	402fac <ferror@plt+0x166c>  // b.any
  402fa0:	mov	w0, #0x400                 	// #1024
  402fa4:	str	w0, [sp, #172]
  402fa8:	b	4031e4 <ferror@plt+0x18a4>
  402fac:	ldr	x0, [sp, #184]
  402fb0:	add	x0, x0, #0x1
  402fb4:	ldrsb	w0, [x0]
  402fb8:	cmp	w0, #0x42
  402fbc:	b.eq	402fd4 <ferror@plt+0x1694>  // b.none
  402fc0:	ldr	x0, [sp, #184]
  402fc4:	add	x0, x0, #0x1
  402fc8:	ldrsb	w0, [x0]
  402fcc:	cmp	w0, #0x62
  402fd0:	b.ne	402ff4 <ferror@plt+0x16b4>  // b.any
  402fd4:	ldr	x0, [sp, #184]
  402fd8:	add	x0, x0, #0x2
  402fdc:	ldrsb	w0, [x0]
  402fe0:	cmp	w0, #0x0
  402fe4:	b.ne	402ff4 <ferror@plt+0x16b4>  // b.any
  402fe8:	mov	w0, #0x3e8                 	// #1000
  402fec:	str	w0, [sp, #172]
  402ff0:	b	4031e4 <ferror@plt+0x18a4>
  402ff4:	ldr	x0, [sp, #184]
  402ff8:	add	x0, x0, #0x1
  402ffc:	ldrsb	w0, [x0]
  403000:	cmp	w0, #0x0
  403004:	b.eq	4031e4 <ferror@plt+0x18a4>  // b.none
  403008:	bl	401660 <localeconv@plt>
  40300c:	str	x0, [sp, #128]
  403010:	ldr	x0, [sp, #128]
  403014:	cmp	x0, #0x0
  403018:	b.eq	403028 <ferror@plt+0x16e8>  // b.none
  40301c:	ldr	x0, [sp, #128]
  403020:	ldr	x0, [x0]
  403024:	b	40302c <ferror@plt+0x16ec>
  403028:	mov	x0, #0x0                   	// #0
  40302c:	str	x0, [sp, #120]
  403030:	ldr	x0, [sp, #120]
  403034:	cmp	x0, #0x0
  403038:	b.eq	403048 <ferror@plt+0x1708>  // b.none
  40303c:	ldr	x0, [sp, #120]
  403040:	bl	401590 <strlen@plt>
  403044:	b	40304c <ferror@plt+0x170c>
  403048:	mov	x0, #0x0                   	// #0
  40304c:	str	x0, [sp, #112]
  403050:	ldr	x0, [sp, #176]
  403054:	cmp	x0, #0x0
  403058:	b.ne	4031d8 <ferror@plt+0x1898>  // b.any
  40305c:	ldr	x0, [sp, #184]
  403060:	ldrsb	w0, [x0]
  403064:	cmp	w0, #0x0
  403068:	b.eq	4031d8 <ferror@plt+0x1898>  // b.none
  40306c:	ldr	x0, [sp, #120]
  403070:	cmp	x0, #0x0
  403074:	b.eq	4031d8 <ferror@plt+0x1898>  // b.none
  403078:	ldr	x2, [sp, #112]
  40307c:	ldr	x1, [sp, #184]
  403080:	ldr	x0, [sp, #120]
  403084:	bl	4016b0 <strncmp@plt>
  403088:	cmp	w0, #0x0
  40308c:	b.ne	4031d8 <ferror@plt+0x1898>  // b.any
  403090:	ldr	x1, [sp, #184]
  403094:	ldr	x0, [sp, #112]
  403098:	add	x0, x1, x0
  40309c:	str	x0, [sp, #104]
  4030a0:	ldr	x0, [sp, #104]
  4030a4:	str	x0, [sp, #184]
  4030a8:	b	4030c4 <ferror@plt+0x1784>
  4030ac:	ldr	w0, [sp, #160]
  4030b0:	add	w0, w0, #0x1
  4030b4:	str	w0, [sp, #160]
  4030b8:	ldr	x0, [sp, #184]
  4030bc:	add	x0, x0, #0x1
  4030c0:	str	x0, [sp, #184]
  4030c4:	ldr	x0, [sp, #184]
  4030c8:	ldrsb	w0, [x0]
  4030cc:	cmp	w0, #0x30
  4030d0:	b.eq	4030ac <ferror@plt+0x176c>  // b.none
  4030d4:	ldr	x0, [sp, #184]
  4030d8:	str	x0, [sp, #104]
  4030dc:	bl	4017b0 <__ctype_b_loc@plt>
  4030e0:	ldr	x1, [x0]
  4030e4:	ldr	x0, [sp, #104]
  4030e8:	ldrsb	w0, [x0]
  4030ec:	sxtb	x0, w0
  4030f0:	lsl	x0, x0, #1
  4030f4:	add	x0, x1, x0
  4030f8:	ldrh	w0, [x0]
  4030fc:	and	w0, w0, #0x800
  403100:	cmp	w0, #0x0
  403104:	b.eq	403190 <ferror@plt+0x1850>  // b.none
  403108:	bl	4018c0 <__errno_location@plt>
  40310c:	str	wzr, [x0]
  403110:	str	xzr, [sp, #72]
  403114:	add	x0, sp, #0x48
  403118:	mov	w2, #0x0                   	// #0
  40311c:	mov	x1, x0
  403120:	ldr	x0, [sp, #104]
  403124:	bl	401730 <strtoumax@plt>
  403128:	str	x0, [sp, #176]
  40312c:	ldr	x0, [sp, #72]
  403130:	ldr	x1, [sp, #104]
  403134:	cmp	x1, x0
  403138:	b.eq	403164 <ferror@plt+0x1824>  // b.none
  40313c:	bl	4018c0 <__errno_location@plt>
  403140:	ldr	w0, [x0]
  403144:	cmp	w0, #0x0
  403148:	b.eq	403198 <ferror@plt+0x1858>  // b.none
  40314c:	ldr	x0, [sp, #176]
  403150:	cmn	x0, #0x1
  403154:	b.eq	403164 <ferror@plt+0x1824>  // b.none
  403158:	ldr	x0, [sp, #176]
  40315c:	cmp	x0, #0x0
  403160:	b.ne	403198 <ferror@plt+0x1858>  // b.any
  403164:	bl	4018c0 <__errno_location@plt>
  403168:	ldr	w0, [x0]
  40316c:	cmp	w0, #0x0
  403170:	b.eq	403184 <ferror@plt+0x1844>  // b.none
  403174:	bl	4018c0 <__errno_location@plt>
  403178:	ldr	w0, [x0]
  40317c:	neg	w0, w0
  403180:	b	403188 <ferror@plt+0x1848>
  403184:	mov	w0, #0xffffffea            	// #-22
  403188:	str	w0, [sp, #168]
  40318c:	b	403428 <ferror@plt+0x1ae8>
  403190:	ldr	x0, [sp, #184]
  403194:	str	x0, [sp, #72]
  403198:	ldr	x0, [sp, #176]
  40319c:	cmp	x0, #0x0
  4031a0:	b.eq	4031cc <ferror@plt+0x188c>  // b.none
  4031a4:	ldr	x0, [sp, #72]
  4031a8:	cmp	x0, #0x0
  4031ac:	b.eq	4031c0 <ferror@plt+0x1880>  // b.none
  4031b0:	ldr	x0, [sp, #72]
  4031b4:	ldrsb	w0, [x0]
  4031b8:	cmp	w0, #0x0
  4031bc:	b.ne	4031cc <ferror@plt+0x188c>  // b.any
  4031c0:	mov	w0, #0xffffffea            	// #-22
  4031c4:	str	w0, [sp, #168]
  4031c8:	b	403428 <ferror@plt+0x1ae8>
  4031cc:	ldr	x0, [sp, #72]
  4031d0:	str	x0, [sp, #184]
  4031d4:	b	402f50 <ferror@plt+0x1610>
  4031d8:	mov	w0, #0xffffffea            	// #-22
  4031dc:	str	w0, [sp, #168]
  4031e0:	b	403428 <ferror@plt+0x1ae8>
  4031e4:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4031e8:	add	x0, x0, #0x2e0
  4031ec:	ldr	x2, [x0]
  4031f0:	ldr	x0, [sp, #184]
  4031f4:	ldrsb	w0, [x0]
  4031f8:	mov	w1, w0
  4031fc:	mov	x0, x2
  403200:	bl	401810 <strchr@plt>
  403204:	str	x0, [sp, #96]
  403208:	ldr	x0, [sp, #96]
  40320c:	cmp	x0, #0x0
  403210:	b.eq	403234 <ferror@plt+0x18f4>  // b.none
  403214:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403218:	add	x0, x0, #0x2e0
  40321c:	ldr	x0, [x0]
  403220:	ldr	x1, [sp, #96]
  403224:	sub	x0, x1, x0
  403228:	add	w0, w0, #0x1
  40322c:	str	w0, [sp, #164]
  403230:	b	403290 <ferror@plt+0x1950>
  403234:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403238:	add	x0, x0, #0x2e8
  40323c:	ldr	x2, [x0]
  403240:	ldr	x0, [sp, #184]
  403244:	ldrsb	w0, [x0]
  403248:	mov	w1, w0
  40324c:	mov	x0, x2
  403250:	bl	401810 <strchr@plt>
  403254:	str	x0, [sp, #96]
  403258:	ldr	x0, [sp, #96]
  40325c:	cmp	x0, #0x0
  403260:	b.eq	403284 <ferror@plt+0x1944>  // b.none
  403264:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403268:	add	x0, x0, #0x2e8
  40326c:	ldr	x0, [x0]
  403270:	ldr	x1, [sp, #96]
  403274:	sub	x0, x1, x0
  403278:	add	w0, w0, #0x1
  40327c:	str	w0, [sp, #164]
  403280:	b	403290 <ferror@plt+0x1950>
  403284:	mov	w0, #0xffffffea            	// #-22
  403288:	str	w0, [sp, #168]
  40328c:	b	403428 <ferror@plt+0x1ae8>
  403290:	add	x0, sp, #0x40
  403294:	ldr	w2, [sp, #164]
  403298:	ldr	w1, [sp, #172]
  40329c:	bl	402d64 <ferror@plt+0x1424>
  4032a0:	str	w0, [sp, #168]
  4032a4:	ldr	x0, [sp, #24]
  4032a8:	cmp	x0, #0x0
  4032ac:	b.eq	4032bc <ferror@plt+0x197c>  // b.none
  4032b0:	ldr	x0, [sp, #24]
  4032b4:	ldr	w1, [sp, #164]
  4032b8:	str	w1, [x0]
  4032bc:	ldr	x0, [sp, #176]
  4032c0:	cmp	x0, #0x0
  4032c4:	b.eq	403418 <ferror@plt+0x1ad8>  // b.none
  4032c8:	ldr	w0, [sp, #164]
  4032cc:	cmp	w0, #0x0
  4032d0:	b.eq	403418 <ferror@plt+0x1ad8>  // b.none
  4032d4:	mov	x0, #0xa                   	// #10
  4032d8:	str	x0, [sp, #144]
  4032dc:	mov	x0, #0x1                   	// #1
  4032e0:	str	x0, [sp, #136]
  4032e4:	mov	x0, #0x1                   	// #1
  4032e8:	str	x0, [sp, #56]
  4032ec:	add	x0, sp, #0x38
  4032f0:	ldr	w2, [sp, #164]
  4032f4:	ldr	w1, [sp, #172]
  4032f8:	bl	402d64 <ferror@plt+0x1424>
  4032fc:	b	403318 <ferror@plt+0x19d8>
  403300:	ldr	x1, [sp, #144]
  403304:	mov	x0, x1
  403308:	lsl	x0, x0, #2
  40330c:	add	x0, x0, x1
  403310:	lsl	x0, x0, #1
  403314:	str	x0, [sp, #144]
  403318:	ldr	x1, [sp, #144]
  40331c:	ldr	x0, [sp, #176]
  403320:	cmp	x1, x0
  403324:	b.cc	403300 <ferror@plt+0x19c0>  // b.lo, b.ul, b.last
  403328:	str	wzr, [sp, #156]
  40332c:	b	403354 <ferror@plt+0x1a14>
  403330:	ldr	x1, [sp, #144]
  403334:	mov	x0, x1
  403338:	lsl	x0, x0, #2
  40333c:	add	x0, x0, x1
  403340:	lsl	x0, x0, #1
  403344:	str	x0, [sp, #144]
  403348:	ldr	w0, [sp, #156]
  40334c:	add	w0, w0, #0x1
  403350:	str	w0, [sp, #156]
  403354:	ldr	w1, [sp, #156]
  403358:	ldr	w0, [sp, #160]
  40335c:	cmp	w1, w0
  403360:	b.lt	403330 <ferror@plt+0x19f0>  // b.tstop
  403364:	ldr	x2, [sp, #176]
  403368:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40336c:	movk	x0, #0xcccd
  403370:	umulh	x0, x2, x0
  403374:	lsr	x1, x0, #3
  403378:	mov	x0, x1
  40337c:	lsl	x0, x0, #2
  403380:	add	x0, x0, x1
  403384:	lsl	x0, x0, #1
  403388:	sub	x1, x2, x0
  40338c:	mov	w0, w1
  403390:	str	w0, [sp, #92]
  403394:	ldr	x1, [sp, #144]
  403398:	ldr	x0, [sp, #136]
  40339c:	udiv	x0, x1, x0
  4033a0:	str	x0, [sp, #80]
  4033a4:	ldr	x1, [sp, #176]
  4033a8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4033ac:	movk	x0, #0xcccd
  4033b0:	umulh	x0, x1, x0
  4033b4:	lsr	x0, x0, #3
  4033b8:	str	x0, [sp, #176]
  4033bc:	ldr	x1, [sp, #136]
  4033c0:	mov	x0, x1
  4033c4:	lsl	x0, x0, #2
  4033c8:	add	x0, x0, x1
  4033cc:	lsl	x0, x0, #1
  4033d0:	str	x0, [sp, #136]
  4033d4:	ldr	w0, [sp, #92]
  4033d8:	cmp	w0, #0x0
  4033dc:	b.eq	403400 <ferror@plt+0x1ac0>  // b.none
  4033e0:	ldr	x1, [sp, #56]
  4033e4:	ldr	w0, [sp, #92]
  4033e8:	ldr	x2, [sp, #80]
  4033ec:	udiv	x0, x2, x0
  4033f0:	udiv	x1, x1, x0
  4033f4:	ldr	x0, [sp, #64]
  4033f8:	add	x0, x1, x0
  4033fc:	str	x0, [sp, #64]
  403400:	ldr	x0, [sp, #176]
  403404:	cmp	x0, #0x0
  403408:	b.ne	403364 <ferror@plt+0x1a24>  // b.any
  40340c:	b	40341c <ferror@plt+0x1adc>
  403410:	nop
  403414:	b	40341c <ferror@plt+0x1adc>
  403418:	nop
  40341c:	ldr	x1, [sp, #64]
  403420:	ldr	x0, [sp, #32]
  403424:	str	x1, [x0]
  403428:	ldr	w0, [sp, #168]
  40342c:	cmp	w0, #0x0
  403430:	b.ge	403448 <ferror@plt+0x1b08>  // b.tcont
  403434:	bl	4018c0 <__errno_location@plt>
  403438:	mov	x1, x0
  40343c:	ldr	w0, [sp, #168]
  403440:	neg	w0, w0
  403444:	str	w0, [x1]
  403448:	ldr	w0, [sp, #168]
  40344c:	ldp	x29, x30, [sp], #192
  403450:	ret
  403454:	stp	x29, x30, [sp, #-32]!
  403458:	mov	x29, sp
  40345c:	str	x0, [sp, #24]
  403460:	str	x1, [sp, #16]
  403464:	mov	x2, #0x0                   	// #0
  403468:	ldr	x1, [sp, #16]
  40346c:	ldr	x0, [sp, #24]
  403470:	bl	402de4 <ferror@plt+0x14a4>
  403474:	ldp	x29, x30, [sp], #32
  403478:	ret
  40347c:	stp	x29, x30, [sp, #-48]!
  403480:	mov	x29, sp
  403484:	str	x0, [sp, #24]
  403488:	str	x1, [sp, #16]
  40348c:	ldr	x0, [sp, #24]
  403490:	str	x0, [sp, #40]
  403494:	b	4034a4 <ferror@plt+0x1b64>
  403498:	ldr	x0, [sp, #40]
  40349c:	add	x0, x0, #0x1
  4034a0:	str	x0, [sp, #40]
  4034a4:	ldr	x0, [sp, #40]
  4034a8:	cmp	x0, #0x0
  4034ac:	b.eq	4034f0 <ferror@plt+0x1bb0>  // b.none
  4034b0:	ldr	x0, [sp, #40]
  4034b4:	ldrsb	w0, [x0]
  4034b8:	cmp	w0, #0x0
  4034bc:	b.eq	4034f0 <ferror@plt+0x1bb0>  // b.none
  4034c0:	bl	4017b0 <__ctype_b_loc@plt>
  4034c4:	ldr	x1, [x0]
  4034c8:	ldr	x0, [sp, #40]
  4034cc:	ldrsb	w0, [x0]
  4034d0:	and	w0, w0, #0xff
  4034d4:	and	x0, x0, #0xff
  4034d8:	lsl	x0, x0, #1
  4034dc:	add	x0, x1, x0
  4034e0:	ldrh	w0, [x0]
  4034e4:	and	w0, w0, #0x800
  4034e8:	cmp	w0, #0x0
  4034ec:	b.ne	403498 <ferror@plt+0x1b58>  // b.any
  4034f0:	ldr	x0, [sp, #16]
  4034f4:	cmp	x0, #0x0
  4034f8:	b.eq	403508 <ferror@plt+0x1bc8>  // b.none
  4034fc:	ldr	x0, [sp, #16]
  403500:	ldr	x1, [sp, #40]
  403504:	str	x1, [x0]
  403508:	ldr	x0, [sp, #40]
  40350c:	cmp	x0, #0x0
  403510:	b.eq	40353c <ferror@plt+0x1bfc>  // b.none
  403514:	ldr	x1, [sp, #40]
  403518:	ldr	x0, [sp, #24]
  40351c:	cmp	x1, x0
  403520:	b.ls	40353c <ferror@plt+0x1bfc>  // b.plast
  403524:	ldr	x0, [sp, #40]
  403528:	ldrsb	w0, [x0]
  40352c:	cmp	w0, #0x0
  403530:	b.ne	40353c <ferror@plt+0x1bfc>  // b.any
  403534:	mov	w0, #0x1                   	// #1
  403538:	b	403540 <ferror@plt+0x1c00>
  40353c:	mov	w0, #0x0                   	// #0
  403540:	ldp	x29, x30, [sp], #48
  403544:	ret
  403548:	stp	x29, x30, [sp, #-48]!
  40354c:	mov	x29, sp
  403550:	str	x0, [sp, #24]
  403554:	str	x1, [sp, #16]
  403558:	ldr	x0, [sp, #24]
  40355c:	str	x0, [sp, #40]
  403560:	b	403570 <ferror@plt+0x1c30>
  403564:	ldr	x0, [sp, #40]
  403568:	add	x0, x0, #0x1
  40356c:	str	x0, [sp, #40]
  403570:	ldr	x0, [sp, #40]
  403574:	cmp	x0, #0x0
  403578:	b.eq	4035bc <ferror@plt+0x1c7c>  // b.none
  40357c:	ldr	x0, [sp, #40]
  403580:	ldrsb	w0, [x0]
  403584:	cmp	w0, #0x0
  403588:	b.eq	4035bc <ferror@plt+0x1c7c>  // b.none
  40358c:	bl	4017b0 <__ctype_b_loc@plt>
  403590:	ldr	x1, [x0]
  403594:	ldr	x0, [sp, #40]
  403598:	ldrsb	w0, [x0]
  40359c:	and	w0, w0, #0xff
  4035a0:	and	x0, x0, #0xff
  4035a4:	lsl	x0, x0, #1
  4035a8:	add	x0, x1, x0
  4035ac:	ldrh	w0, [x0]
  4035b0:	and	w0, w0, #0x1000
  4035b4:	cmp	w0, #0x0
  4035b8:	b.ne	403564 <ferror@plt+0x1c24>  // b.any
  4035bc:	ldr	x0, [sp, #16]
  4035c0:	cmp	x0, #0x0
  4035c4:	b.eq	4035d4 <ferror@plt+0x1c94>  // b.none
  4035c8:	ldr	x0, [sp, #16]
  4035cc:	ldr	x1, [sp, #40]
  4035d0:	str	x1, [x0]
  4035d4:	ldr	x0, [sp, #40]
  4035d8:	cmp	x0, #0x0
  4035dc:	b.eq	403608 <ferror@plt+0x1cc8>  // b.none
  4035e0:	ldr	x1, [sp, #40]
  4035e4:	ldr	x0, [sp, #24]
  4035e8:	cmp	x1, x0
  4035ec:	b.ls	403608 <ferror@plt+0x1cc8>  // b.plast
  4035f0:	ldr	x0, [sp, #40]
  4035f4:	ldrsb	w0, [x0]
  4035f8:	cmp	w0, #0x0
  4035fc:	b.ne	403608 <ferror@plt+0x1cc8>  // b.any
  403600:	mov	w0, #0x1                   	// #1
  403604:	b	40360c <ferror@plt+0x1ccc>
  403608:	mov	w0, #0x0                   	// #0
  40360c:	ldp	x29, x30, [sp], #48
  403610:	ret
  403614:	stp	x29, x30, [sp, #-256]!
  403618:	mov	x29, sp
  40361c:	str	x0, [sp, #24]
  403620:	str	x1, [sp, #16]
  403624:	str	x2, [sp, #208]
  403628:	str	x3, [sp, #216]
  40362c:	str	x4, [sp, #224]
  403630:	str	x5, [sp, #232]
  403634:	str	x6, [sp, #240]
  403638:	str	x7, [sp, #248]
  40363c:	str	q0, [sp, #80]
  403640:	str	q1, [sp, #96]
  403644:	str	q2, [sp, #112]
  403648:	str	q3, [sp, #128]
  40364c:	str	q4, [sp, #144]
  403650:	str	q5, [sp, #160]
  403654:	str	q6, [sp, #176]
  403658:	str	q7, [sp, #192]
  40365c:	add	x0, sp, #0x100
  403660:	str	x0, [sp, #32]
  403664:	add	x0, sp, #0x100
  403668:	str	x0, [sp, #40]
  40366c:	add	x0, sp, #0xd0
  403670:	str	x0, [sp, #48]
  403674:	mov	w0, #0xffffffd0            	// #-48
  403678:	str	w0, [sp, #56]
  40367c:	mov	w0, #0xffffff80            	// #-128
  403680:	str	w0, [sp, #60]
  403684:	ldr	w1, [sp, #56]
  403688:	ldr	x0, [sp, #32]
  40368c:	cmp	w1, #0x0
  403690:	b.lt	4036a4 <ferror@plt+0x1d64>  // b.tstop
  403694:	add	x1, x0, #0xf
  403698:	and	x1, x1, #0xfffffffffffffff8
  40369c:	str	x1, [sp, #32]
  4036a0:	b	4036d4 <ferror@plt+0x1d94>
  4036a4:	add	w2, w1, #0x8
  4036a8:	str	w2, [sp, #56]
  4036ac:	ldr	w2, [sp, #56]
  4036b0:	cmp	w2, #0x0
  4036b4:	b.le	4036c8 <ferror@plt+0x1d88>
  4036b8:	add	x1, x0, #0xf
  4036bc:	and	x1, x1, #0xfffffffffffffff8
  4036c0:	str	x1, [sp, #32]
  4036c4:	b	4036d4 <ferror@plt+0x1d94>
  4036c8:	ldr	x2, [sp, #40]
  4036cc:	sxtw	x0, w1
  4036d0:	add	x0, x2, x0
  4036d4:	ldr	x0, [x0]
  4036d8:	str	x0, [sp, #72]
  4036dc:	ldr	x0, [sp, #72]
  4036e0:	cmp	x0, #0x0
  4036e4:	b.eq	403784 <ferror@plt+0x1e44>  // b.none
  4036e8:	ldr	w1, [sp, #56]
  4036ec:	ldr	x0, [sp, #32]
  4036f0:	cmp	w1, #0x0
  4036f4:	b.lt	403708 <ferror@plt+0x1dc8>  // b.tstop
  4036f8:	add	x1, x0, #0xf
  4036fc:	and	x1, x1, #0xfffffffffffffff8
  403700:	str	x1, [sp, #32]
  403704:	b	403738 <ferror@plt+0x1df8>
  403708:	add	w2, w1, #0x8
  40370c:	str	w2, [sp, #56]
  403710:	ldr	w2, [sp, #56]
  403714:	cmp	w2, #0x0
  403718:	b.le	40372c <ferror@plt+0x1dec>
  40371c:	add	x1, x0, #0xf
  403720:	and	x1, x1, #0xfffffffffffffff8
  403724:	str	x1, [sp, #32]
  403728:	b	403738 <ferror@plt+0x1df8>
  40372c:	ldr	x2, [sp, #40]
  403730:	sxtw	x0, w1
  403734:	add	x0, x2, x0
  403738:	ldr	x0, [x0]
  40373c:	str	x0, [sp, #64]
  403740:	ldr	x0, [sp, #64]
  403744:	cmp	x0, #0x0
  403748:	b.eq	40378c <ferror@plt+0x1e4c>  // b.none
  40374c:	ldr	x1, [sp, #72]
  403750:	ldr	x0, [sp, #24]
  403754:	bl	401790 <strcmp@plt>
  403758:	cmp	w0, #0x0
  40375c:	b.ne	403768 <ferror@plt+0x1e28>  // b.any
  403760:	mov	w0, #0x1                   	// #1
  403764:	b	4037b4 <ferror@plt+0x1e74>
  403768:	ldr	x1, [sp, #64]
  40376c:	ldr	x0, [sp, #24]
  403770:	bl	401790 <strcmp@plt>
  403774:	cmp	w0, #0x0
  403778:	b.ne	403684 <ferror@plt+0x1d44>  // b.any
  40377c:	mov	w0, #0x0                   	// #0
  403780:	b	4037b4 <ferror@plt+0x1e74>
  403784:	nop
  403788:	b	403790 <ferror@plt+0x1e50>
  40378c:	nop
  403790:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403794:	add	x0, x0, #0x2d8
  403798:	ldr	w4, [x0]
  40379c:	ldr	x3, [sp, #24]
  4037a0:	ldr	x2, [sp, #16]
  4037a4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4037a8:	add	x1, x0, #0x6a8
  4037ac:	mov	w0, w4
  4037b0:	bl	401880 <errx@plt>
  4037b4:	ldp	x29, x30, [sp], #256
  4037b8:	ret
  4037bc:	sub	sp, sp, #0x20
  4037c0:	str	x0, [sp, #24]
  4037c4:	str	x1, [sp, #16]
  4037c8:	str	w2, [sp, #12]
  4037cc:	b	4037fc <ferror@plt+0x1ebc>
  4037d0:	ldr	x0, [sp, #24]
  4037d4:	ldrsb	w1, [x0]
  4037d8:	ldr	w0, [sp, #12]
  4037dc:	sxtb	w0, w0
  4037e0:	cmp	w1, w0
  4037e4:	b.ne	4037f0 <ferror@plt+0x1eb0>  // b.any
  4037e8:	ldr	x0, [sp, #24]
  4037ec:	b	403824 <ferror@plt+0x1ee4>
  4037f0:	ldr	x0, [sp, #24]
  4037f4:	add	x0, x0, #0x1
  4037f8:	str	x0, [sp, #24]
  4037fc:	ldr	x0, [sp, #16]
  403800:	sub	x1, x0, #0x1
  403804:	str	x1, [sp, #16]
  403808:	cmp	x0, #0x0
  40380c:	b.eq	403820 <ferror@plt+0x1ee0>  // b.none
  403810:	ldr	x0, [sp, #24]
  403814:	ldrsb	w0, [x0]
  403818:	cmp	w0, #0x0
  40381c:	b.ne	4037d0 <ferror@plt+0x1e90>  // b.any
  403820:	mov	x0, #0x0                   	// #0
  403824:	add	sp, sp, #0x20
  403828:	ret
  40382c:	stp	x29, x30, [sp, #-48]!
  403830:	mov	x29, sp
  403834:	str	x0, [sp, #24]
  403838:	str	x1, [sp, #16]
  40383c:	ldr	x1, [sp, #16]
  403840:	ldr	x0, [sp, #24]
  403844:	bl	403980 <ferror@plt+0x2040>
  403848:	str	w0, [sp, #44]
  40384c:	ldr	w0, [sp, #44]
  403850:	cmn	w0, #0x8, lsl #12
  403854:	b.lt	403868 <ferror@plt+0x1f28>  // b.tstop
  403858:	ldr	w1, [sp, #44]
  40385c:	mov	w0, #0x7fff                	// #32767
  403860:	cmp	w1, w0
  403864:	b.le	40389c <ferror@plt+0x1f5c>
  403868:	bl	4018c0 <__errno_location@plt>
  40386c:	mov	x1, x0
  403870:	mov	w0, #0x22                  	// #34
  403874:	str	w0, [x1]
  403878:	adrp	x0, 418000 <ferror@plt+0x166c0>
  40387c:	add	x0, x0, #0x2d8
  403880:	ldr	w4, [x0]
  403884:	ldr	x3, [sp, #24]
  403888:	ldr	x2, [sp, #16]
  40388c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403890:	add	x1, x0, #0x6a8
  403894:	mov	w0, w4
  403898:	bl	401920 <err@plt>
  40389c:	ldr	w0, [sp, #44]
  4038a0:	sxth	w0, w0
  4038a4:	ldp	x29, x30, [sp], #48
  4038a8:	ret
  4038ac:	stp	x29, x30, [sp, #-64]!
  4038b0:	mov	x29, sp
  4038b4:	str	x0, [sp, #40]
  4038b8:	str	x1, [sp, #32]
  4038bc:	str	w2, [sp, #28]
  4038c0:	ldr	w2, [sp, #28]
  4038c4:	ldr	x1, [sp, #32]
  4038c8:	ldr	x0, [sp, #40]
  4038cc:	bl	403a00 <ferror@plt+0x20c0>
  4038d0:	str	w0, [sp, #60]
  4038d4:	ldr	w1, [sp, #60]
  4038d8:	mov	w0, #0xffff                	// #65535
  4038dc:	cmp	w1, w0
  4038e0:	b.ls	403918 <ferror@plt+0x1fd8>  // b.plast
  4038e4:	bl	4018c0 <__errno_location@plt>
  4038e8:	mov	x1, x0
  4038ec:	mov	w0, #0x22                  	// #34
  4038f0:	str	w0, [x1]
  4038f4:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4038f8:	add	x0, x0, #0x2d8
  4038fc:	ldr	w4, [x0]
  403900:	ldr	x3, [sp, #40]
  403904:	ldr	x2, [sp, #32]
  403908:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40390c:	add	x1, x0, #0x6a8
  403910:	mov	w0, w4
  403914:	bl	401920 <err@plt>
  403918:	ldr	w0, [sp, #60]
  40391c:	and	w0, w0, #0xffff
  403920:	ldp	x29, x30, [sp], #64
  403924:	ret
  403928:	stp	x29, x30, [sp, #-32]!
  40392c:	mov	x29, sp
  403930:	str	x0, [sp, #24]
  403934:	str	x1, [sp, #16]
  403938:	mov	w2, #0xa                   	// #10
  40393c:	ldr	x1, [sp, #16]
  403940:	ldr	x0, [sp, #24]
  403944:	bl	4038ac <ferror@plt+0x1f6c>
  403948:	and	w0, w0, #0xffff
  40394c:	ldp	x29, x30, [sp], #32
  403950:	ret
  403954:	stp	x29, x30, [sp, #-32]!
  403958:	mov	x29, sp
  40395c:	str	x0, [sp, #24]
  403960:	str	x1, [sp, #16]
  403964:	mov	w2, #0x10                  	// #16
  403968:	ldr	x1, [sp, #16]
  40396c:	ldr	x0, [sp, #24]
  403970:	bl	4038ac <ferror@plt+0x1f6c>
  403974:	and	w0, w0, #0xffff
  403978:	ldp	x29, x30, [sp], #32
  40397c:	ret
  403980:	stp	x29, x30, [sp, #-48]!
  403984:	mov	x29, sp
  403988:	str	x0, [sp, #24]
  40398c:	str	x1, [sp, #16]
  403990:	ldr	x1, [sp, #16]
  403994:	ldr	x0, [sp, #24]
  403998:	bl	403ac8 <ferror@plt+0x2188>
  40399c:	str	x0, [sp, #40]
  4039a0:	ldr	x1, [sp, #40]
  4039a4:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4039a8:	cmp	x1, x0
  4039ac:	b.lt	4039c0 <ferror@plt+0x2080>  // b.tstop
  4039b0:	ldr	x1, [sp, #40]
  4039b4:	mov	x0, #0x7fffffff            	// #2147483647
  4039b8:	cmp	x1, x0
  4039bc:	b.le	4039f4 <ferror@plt+0x20b4>
  4039c0:	bl	4018c0 <__errno_location@plt>
  4039c4:	mov	x1, x0
  4039c8:	mov	w0, #0x22                  	// #34
  4039cc:	str	w0, [x1]
  4039d0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  4039d4:	add	x0, x0, #0x2d8
  4039d8:	ldr	w4, [x0]
  4039dc:	ldr	x3, [sp, #24]
  4039e0:	ldr	x2, [sp, #16]
  4039e4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4039e8:	add	x1, x0, #0x6a8
  4039ec:	mov	w0, w4
  4039f0:	bl	401920 <err@plt>
  4039f4:	ldr	x0, [sp, #40]
  4039f8:	ldp	x29, x30, [sp], #48
  4039fc:	ret
  403a00:	stp	x29, x30, [sp, #-64]!
  403a04:	mov	x29, sp
  403a08:	str	x0, [sp, #40]
  403a0c:	str	x1, [sp, #32]
  403a10:	str	w2, [sp, #28]
  403a14:	ldr	w2, [sp, #28]
  403a18:	ldr	x1, [sp, #32]
  403a1c:	ldr	x0, [sp, #40]
  403a20:	bl	403bc8 <ferror@plt+0x2288>
  403a24:	str	x0, [sp, #56]
  403a28:	ldr	x1, [sp, #56]
  403a2c:	mov	x0, #0xffffffff            	// #4294967295
  403a30:	cmp	x1, x0
  403a34:	b.ls	403a6c <ferror@plt+0x212c>  // b.plast
  403a38:	bl	4018c0 <__errno_location@plt>
  403a3c:	mov	x1, x0
  403a40:	mov	w0, #0x22                  	// #34
  403a44:	str	w0, [x1]
  403a48:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403a4c:	add	x0, x0, #0x2d8
  403a50:	ldr	w4, [x0]
  403a54:	ldr	x3, [sp, #40]
  403a58:	ldr	x2, [sp, #32]
  403a5c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403a60:	add	x1, x0, #0x6a8
  403a64:	mov	w0, w4
  403a68:	bl	401920 <err@plt>
  403a6c:	ldr	x0, [sp, #56]
  403a70:	ldp	x29, x30, [sp], #64
  403a74:	ret
  403a78:	stp	x29, x30, [sp, #-32]!
  403a7c:	mov	x29, sp
  403a80:	str	x0, [sp, #24]
  403a84:	str	x1, [sp, #16]
  403a88:	mov	w2, #0xa                   	// #10
  403a8c:	ldr	x1, [sp, #16]
  403a90:	ldr	x0, [sp, #24]
  403a94:	bl	403a00 <ferror@plt+0x20c0>
  403a98:	ldp	x29, x30, [sp], #32
  403a9c:	ret
  403aa0:	stp	x29, x30, [sp, #-32]!
  403aa4:	mov	x29, sp
  403aa8:	str	x0, [sp, #24]
  403aac:	str	x1, [sp, #16]
  403ab0:	mov	w2, #0x10                  	// #16
  403ab4:	ldr	x1, [sp, #16]
  403ab8:	ldr	x0, [sp, #24]
  403abc:	bl	403a00 <ferror@plt+0x20c0>
  403ac0:	ldp	x29, x30, [sp], #32
  403ac4:	ret
  403ac8:	stp	x29, x30, [sp, #-48]!
  403acc:	mov	x29, sp
  403ad0:	str	x0, [sp, #24]
  403ad4:	str	x1, [sp, #16]
  403ad8:	str	xzr, [sp, #32]
  403adc:	bl	4018c0 <__errno_location@plt>
  403ae0:	str	wzr, [x0]
  403ae4:	ldr	x0, [sp, #24]
  403ae8:	cmp	x0, #0x0
  403aec:	b.eq	403b5c <ferror@plt+0x221c>  // b.none
  403af0:	ldr	x0, [sp, #24]
  403af4:	ldrsb	w0, [x0]
  403af8:	cmp	w0, #0x0
  403afc:	b.eq	403b5c <ferror@plt+0x221c>  // b.none
  403b00:	add	x0, sp, #0x20
  403b04:	mov	w2, #0xa                   	// #10
  403b08:	mov	x1, x0
  403b0c:	ldr	x0, [sp, #24]
  403b10:	bl	4015f0 <strtoimax@plt>
  403b14:	str	x0, [sp, #40]
  403b18:	bl	4018c0 <__errno_location@plt>
  403b1c:	ldr	w0, [x0]
  403b20:	cmp	w0, #0x0
  403b24:	b.ne	403b64 <ferror@plt+0x2224>  // b.any
  403b28:	ldr	x0, [sp, #32]
  403b2c:	ldr	x1, [sp, #24]
  403b30:	cmp	x1, x0
  403b34:	b.eq	403b64 <ferror@plt+0x2224>  // b.none
  403b38:	ldr	x0, [sp, #32]
  403b3c:	cmp	x0, #0x0
  403b40:	b.eq	403b54 <ferror@plt+0x2214>  // b.none
  403b44:	ldr	x0, [sp, #32]
  403b48:	ldrsb	w0, [x0]
  403b4c:	cmp	w0, #0x0
  403b50:	b.ne	403b64 <ferror@plt+0x2224>  // b.any
  403b54:	ldr	x0, [sp, #40]
  403b58:	b	403bc0 <ferror@plt+0x2280>
  403b5c:	nop
  403b60:	b	403b68 <ferror@plt+0x2228>
  403b64:	nop
  403b68:	bl	4018c0 <__errno_location@plt>
  403b6c:	ldr	w0, [x0]
  403b70:	cmp	w0, #0x22
  403b74:	b.ne	403b9c <ferror@plt+0x225c>  // b.any
  403b78:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403b7c:	add	x0, x0, #0x2d8
  403b80:	ldr	w4, [x0]
  403b84:	ldr	x3, [sp, #24]
  403b88:	ldr	x2, [sp, #16]
  403b8c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403b90:	add	x1, x0, #0x6a8
  403b94:	mov	w0, w4
  403b98:	bl	401920 <err@plt>
  403b9c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403ba0:	add	x0, x0, #0x2d8
  403ba4:	ldr	w4, [x0]
  403ba8:	ldr	x3, [sp, #24]
  403bac:	ldr	x2, [sp, #16]
  403bb0:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403bb4:	add	x1, x0, #0x6a8
  403bb8:	mov	w0, w4
  403bbc:	bl	401880 <errx@plt>
  403bc0:	ldp	x29, x30, [sp], #48
  403bc4:	ret
  403bc8:	stp	x29, x30, [sp, #-64]!
  403bcc:	mov	x29, sp
  403bd0:	str	x0, [sp, #40]
  403bd4:	str	x1, [sp, #32]
  403bd8:	str	w2, [sp, #28]
  403bdc:	str	xzr, [sp, #48]
  403be0:	bl	4018c0 <__errno_location@plt>
  403be4:	str	wzr, [x0]
  403be8:	ldr	x0, [sp, #40]
  403bec:	cmp	x0, #0x0
  403bf0:	b.eq	403c60 <ferror@plt+0x2320>  // b.none
  403bf4:	ldr	x0, [sp, #40]
  403bf8:	ldrsb	w0, [x0]
  403bfc:	cmp	w0, #0x0
  403c00:	b.eq	403c60 <ferror@plt+0x2320>  // b.none
  403c04:	add	x0, sp, #0x30
  403c08:	ldr	w2, [sp, #28]
  403c0c:	mov	x1, x0
  403c10:	ldr	x0, [sp, #40]
  403c14:	bl	401730 <strtoumax@plt>
  403c18:	str	x0, [sp, #56]
  403c1c:	bl	4018c0 <__errno_location@plt>
  403c20:	ldr	w0, [x0]
  403c24:	cmp	w0, #0x0
  403c28:	b.ne	403c68 <ferror@plt+0x2328>  // b.any
  403c2c:	ldr	x0, [sp, #48]
  403c30:	ldr	x1, [sp, #40]
  403c34:	cmp	x1, x0
  403c38:	b.eq	403c68 <ferror@plt+0x2328>  // b.none
  403c3c:	ldr	x0, [sp, #48]
  403c40:	cmp	x0, #0x0
  403c44:	b.eq	403c58 <ferror@plt+0x2318>  // b.none
  403c48:	ldr	x0, [sp, #48]
  403c4c:	ldrsb	w0, [x0]
  403c50:	cmp	w0, #0x0
  403c54:	b.ne	403c68 <ferror@plt+0x2328>  // b.any
  403c58:	ldr	x0, [sp, #56]
  403c5c:	b	403cc4 <ferror@plt+0x2384>
  403c60:	nop
  403c64:	b	403c6c <ferror@plt+0x232c>
  403c68:	nop
  403c6c:	bl	4018c0 <__errno_location@plt>
  403c70:	ldr	w0, [x0]
  403c74:	cmp	w0, #0x22
  403c78:	b.ne	403ca0 <ferror@plt+0x2360>  // b.any
  403c7c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403c80:	add	x0, x0, #0x2d8
  403c84:	ldr	w4, [x0]
  403c88:	ldr	x3, [sp, #40]
  403c8c:	ldr	x2, [sp, #32]
  403c90:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403c94:	add	x1, x0, #0x6a8
  403c98:	mov	w0, w4
  403c9c:	bl	401920 <err@plt>
  403ca0:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403ca4:	add	x0, x0, #0x2d8
  403ca8:	ldr	w4, [x0]
  403cac:	ldr	x3, [sp, #40]
  403cb0:	ldr	x2, [sp, #32]
  403cb4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403cb8:	add	x1, x0, #0x6a8
  403cbc:	mov	w0, w4
  403cc0:	bl	401880 <errx@plt>
  403cc4:	ldp	x29, x30, [sp], #64
  403cc8:	ret
  403ccc:	stp	x29, x30, [sp, #-32]!
  403cd0:	mov	x29, sp
  403cd4:	str	x0, [sp, #24]
  403cd8:	str	x1, [sp, #16]
  403cdc:	mov	w2, #0xa                   	// #10
  403ce0:	ldr	x1, [sp, #16]
  403ce4:	ldr	x0, [sp, #24]
  403ce8:	bl	403bc8 <ferror@plt+0x2288>
  403cec:	ldp	x29, x30, [sp], #32
  403cf0:	ret
  403cf4:	stp	x29, x30, [sp, #-32]!
  403cf8:	mov	x29, sp
  403cfc:	str	x0, [sp, #24]
  403d00:	str	x1, [sp, #16]
  403d04:	mov	w2, #0x10                  	// #16
  403d08:	ldr	x1, [sp, #16]
  403d0c:	ldr	x0, [sp, #24]
  403d10:	bl	403bc8 <ferror@plt+0x2288>
  403d14:	ldp	x29, x30, [sp], #32
  403d18:	ret
  403d1c:	stp	x29, x30, [sp, #-48]!
  403d20:	mov	x29, sp
  403d24:	str	x0, [sp, #24]
  403d28:	str	x1, [sp, #16]
  403d2c:	str	xzr, [sp, #32]
  403d30:	bl	4018c0 <__errno_location@plt>
  403d34:	str	wzr, [x0]
  403d38:	ldr	x0, [sp, #24]
  403d3c:	cmp	x0, #0x0
  403d40:	b.eq	403dac <ferror@plt+0x246c>  // b.none
  403d44:	ldr	x0, [sp, #24]
  403d48:	ldrsb	w0, [x0]
  403d4c:	cmp	w0, #0x0
  403d50:	b.eq	403dac <ferror@plt+0x246c>  // b.none
  403d54:	add	x0, sp, #0x20
  403d58:	mov	x1, x0
  403d5c:	ldr	x0, [sp, #24]
  403d60:	bl	401600 <strtod@plt>
  403d64:	str	d0, [sp, #40]
  403d68:	bl	4018c0 <__errno_location@plt>
  403d6c:	ldr	w0, [x0]
  403d70:	cmp	w0, #0x0
  403d74:	b.ne	403db4 <ferror@plt+0x2474>  // b.any
  403d78:	ldr	x0, [sp, #32]
  403d7c:	ldr	x1, [sp, #24]
  403d80:	cmp	x1, x0
  403d84:	b.eq	403db4 <ferror@plt+0x2474>  // b.none
  403d88:	ldr	x0, [sp, #32]
  403d8c:	cmp	x0, #0x0
  403d90:	b.eq	403da4 <ferror@plt+0x2464>  // b.none
  403d94:	ldr	x0, [sp, #32]
  403d98:	ldrsb	w0, [x0]
  403d9c:	cmp	w0, #0x0
  403da0:	b.ne	403db4 <ferror@plt+0x2474>  // b.any
  403da4:	ldr	d0, [sp, #40]
  403da8:	b	403e10 <ferror@plt+0x24d0>
  403dac:	nop
  403db0:	b	403db8 <ferror@plt+0x2478>
  403db4:	nop
  403db8:	bl	4018c0 <__errno_location@plt>
  403dbc:	ldr	w0, [x0]
  403dc0:	cmp	w0, #0x22
  403dc4:	b.ne	403dec <ferror@plt+0x24ac>  // b.any
  403dc8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403dcc:	add	x0, x0, #0x2d8
  403dd0:	ldr	w4, [x0]
  403dd4:	ldr	x3, [sp, #24]
  403dd8:	ldr	x2, [sp, #16]
  403ddc:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403de0:	add	x1, x0, #0x6a8
  403de4:	mov	w0, w4
  403de8:	bl	401920 <err@plt>
  403dec:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403df0:	add	x0, x0, #0x2d8
  403df4:	ldr	w4, [x0]
  403df8:	ldr	x3, [sp, #24]
  403dfc:	ldr	x2, [sp, #16]
  403e00:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403e04:	add	x1, x0, #0x6a8
  403e08:	mov	w0, w4
  403e0c:	bl	401880 <errx@plt>
  403e10:	ldp	x29, x30, [sp], #48
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-48]!
  403e1c:	mov	x29, sp
  403e20:	str	x0, [sp, #24]
  403e24:	str	x1, [sp, #16]
  403e28:	str	xzr, [sp, #32]
  403e2c:	bl	4018c0 <__errno_location@plt>
  403e30:	str	wzr, [x0]
  403e34:	ldr	x0, [sp, #24]
  403e38:	cmp	x0, #0x0
  403e3c:	b.eq	403eac <ferror@plt+0x256c>  // b.none
  403e40:	ldr	x0, [sp, #24]
  403e44:	ldrsb	w0, [x0]
  403e48:	cmp	w0, #0x0
  403e4c:	b.eq	403eac <ferror@plt+0x256c>  // b.none
  403e50:	add	x0, sp, #0x20
  403e54:	mov	w2, #0xa                   	// #10
  403e58:	mov	x1, x0
  403e5c:	ldr	x0, [sp, #24]
  403e60:	bl	4017c0 <strtol@plt>
  403e64:	str	x0, [sp, #40]
  403e68:	bl	4018c0 <__errno_location@plt>
  403e6c:	ldr	w0, [x0]
  403e70:	cmp	w0, #0x0
  403e74:	b.ne	403eb4 <ferror@plt+0x2574>  // b.any
  403e78:	ldr	x0, [sp, #32]
  403e7c:	ldr	x1, [sp, #24]
  403e80:	cmp	x1, x0
  403e84:	b.eq	403eb4 <ferror@plt+0x2574>  // b.none
  403e88:	ldr	x0, [sp, #32]
  403e8c:	cmp	x0, #0x0
  403e90:	b.eq	403ea4 <ferror@plt+0x2564>  // b.none
  403e94:	ldr	x0, [sp, #32]
  403e98:	ldrsb	w0, [x0]
  403e9c:	cmp	w0, #0x0
  403ea0:	b.ne	403eb4 <ferror@plt+0x2574>  // b.any
  403ea4:	ldr	x0, [sp, #40]
  403ea8:	b	403f10 <ferror@plt+0x25d0>
  403eac:	nop
  403eb0:	b	403eb8 <ferror@plt+0x2578>
  403eb4:	nop
  403eb8:	bl	4018c0 <__errno_location@plt>
  403ebc:	ldr	w0, [x0]
  403ec0:	cmp	w0, #0x22
  403ec4:	b.ne	403eec <ferror@plt+0x25ac>  // b.any
  403ec8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403ecc:	add	x0, x0, #0x2d8
  403ed0:	ldr	w4, [x0]
  403ed4:	ldr	x3, [sp, #24]
  403ed8:	ldr	x2, [sp, #16]
  403edc:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403ee0:	add	x1, x0, #0x6a8
  403ee4:	mov	w0, w4
  403ee8:	bl	401920 <err@plt>
  403eec:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403ef0:	add	x0, x0, #0x2d8
  403ef4:	ldr	w4, [x0]
  403ef8:	ldr	x3, [sp, #24]
  403efc:	ldr	x2, [sp, #16]
  403f00:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403f04:	add	x1, x0, #0x6a8
  403f08:	mov	w0, w4
  403f0c:	bl	401880 <errx@plt>
  403f10:	ldp	x29, x30, [sp], #48
  403f14:	ret
  403f18:	stp	x29, x30, [sp, #-48]!
  403f1c:	mov	x29, sp
  403f20:	str	x0, [sp, #24]
  403f24:	str	x1, [sp, #16]
  403f28:	str	xzr, [sp, #32]
  403f2c:	bl	4018c0 <__errno_location@plt>
  403f30:	str	wzr, [x0]
  403f34:	ldr	x0, [sp, #24]
  403f38:	cmp	x0, #0x0
  403f3c:	b.eq	403fac <ferror@plt+0x266c>  // b.none
  403f40:	ldr	x0, [sp, #24]
  403f44:	ldrsb	w0, [x0]
  403f48:	cmp	w0, #0x0
  403f4c:	b.eq	403fac <ferror@plt+0x266c>  // b.none
  403f50:	add	x0, sp, #0x20
  403f54:	mov	w2, #0xa                   	// #10
  403f58:	mov	x1, x0
  403f5c:	ldr	x0, [sp, #24]
  403f60:	bl	401580 <strtoul@plt>
  403f64:	str	x0, [sp, #40]
  403f68:	bl	4018c0 <__errno_location@plt>
  403f6c:	ldr	w0, [x0]
  403f70:	cmp	w0, #0x0
  403f74:	b.ne	403fb4 <ferror@plt+0x2674>  // b.any
  403f78:	ldr	x0, [sp, #32]
  403f7c:	ldr	x1, [sp, #24]
  403f80:	cmp	x1, x0
  403f84:	b.eq	403fb4 <ferror@plt+0x2674>  // b.none
  403f88:	ldr	x0, [sp, #32]
  403f8c:	cmp	x0, #0x0
  403f90:	b.eq	403fa4 <ferror@plt+0x2664>  // b.none
  403f94:	ldr	x0, [sp, #32]
  403f98:	ldrsb	w0, [x0]
  403f9c:	cmp	w0, #0x0
  403fa0:	b.ne	403fb4 <ferror@plt+0x2674>  // b.any
  403fa4:	ldr	x0, [sp, #40]
  403fa8:	b	404010 <ferror@plt+0x26d0>
  403fac:	nop
  403fb0:	b	403fb8 <ferror@plt+0x2678>
  403fb4:	nop
  403fb8:	bl	4018c0 <__errno_location@plt>
  403fbc:	ldr	w0, [x0]
  403fc0:	cmp	w0, #0x22
  403fc4:	b.ne	403fec <ferror@plt+0x26ac>  // b.any
  403fc8:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403fcc:	add	x0, x0, #0x2d8
  403fd0:	ldr	w4, [x0]
  403fd4:	ldr	x3, [sp, #24]
  403fd8:	ldr	x2, [sp, #16]
  403fdc:	adrp	x0, 406000 <ferror@plt+0x46c0>
  403fe0:	add	x1, x0, #0x6a8
  403fe4:	mov	w0, w4
  403fe8:	bl	401920 <err@plt>
  403fec:	adrp	x0, 418000 <ferror@plt+0x166c0>
  403ff0:	add	x0, x0, #0x2d8
  403ff4:	ldr	w4, [x0]
  403ff8:	ldr	x3, [sp, #24]
  403ffc:	ldr	x2, [sp, #16]
  404000:	adrp	x0, 406000 <ferror@plt+0x46c0>
  404004:	add	x1, x0, #0x6a8
  404008:	mov	w0, w4
  40400c:	bl	401880 <errx@plt>
  404010:	ldp	x29, x30, [sp], #48
  404014:	ret
  404018:	stp	x29, x30, [sp, #-48]!
  40401c:	mov	x29, sp
  404020:	str	x0, [sp, #24]
  404024:	str	x1, [sp, #16]
  404028:	add	x0, sp, #0x28
  40402c:	mov	x1, x0
  404030:	ldr	x0, [sp, #24]
  404034:	bl	403454 <ferror@plt+0x1b14>
  404038:	cmp	w0, #0x0
  40403c:	b.ne	404048 <ferror@plt+0x2708>  // b.any
  404040:	ldr	x0, [sp, #40]
  404044:	b	4040a0 <ferror@plt+0x2760>
  404048:	bl	4018c0 <__errno_location@plt>
  40404c:	ldr	w0, [x0]
  404050:	cmp	w0, #0x0
  404054:	b.eq	40407c <ferror@plt+0x273c>  // b.none
  404058:	adrp	x0, 418000 <ferror@plt+0x166c0>
  40405c:	add	x0, x0, #0x2d8
  404060:	ldr	w4, [x0]
  404064:	ldr	x3, [sp, #24]
  404068:	ldr	x2, [sp, #16]
  40406c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  404070:	add	x1, x0, #0x6a8
  404074:	mov	w0, w4
  404078:	bl	401920 <err@plt>
  40407c:	adrp	x0, 418000 <ferror@plt+0x166c0>
  404080:	add	x0, x0, #0x2d8
  404084:	ldr	w4, [x0]
  404088:	ldr	x3, [sp, #24]
  40408c:	ldr	x2, [sp, #16]
  404090:	adrp	x0, 406000 <ferror@plt+0x46c0>
  404094:	add	x1, x0, #0x6a8
  404098:	mov	w0, w4
  40409c:	bl	401880 <errx@plt>
  4040a0:	ldp	x29, x30, [sp], #48
  4040a4:	ret
  4040a8:	stp	x29, x30, [sp, #-64]!
  4040ac:	mov	x29, sp
  4040b0:	str	x0, [sp, #40]
  4040b4:	str	x1, [sp, #32]
  4040b8:	str	x2, [sp, #24]
  4040bc:	ldr	x1, [sp, #24]
  4040c0:	ldr	x0, [sp, #40]
  4040c4:	bl	403d1c <ferror@plt+0x23dc>
  4040c8:	str	d0, [sp, #56]
  4040cc:	ldr	d0, [sp, #56]
  4040d0:	fcvtzs	d0, d0
  4040d4:	ldr	x0, [sp, #32]
  4040d8:	str	d0, [x0]
  4040dc:	ldr	x0, [sp, #32]
  4040e0:	ldr	d0, [x0]
  4040e4:	scvtf	d0, d0
  4040e8:	ldr	d1, [sp, #56]
  4040ec:	fsub	d0, d1, d0
  4040f0:	mov	x0, #0x848000000000        	// #145685290680320
  4040f4:	movk	x0, #0x412e, lsl #48
  4040f8:	fmov	d1, x0
  4040fc:	fmul	d0, d0, d1
  404100:	fcvtzs	d0, d0
  404104:	ldr	x0, [sp, #32]
  404108:	str	d0, [x0, #8]
  40410c:	nop
  404110:	ldp	x29, x30, [sp], #64
  404114:	ret
  404118:	sub	sp, sp, #0x20
  40411c:	str	w0, [sp, #12]
  404120:	str	x1, [sp]
  404124:	strh	wzr, [sp, #30]
  404128:	ldr	w0, [sp, #12]
  40412c:	and	w0, w0, #0xf000
  404130:	cmp	w0, #0x4, lsl #12
  404134:	b.ne	40415c <ferror@plt+0x281c>  // b.any
  404138:	ldrh	w0, [sp, #30]
  40413c:	add	w1, w0, #0x1
  404140:	strh	w1, [sp, #30]
  404144:	and	x0, x0, #0xffff
  404148:	ldr	x1, [sp]
  40414c:	add	x0, x1, x0
  404150:	mov	w1, #0x64                  	// #100
  404154:	strb	w1, [x0]
  404158:	b	404290 <ferror@plt+0x2950>
  40415c:	ldr	w0, [sp, #12]
  404160:	and	w0, w0, #0xf000
  404164:	cmp	w0, #0xa, lsl #12
  404168:	b.ne	404190 <ferror@plt+0x2850>  // b.any
  40416c:	ldrh	w0, [sp, #30]
  404170:	add	w1, w0, #0x1
  404174:	strh	w1, [sp, #30]
  404178:	and	x0, x0, #0xffff
  40417c:	ldr	x1, [sp]
  404180:	add	x0, x1, x0
  404184:	mov	w1, #0x6c                  	// #108
  404188:	strb	w1, [x0]
  40418c:	b	404290 <ferror@plt+0x2950>
  404190:	ldr	w0, [sp, #12]
  404194:	and	w0, w0, #0xf000
  404198:	cmp	w0, #0x2, lsl #12
  40419c:	b.ne	4041c4 <ferror@plt+0x2884>  // b.any
  4041a0:	ldrh	w0, [sp, #30]
  4041a4:	add	w1, w0, #0x1
  4041a8:	strh	w1, [sp, #30]
  4041ac:	and	x0, x0, #0xffff
  4041b0:	ldr	x1, [sp]
  4041b4:	add	x0, x1, x0
  4041b8:	mov	w1, #0x63                  	// #99
  4041bc:	strb	w1, [x0]
  4041c0:	b	404290 <ferror@plt+0x2950>
  4041c4:	ldr	w0, [sp, #12]
  4041c8:	and	w0, w0, #0xf000
  4041cc:	cmp	w0, #0x6, lsl #12
  4041d0:	b.ne	4041f8 <ferror@plt+0x28b8>  // b.any
  4041d4:	ldrh	w0, [sp, #30]
  4041d8:	add	w1, w0, #0x1
  4041dc:	strh	w1, [sp, #30]
  4041e0:	and	x0, x0, #0xffff
  4041e4:	ldr	x1, [sp]
  4041e8:	add	x0, x1, x0
  4041ec:	mov	w1, #0x62                  	// #98
  4041f0:	strb	w1, [x0]
  4041f4:	b	404290 <ferror@plt+0x2950>
  4041f8:	ldr	w0, [sp, #12]
  4041fc:	and	w0, w0, #0xf000
  404200:	cmp	w0, #0xc, lsl #12
  404204:	b.ne	40422c <ferror@plt+0x28ec>  // b.any
  404208:	ldrh	w0, [sp, #30]
  40420c:	add	w1, w0, #0x1
  404210:	strh	w1, [sp, #30]
  404214:	and	x0, x0, #0xffff
  404218:	ldr	x1, [sp]
  40421c:	add	x0, x1, x0
  404220:	mov	w1, #0x73                  	// #115
  404224:	strb	w1, [x0]
  404228:	b	404290 <ferror@plt+0x2950>
  40422c:	ldr	w0, [sp, #12]
  404230:	and	w0, w0, #0xf000
  404234:	cmp	w0, #0x1, lsl #12
  404238:	b.ne	404260 <ferror@plt+0x2920>  // b.any
  40423c:	ldrh	w0, [sp, #30]
  404240:	add	w1, w0, #0x1
  404244:	strh	w1, [sp, #30]
  404248:	and	x0, x0, #0xffff
  40424c:	ldr	x1, [sp]
  404250:	add	x0, x1, x0
  404254:	mov	w1, #0x70                  	// #112
  404258:	strb	w1, [x0]
  40425c:	b	404290 <ferror@plt+0x2950>
  404260:	ldr	w0, [sp, #12]
  404264:	and	w0, w0, #0xf000
  404268:	cmp	w0, #0x8, lsl #12
  40426c:	b.ne	404290 <ferror@plt+0x2950>  // b.any
  404270:	ldrh	w0, [sp, #30]
  404274:	add	w1, w0, #0x1
  404278:	strh	w1, [sp, #30]
  40427c:	and	x0, x0, #0xffff
  404280:	ldr	x1, [sp]
  404284:	add	x0, x1, x0
  404288:	mov	w1, #0x2d                  	// #45
  40428c:	strb	w1, [x0]
  404290:	ldr	w0, [sp, #12]
  404294:	and	w0, w0, #0x100
  404298:	cmp	w0, #0x0
  40429c:	b.eq	4042a8 <ferror@plt+0x2968>  // b.none
  4042a0:	mov	w0, #0x72                  	// #114
  4042a4:	b	4042ac <ferror@plt+0x296c>
  4042a8:	mov	w0, #0x2d                  	// #45
  4042ac:	ldrh	w1, [sp, #30]
  4042b0:	add	w2, w1, #0x1
  4042b4:	strh	w2, [sp, #30]
  4042b8:	and	x1, x1, #0xffff
  4042bc:	ldr	x2, [sp]
  4042c0:	add	x1, x2, x1
  4042c4:	strb	w0, [x1]
  4042c8:	ldr	w0, [sp, #12]
  4042cc:	and	w0, w0, #0x80
  4042d0:	cmp	w0, #0x0
  4042d4:	b.eq	4042e0 <ferror@plt+0x29a0>  // b.none
  4042d8:	mov	w0, #0x77                  	// #119
  4042dc:	b	4042e4 <ferror@plt+0x29a4>
  4042e0:	mov	w0, #0x2d                  	// #45
  4042e4:	ldrh	w1, [sp, #30]
  4042e8:	add	w2, w1, #0x1
  4042ec:	strh	w2, [sp, #30]
  4042f0:	and	x1, x1, #0xffff
  4042f4:	ldr	x2, [sp]
  4042f8:	add	x1, x2, x1
  4042fc:	strb	w0, [x1]
  404300:	ldr	w0, [sp, #12]
  404304:	and	w0, w0, #0x800
  404308:	cmp	w0, #0x0
  40430c:	b.eq	404330 <ferror@plt+0x29f0>  // b.none
  404310:	ldr	w0, [sp, #12]
  404314:	and	w0, w0, #0x40
  404318:	cmp	w0, #0x0
  40431c:	b.eq	404328 <ferror@plt+0x29e8>  // b.none
  404320:	mov	w0, #0x73                  	// #115
  404324:	b	40434c <ferror@plt+0x2a0c>
  404328:	mov	w0, #0x53                  	// #83
  40432c:	b	40434c <ferror@plt+0x2a0c>
  404330:	ldr	w0, [sp, #12]
  404334:	and	w0, w0, #0x40
  404338:	cmp	w0, #0x0
  40433c:	b.eq	404348 <ferror@plt+0x2a08>  // b.none
  404340:	mov	w0, #0x78                  	// #120
  404344:	b	40434c <ferror@plt+0x2a0c>
  404348:	mov	w0, #0x2d                  	// #45
  40434c:	ldrh	w1, [sp, #30]
  404350:	add	w2, w1, #0x1
  404354:	strh	w2, [sp, #30]
  404358:	and	x1, x1, #0xffff
  40435c:	ldr	x2, [sp]
  404360:	add	x1, x2, x1
  404364:	strb	w0, [x1]
  404368:	ldr	w0, [sp, #12]
  40436c:	and	w0, w0, #0x20
  404370:	cmp	w0, #0x0
  404374:	b.eq	404380 <ferror@plt+0x2a40>  // b.none
  404378:	mov	w0, #0x72                  	// #114
  40437c:	b	404384 <ferror@plt+0x2a44>
  404380:	mov	w0, #0x2d                  	// #45
  404384:	ldrh	w1, [sp, #30]
  404388:	add	w2, w1, #0x1
  40438c:	strh	w2, [sp, #30]
  404390:	and	x1, x1, #0xffff
  404394:	ldr	x2, [sp]
  404398:	add	x1, x2, x1
  40439c:	strb	w0, [x1]
  4043a0:	ldr	w0, [sp, #12]
  4043a4:	and	w0, w0, #0x10
  4043a8:	cmp	w0, #0x0
  4043ac:	b.eq	4043b8 <ferror@plt+0x2a78>  // b.none
  4043b0:	mov	w0, #0x77                  	// #119
  4043b4:	b	4043bc <ferror@plt+0x2a7c>
  4043b8:	mov	w0, #0x2d                  	// #45
  4043bc:	ldrh	w1, [sp, #30]
  4043c0:	add	w2, w1, #0x1
  4043c4:	strh	w2, [sp, #30]
  4043c8:	and	x1, x1, #0xffff
  4043cc:	ldr	x2, [sp]
  4043d0:	add	x1, x2, x1
  4043d4:	strb	w0, [x1]
  4043d8:	ldr	w0, [sp, #12]
  4043dc:	and	w0, w0, #0x400
  4043e0:	cmp	w0, #0x0
  4043e4:	b.eq	404408 <ferror@plt+0x2ac8>  // b.none
  4043e8:	ldr	w0, [sp, #12]
  4043ec:	and	w0, w0, #0x8
  4043f0:	cmp	w0, #0x0
  4043f4:	b.eq	404400 <ferror@plt+0x2ac0>  // b.none
  4043f8:	mov	w0, #0x73                  	// #115
  4043fc:	b	404424 <ferror@plt+0x2ae4>
  404400:	mov	w0, #0x53                  	// #83
  404404:	b	404424 <ferror@plt+0x2ae4>
  404408:	ldr	w0, [sp, #12]
  40440c:	and	w0, w0, #0x8
  404410:	cmp	w0, #0x0
  404414:	b.eq	404420 <ferror@plt+0x2ae0>  // b.none
  404418:	mov	w0, #0x78                  	// #120
  40441c:	b	404424 <ferror@plt+0x2ae4>
  404420:	mov	w0, #0x2d                  	// #45
  404424:	ldrh	w1, [sp, #30]
  404428:	add	w2, w1, #0x1
  40442c:	strh	w2, [sp, #30]
  404430:	and	x1, x1, #0xffff
  404434:	ldr	x2, [sp]
  404438:	add	x1, x2, x1
  40443c:	strb	w0, [x1]
  404440:	ldr	w0, [sp, #12]
  404444:	and	w0, w0, #0x4
  404448:	cmp	w0, #0x0
  40444c:	b.eq	404458 <ferror@plt+0x2b18>  // b.none
  404450:	mov	w0, #0x72                  	// #114
  404454:	b	40445c <ferror@plt+0x2b1c>
  404458:	mov	w0, #0x2d                  	// #45
  40445c:	ldrh	w1, [sp, #30]
  404460:	add	w2, w1, #0x1
  404464:	strh	w2, [sp, #30]
  404468:	and	x1, x1, #0xffff
  40446c:	ldr	x2, [sp]
  404470:	add	x1, x2, x1
  404474:	strb	w0, [x1]
  404478:	ldr	w0, [sp, #12]
  40447c:	and	w0, w0, #0x2
  404480:	cmp	w0, #0x0
  404484:	b.eq	404490 <ferror@plt+0x2b50>  // b.none
  404488:	mov	w0, #0x77                  	// #119
  40448c:	b	404494 <ferror@plt+0x2b54>
  404490:	mov	w0, #0x2d                  	// #45
  404494:	ldrh	w1, [sp, #30]
  404498:	add	w2, w1, #0x1
  40449c:	strh	w2, [sp, #30]
  4044a0:	and	x1, x1, #0xffff
  4044a4:	ldr	x2, [sp]
  4044a8:	add	x1, x2, x1
  4044ac:	strb	w0, [x1]
  4044b0:	ldr	w0, [sp, #12]
  4044b4:	and	w0, w0, #0x200
  4044b8:	cmp	w0, #0x0
  4044bc:	b.eq	4044e0 <ferror@plt+0x2ba0>  // b.none
  4044c0:	ldr	w0, [sp, #12]
  4044c4:	and	w0, w0, #0x1
  4044c8:	cmp	w0, #0x0
  4044cc:	b.eq	4044d8 <ferror@plt+0x2b98>  // b.none
  4044d0:	mov	w0, #0x74                  	// #116
  4044d4:	b	4044fc <ferror@plt+0x2bbc>
  4044d8:	mov	w0, #0x54                  	// #84
  4044dc:	b	4044fc <ferror@plt+0x2bbc>
  4044e0:	ldr	w0, [sp, #12]
  4044e4:	and	w0, w0, #0x1
  4044e8:	cmp	w0, #0x0
  4044ec:	b.eq	4044f8 <ferror@plt+0x2bb8>  // b.none
  4044f0:	mov	w0, #0x78                  	// #120
  4044f4:	b	4044fc <ferror@plt+0x2bbc>
  4044f8:	mov	w0, #0x2d                  	// #45
  4044fc:	ldrh	w1, [sp, #30]
  404500:	add	w2, w1, #0x1
  404504:	strh	w2, [sp, #30]
  404508:	and	x1, x1, #0xffff
  40450c:	ldr	x2, [sp]
  404510:	add	x1, x2, x1
  404514:	strb	w0, [x1]
  404518:	ldrh	w0, [sp, #30]
  40451c:	ldr	x1, [sp]
  404520:	add	x0, x1, x0
  404524:	strb	wzr, [x0]
  404528:	ldr	x0, [sp]
  40452c:	add	sp, sp, #0x20
  404530:	ret
  404534:	sub	sp, sp, #0x20
  404538:	str	x0, [sp, #8]
  40453c:	mov	w0, #0xa                   	// #10
  404540:	str	w0, [sp, #28]
  404544:	b	40456c <ferror@plt+0x2c2c>
  404548:	ldr	w0, [sp, #28]
  40454c:	mov	x1, #0x1                   	// #1
  404550:	lsl	x0, x1, x0
  404554:	ldr	x1, [sp, #8]
  404558:	cmp	x1, x0
  40455c:	b.cc	40457c <ferror@plt+0x2c3c>  // b.lo, b.ul, b.last
  404560:	ldr	w0, [sp, #28]
  404564:	add	w0, w0, #0xa
  404568:	str	w0, [sp, #28]
  40456c:	ldr	w0, [sp, #28]
  404570:	cmp	w0, #0x3c
  404574:	b.le	404548 <ferror@plt+0x2c08>
  404578:	b	404580 <ferror@plt+0x2c40>
  40457c:	nop
  404580:	ldr	w0, [sp, #28]
  404584:	sub	w0, w0, #0xa
  404588:	add	sp, sp, #0x20
  40458c:	ret
  404590:	stp	x29, x30, [sp, #-128]!
  404594:	mov	x29, sp
  404598:	str	w0, [sp, #28]
  40459c:	str	x1, [sp, #16]
  4045a0:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4045a4:	add	x0, x0, #0x6b8
  4045a8:	str	x0, [sp, #88]
  4045ac:	add	x0, sp, #0x20
  4045b0:	str	x0, [sp, #104]
  4045b4:	ldr	w0, [sp, #28]
  4045b8:	and	w0, w0, #0x2
  4045bc:	cmp	w0, #0x0
  4045c0:	b.eq	4045d8 <ferror@plt+0x2c98>  // b.none
  4045c4:	ldr	x0, [sp, #104]
  4045c8:	add	x1, x0, #0x1
  4045cc:	str	x1, [sp, #104]
  4045d0:	mov	w1, #0x20                  	// #32
  4045d4:	strb	w1, [x0]
  4045d8:	ldr	x0, [sp, #16]
  4045dc:	bl	404534 <ferror@plt+0x2bf4>
  4045e0:	str	w0, [sp, #84]
  4045e4:	ldr	w0, [sp, #84]
  4045e8:	cmp	w0, #0x0
  4045ec:	b.eq	404618 <ferror@plt+0x2cd8>  // b.none
  4045f0:	ldr	w0, [sp, #84]
  4045f4:	mov	w1, #0x6667                	// #26215
  4045f8:	movk	w1, #0x6666, lsl #16
  4045fc:	smull	x1, w0, w1
  404600:	lsr	x1, x1, #32
  404604:	asr	w1, w1, #2
  404608:	asr	w0, w0, #31
  40460c:	sub	w0, w1, w0
  404610:	sxtw	x0, w0
  404614:	b	40461c <ferror@plt+0x2cdc>
  404618:	mov	x0, #0x0                   	// #0
  40461c:	ldr	x1, [sp, #88]
  404620:	add	x0, x1, x0
  404624:	ldrb	w0, [x0]
  404628:	strb	w0, [sp, #83]
  40462c:	ldr	w0, [sp, #84]
  404630:	cmp	w0, #0x0
  404634:	b.eq	404648 <ferror@plt+0x2d08>  // b.none
  404638:	ldr	w0, [sp, #84]
  40463c:	ldr	x1, [sp, #16]
  404640:	lsr	x0, x1, x0
  404644:	b	40464c <ferror@plt+0x2d0c>
  404648:	ldr	x0, [sp, #16]
  40464c:	str	w0, [sp, #124]
  404650:	ldr	w0, [sp, #84]
  404654:	cmp	w0, #0x0
  404658:	b.eq	404678 <ferror@plt+0x2d38>  // b.none
  40465c:	ldr	w0, [sp, #84]
  404660:	mov	x1, #0xffffffffffffffff    	// #-1
  404664:	lsl	x0, x1, x0
  404668:	mvn	x1, x0
  40466c:	ldr	x0, [sp, #16]
  404670:	and	x0, x1, x0
  404674:	b	40467c <ferror@plt+0x2d3c>
  404678:	mov	x0, #0x0                   	// #0
  40467c:	str	x0, [sp, #112]
  404680:	ldr	x0, [sp, #104]
  404684:	add	x1, x0, #0x1
  404688:	str	x1, [sp, #104]
  40468c:	ldrb	w1, [sp, #83]
  404690:	strb	w1, [x0]
  404694:	ldr	w0, [sp, #28]
  404698:	and	w0, w0, #0x1
  40469c:	cmp	w0, #0x0
  4046a0:	b.eq	4046d8 <ferror@plt+0x2d98>  // b.none
  4046a4:	ldrsb	w0, [sp, #83]
  4046a8:	cmp	w0, #0x42
  4046ac:	b.eq	4046d8 <ferror@plt+0x2d98>  // b.none
  4046b0:	ldr	x0, [sp, #104]
  4046b4:	add	x1, x0, #0x1
  4046b8:	str	x1, [sp, #104]
  4046bc:	mov	w1, #0x69                  	// #105
  4046c0:	strb	w1, [x0]
  4046c4:	ldr	x0, [sp, #104]
  4046c8:	add	x1, x0, #0x1
  4046cc:	str	x1, [sp, #104]
  4046d0:	mov	w1, #0x42                  	// #66
  4046d4:	strb	w1, [x0]
  4046d8:	ldr	x0, [sp, #104]
  4046dc:	strb	wzr, [x0]
  4046e0:	ldr	x0, [sp, #112]
  4046e4:	cmp	x0, #0x0
  4046e8:	b.eq	4047c0 <ferror@plt+0x2e80>  // b.none
  4046ec:	ldr	w0, [sp, #28]
  4046f0:	and	w0, w0, #0x4
  4046f4:	cmp	w0, #0x0
  4046f8:	b.eq	404770 <ferror@plt+0x2e30>  // b.none
  4046fc:	ldr	w0, [sp, #84]
  404700:	sub	w0, w0, #0xa
  404704:	ldr	x1, [sp, #112]
  404708:	lsr	x0, x1, x0
  40470c:	add	x1, x0, #0x5
  404710:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404714:	movk	x0, #0xcccd
  404718:	umulh	x0, x1, x0
  40471c:	lsr	x0, x0, #3
  404720:	str	x0, [sp, #112]
  404724:	ldr	x2, [sp, #112]
  404728:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40472c:	movk	x0, #0xcccd
  404730:	umulh	x0, x2, x0
  404734:	lsr	x1, x0, #3
  404738:	mov	x0, x1
  40473c:	lsl	x0, x0, #2
  404740:	add	x0, x0, x1
  404744:	lsl	x0, x0, #1
  404748:	sub	x1, x2, x0
  40474c:	cmp	x1, #0x0
  404750:	b.ne	4047c0 <ferror@plt+0x2e80>  // b.any
  404754:	ldr	x1, [sp, #112]
  404758:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40475c:	movk	x0, #0xcccd
  404760:	umulh	x0, x1, x0
  404764:	lsr	x0, x0, #3
  404768:	str	x0, [sp, #112]
  40476c:	b	4047c0 <ferror@plt+0x2e80>
  404770:	ldr	w0, [sp, #84]
  404774:	sub	w0, w0, #0xa
  404778:	ldr	x1, [sp, #112]
  40477c:	lsr	x0, x1, x0
  404780:	add	x0, x0, #0x32
  404784:	lsr	x1, x0, #2
  404788:	mov	x0, #0xf5c3                	// #62915
  40478c:	movk	x0, #0x5c28, lsl #16
  404790:	movk	x0, #0xc28f, lsl #32
  404794:	movk	x0, #0x28f5, lsl #48
  404798:	umulh	x0, x1, x0
  40479c:	lsr	x0, x0, #2
  4047a0:	str	x0, [sp, #112]
  4047a4:	ldr	x0, [sp, #112]
  4047a8:	cmp	x0, #0xa
  4047ac:	b.ne	4047c0 <ferror@plt+0x2e80>  // b.any
  4047b0:	ldr	w0, [sp, #124]
  4047b4:	add	w0, w0, #0x1
  4047b8:	str	w0, [sp, #124]
  4047bc:	str	xzr, [sp, #112]
  4047c0:	ldr	x0, [sp, #112]
  4047c4:	cmp	x0, #0x0
  4047c8:	b.eq	40484c <ferror@plt+0x2f0c>  // b.none
  4047cc:	bl	401660 <localeconv@plt>
  4047d0:	str	x0, [sp, #72]
  4047d4:	ldr	x0, [sp, #72]
  4047d8:	cmp	x0, #0x0
  4047dc:	b.eq	4047ec <ferror@plt+0x2eac>  // b.none
  4047e0:	ldr	x0, [sp, #72]
  4047e4:	ldr	x0, [x0]
  4047e8:	b	4047f0 <ferror@plt+0x2eb0>
  4047ec:	mov	x0, #0x0                   	// #0
  4047f0:	str	x0, [sp, #96]
  4047f4:	ldr	x0, [sp, #96]
  4047f8:	cmp	x0, #0x0
  4047fc:	b.eq	404810 <ferror@plt+0x2ed0>  // b.none
  404800:	ldr	x0, [sp, #96]
  404804:	ldrsb	w0, [x0]
  404808:	cmp	w0, #0x0
  40480c:	b.ne	40481c <ferror@plt+0x2edc>  // b.any
  404810:	adrp	x0, 406000 <ferror@plt+0x46c0>
  404814:	add	x0, x0, #0x6c0
  404818:	str	x0, [sp, #96]
  40481c:	add	x0, sp, #0x20
  404820:	add	x7, sp, #0x28
  404824:	mov	x6, x0
  404828:	ldr	x5, [sp, #112]
  40482c:	ldr	x4, [sp, #96]
  404830:	ldr	w3, [sp, #124]
  404834:	adrp	x0, 406000 <ferror@plt+0x46c0>
  404838:	add	x2, x0, #0x6c8
  40483c:	mov	x1, #0x20                  	// #32
  404840:	mov	x0, x7
  404844:	bl	401650 <snprintf@plt>
  404848:	b	404870 <ferror@plt+0x2f30>
  40484c:	add	x0, sp, #0x20
  404850:	add	x5, sp, #0x28
  404854:	mov	x4, x0
  404858:	ldr	w3, [sp, #124]
  40485c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  404860:	add	x2, x0, #0x6d8
  404864:	mov	x1, #0x20                  	// #32
  404868:	mov	x0, x5
  40486c:	bl	401650 <snprintf@plt>
  404870:	add	x0, sp, #0x28
  404874:	bl	401700 <strdup@plt>
  404878:	ldp	x29, x30, [sp], #128
  40487c:	ret
  404880:	stp	x29, x30, [sp, #-96]!
  404884:	mov	x29, sp
  404888:	str	x0, [sp, #40]
  40488c:	str	x1, [sp, #32]
  404890:	str	x2, [sp, #24]
  404894:	str	x3, [sp, #16]
  404898:	str	xzr, [sp, #88]
  40489c:	str	xzr, [sp, #72]
  4048a0:	ldr	x0, [sp, #40]
  4048a4:	cmp	x0, #0x0
  4048a8:	b.eq	4048e0 <ferror@plt+0x2fa0>  // b.none
  4048ac:	ldr	x0, [sp, #40]
  4048b0:	ldrsb	w0, [x0]
  4048b4:	cmp	w0, #0x0
  4048b8:	b.eq	4048e0 <ferror@plt+0x2fa0>  // b.none
  4048bc:	ldr	x0, [sp, #32]
  4048c0:	cmp	x0, #0x0
  4048c4:	b.eq	4048e0 <ferror@plt+0x2fa0>  // b.none
  4048c8:	ldr	x0, [sp, #24]
  4048cc:	cmp	x0, #0x0
  4048d0:	b.eq	4048e0 <ferror@plt+0x2fa0>  // b.none
  4048d4:	ldr	x0, [sp, #16]
  4048d8:	cmp	x0, #0x0
  4048dc:	b.ne	4048e8 <ferror@plt+0x2fa8>  // b.any
  4048e0:	mov	w0, #0xffffffff            	// #-1
  4048e4:	b	404a3c <ferror@plt+0x30fc>
  4048e8:	ldr	x0, [sp, #40]
  4048ec:	str	x0, [sp, #80]
  4048f0:	b	404a14 <ferror@plt+0x30d4>
  4048f4:	str	xzr, [sp, #64]
  4048f8:	ldr	x1, [sp, #72]
  4048fc:	ldr	x0, [sp, #24]
  404900:	cmp	x1, x0
  404904:	b.cc	404910 <ferror@plt+0x2fd0>  // b.lo, b.ul, b.last
  404908:	mov	w0, #0xfffffffe            	// #-2
  40490c:	b	404a3c <ferror@plt+0x30fc>
  404910:	ldr	x0, [sp, #88]
  404914:	cmp	x0, #0x0
  404918:	b.ne	404924 <ferror@plt+0x2fe4>  // b.any
  40491c:	ldr	x0, [sp, #80]
  404920:	str	x0, [sp, #88]
  404924:	ldr	x0, [sp, #80]
  404928:	ldrsb	w0, [x0]
  40492c:	cmp	w0, #0x2c
  404930:	b.ne	40493c <ferror@plt+0x2ffc>  // b.any
  404934:	ldr	x0, [sp, #80]
  404938:	str	x0, [sp, #64]
  40493c:	ldr	x0, [sp, #80]
  404940:	add	x0, x0, #0x1
  404944:	ldrsb	w0, [x0]
  404948:	cmp	w0, #0x0
  40494c:	b.ne	40495c <ferror@plt+0x301c>  // b.any
  404950:	ldr	x0, [sp, #80]
  404954:	add	x0, x0, #0x1
  404958:	str	x0, [sp, #64]
  40495c:	ldr	x0, [sp, #88]
  404960:	cmp	x0, #0x0
  404964:	b.eq	404a04 <ferror@plt+0x30c4>  // b.none
  404968:	ldr	x0, [sp, #64]
  40496c:	cmp	x0, #0x0
  404970:	b.eq	404a04 <ferror@plt+0x30c4>  // b.none
  404974:	ldr	x1, [sp, #64]
  404978:	ldr	x0, [sp, #88]
  40497c:	cmp	x1, x0
  404980:	b.hi	40498c <ferror@plt+0x304c>  // b.pmore
  404984:	mov	w0, #0xffffffff            	// #-1
  404988:	b	404a3c <ferror@plt+0x30fc>
  40498c:	ldr	x1, [sp, #64]
  404990:	ldr	x0, [sp, #88]
  404994:	sub	x0, x1, x0
  404998:	ldr	x2, [sp, #16]
  40499c:	mov	x1, x0
  4049a0:	ldr	x0, [sp, #88]
  4049a4:	blr	x2
  4049a8:	str	w0, [sp, #60]
  4049ac:	ldr	w0, [sp, #60]
  4049b0:	cmn	w0, #0x1
  4049b4:	b.ne	4049c0 <ferror@plt+0x3080>  // b.any
  4049b8:	mov	w0, #0xffffffff            	// #-1
  4049bc:	b	404a3c <ferror@plt+0x30fc>
  4049c0:	ldr	x0, [sp, #72]
  4049c4:	add	x1, x0, #0x1
  4049c8:	str	x1, [sp, #72]
  4049cc:	lsl	x0, x0, #2
  4049d0:	ldr	x1, [sp, #32]
  4049d4:	add	x0, x1, x0
  4049d8:	ldr	w1, [sp, #60]
  4049dc:	str	w1, [x0]
  4049e0:	str	xzr, [sp, #88]
  4049e4:	ldr	x0, [sp, #64]
  4049e8:	cmp	x0, #0x0
  4049ec:	b.eq	404a08 <ferror@plt+0x30c8>  // b.none
  4049f0:	ldr	x0, [sp, #64]
  4049f4:	ldrsb	w0, [x0]
  4049f8:	cmp	w0, #0x0
  4049fc:	b.eq	404a34 <ferror@plt+0x30f4>  // b.none
  404a00:	b	404a08 <ferror@plt+0x30c8>
  404a04:	nop
  404a08:	ldr	x0, [sp, #80]
  404a0c:	add	x0, x0, #0x1
  404a10:	str	x0, [sp, #80]
  404a14:	ldr	x0, [sp, #80]
  404a18:	cmp	x0, #0x0
  404a1c:	b.eq	404a38 <ferror@plt+0x30f8>  // b.none
  404a20:	ldr	x0, [sp, #80]
  404a24:	ldrsb	w0, [x0]
  404a28:	cmp	w0, #0x0
  404a2c:	b.ne	4048f4 <ferror@plt+0x2fb4>  // b.any
  404a30:	b	404a38 <ferror@plt+0x30f8>
  404a34:	nop
  404a38:	ldr	x0, [sp, #72]
  404a3c:	ldp	x29, x30, [sp], #96
  404a40:	ret
  404a44:	stp	x29, x30, [sp, #-80]!
  404a48:	mov	x29, sp
  404a4c:	str	x0, [sp, #56]
  404a50:	str	x1, [sp, #48]
  404a54:	str	x2, [sp, #40]
  404a58:	str	x3, [sp, #32]
  404a5c:	str	x4, [sp, #24]
  404a60:	ldr	x0, [sp, #56]
  404a64:	cmp	x0, #0x0
  404a68:	b.eq	404a9c <ferror@plt+0x315c>  // b.none
  404a6c:	ldr	x0, [sp, #56]
  404a70:	ldrsb	w0, [x0]
  404a74:	cmp	w0, #0x0
  404a78:	b.eq	404a9c <ferror@plt+0x315c>  // b.none
  404a7c:	ldr	x0, [sp, #32]
  404a80:	cmp	x0, #0x0
  404a84:	b.eq	404a9c <ferror@plt+0x315c>  // b.none
  404a88:	ldr	x0, [sp, #32]
  404a8c:	ldr	x0, [x0]
  404a90:	ldr	x1, [sp, #40]
  404a94:	cmp	x1, x0
  404a98:	b.cs	404aa4 <ferror@plt+0x3164>  // b.hs, b.nlast
  404a9c:	mov	w0, #0xffffffff            	// #-1
  404aa0:	b	404b38 <ferror@plt+0x31f8>
  404aa4:	ldr	x0, [sp, #56]
  404aa8:	ldrsb	w0, [x0]
  404aac:	cmp	w0, #0x2b
  404ab0:	b.ne	404ac4 <ferror@plt+0x3184>  // b.any
  404ab4:	ldr	x0, [sp, #56]
  404ab8:	add	x0, x0, #0x1
  404abc:	str	x0, [sp, #72]
  404ac0:	b	404ad4 <ferror@plt+0x3194>
  404ac4:	ldr	x0, [sp, #56]
  404ac8:	str	x0, [sp, #72]
  404acc:	ldr	x0, [sp, #32]
  404ad0:	str	xzr, [x0]
  404ad4:	ldr	x0, [sp, #32]
  404ad8:	ldr	x0, [x0]
  404adc:	lsl	x0, x0, #2
  404ae0:	ldr	x1, [sp, #48]
  404ae4:	add	x4, x1, x0
  404ae8:	ldr	x0, [sp, #32]
  404aec:	ldr	x0, [x0]
  404af0:	ldr	x1, [sp, #40]
  404af4:	sub	x0, x1, x0
  404af8:	ldr	x3, [sp, #24]
  404afc:	mov	x2, x0
  404b00:	mov	x1, x4
  404b04:	ldr	x0, [sp, #72]
  404b08:	bl	404880 <ferror@plt+0x2f40>
  404b0c:	str	w0, [sp, #68]
  404b10:	ldr	w0, [sp, #68]
  404b14:	cmp	w0, #0x0
  404b18:	b.le	404b34 <ferror@plt+0x31f4>
  404b1c:	ldr	x0, [sp, #32]
  404b20:	ldr	x1, [x0]
  404b24:	ldrsw	x0, [sp, #68]
  404b28:	add	x1, x1, x0
  404b2c:	ldr	x0, [sp, #32]
  404b30:	str	x1, [x0]
  404b34:	ldr	w0, [sp, #68]
  404b38:	ldp	x29, x30, [sp], #80
  404b3c:	ret
  404b40:	stp	x29, x30, [sp, #-80]!
  404b44:	mov	x29, sp
  404b48:	str	x0, [sp, #40]
  404b4c:	str	x1, [sp, #32]
  404b50:	str	x2, [sp, #24]
  404b54:	str	xzr, [sp, #72]
  404b58:	ldr	x0, [sp, #40]
  404b5c:	cmp	x0, #0x0
  404b60:	b.eq	404b7c <ferror@plt+0x323c>  // b.none
  404b64:	ldr	x0, [sp, #24]
  404b68:	cmp	x0, #0x0
  404b6c:	b.eq	404b7c <ferror@plt+0x323c>  // b.none
  404b70:	ldr	x0, [sp, #32]
  404b74:	cmp	x0, #0x0
  404b78:	b.ne	404b84 <ferror@plt+0x3244>  // b.any
  404b7c:	mov	w0, #0xffffffea            	// #-22
  404b80:	b	404d00 <ferror@plt+0x33c0>
  404b84:	ldr	x0, [sp, #40]
  404b88:	str	x0, [sp, #64]
  404b8c:	b	404cd8 <ferror@plt+0x3398>
  404b90:	str	xzr, [sp, #56]
  404b94:	ldr	x0, [sp, #72]
  404b98:	cmp	x0, #0x0
  404b9c:	b.ne	404ba8 <ferror@plt+0x3268>  // b.any
  404ba0:	ldr	x0, [sp, #64]
  404ba4:	str	x0, [sp, #72]
  404ba8:	ldr	x0, [sp, #64]
  404bac:	ldrsb	w0, [x0]
  404bb0:	cmp	w0, #0x2c
  404bb4:	b.ne	404bc0 <ferror@plt+0x3280>  // b.any
  404bb8:	ldr	x0, [sp, #64]
  404bbc:	str	x0, [sp, #56]
  404bc0:	ldr	x0, [sp, #64]
  404bc4:	add	x0, x0, #0x1
  404bc8:	ldrsb	w0, [x0]
  404bcc:	cmp	w0, #0x0
  404bd0:	b.ne	404be0 <ferror@plt+0x32a0>  // b.any
  404bd4:	ldr	x0, [sp, #64]
  404bd8:	add	x0, x0, #0x1
  404bdc:	str	x0, [sp, #56]
  404be0:	ldr	x0, [sp, #72]
  404be4:	cmp	x0, #0x0
  404be8:	b.eq	404cc8 <ferror@plt+0x3388>  // b.none
  404bec:	ldr	x0, [sp, #56]
  404bf0:	cmp	x0, #0x0
  404bf4:	b.eq	404cc8 <ferror@plt+0x3388>  // b.none
  404bf8:	ldr	x1, [sp, #56]
  404bfc:	ldr	x0, [sp, #72]
  404c00:	cmp	x1, x0
  404c04:	b.hi	404c10 <ferror@plt+0x32d0>  // b.pmore
  404c08:	mov	w0, #0xffffffff            	// #-1
  404c0c:	b	404d00 <ferror@plt+0x33c0>
  404c10:	ldr	x1, [sp, #56]
  404c14:	ldr	x0, [sp, #72]
  404c18:	sub	x0, x1, x0
  404c1c:	ldr	x2, [sp, #24]
  404c20:	mov	x1, x0
  404c24:	ldr	x0, [sp, #72]
  404c28:	blr	x2
  404c2c:	str	w0, [sp, #52]
  404c30:	ldr	w0, [sp, #52]
  404c34:	cmp	w0, #0x0
  404c38:	b.ge	404c44 <ferror@plt+0x3304>  // b.tcont
  404c3c:	ldr	w0, [sp, #52]
  404c40:	b	404d00 <ferror@plt+0x33c0>
  404c44:	ldr	w0, [sp, #52]
  404c48:	add	w1, w0, #0x7
  404c4c:	cmp	w0, #0x0
  404c50:	csel	w0, w1, w0, lt  // lt = tstop
  404c54:	asr	w0, w0, #3
  404c58:	mov	w3, w0
  404c5c:	sxtw	x0, w3
  404c60:	ldr	x1, [sp, #32]
  404c64:	add	x0, x1, x0
  404c68:	ldrsb	w2, [x0]
  404c6c:	ldr	w0, [sp, #52]
  404c70:	negs	w1, w0
  404c74:	and	w0, w0, #0x7
  404c78:	and	w1, w1, #0x7
  404c7c:	csneg	w0, w0, w1, mi  // mi = first
  404c80:	mov	w1, #0x1                   	// #1
  404c84:	lsl	w0, w1, w0
  404c88:	sxtb	w1, w0
  404c8c:	sxtw	x0, w3
  404c90:	ldr	x3, [sp, #32]
  404c94:	add	x0, x3, x0
  404c98:	orr	w1, w2, w1
  404c9c:	sxtb	w1, w1
  404ca0:	strb	w1, [x0]
  404ca4:	str	xzr, [sp, #72]
  404ca8:	ldr	x0, [sp, #56]
  404cac:	cmp	x0, #0x0
  404cb0:	b.eq	404ccc <ferror@plt+0x338c>  // b.none
  404cb4:	ldr	x0, [sp, #56]
  404cb8:	ldrsb	w0, [x0]
  404cbc:	cmp	w0, #0x0
  404cc0:	b.eq	404cf8 <ferror@plt+0x33b8>  // b.none
  404cc4:	b	404ccc <ferror@plt+0x338c>
  404cc8:	nop
  404ccc:	ldr	x0, [sp, #64]
  404cd0:	add	x0, x0, #0x1
  404cd4:	str	x0, [sp, #64]
  404cd8:	ldr	x0, [sp, #64]
  404cdc:	cmp	x0, #0x0
  404ce0:	b.eq	404cfc <ferror@plt+0x33bc>  // b.none
  404ce4:	ldr	x0, [sp, #64]
  404ce8:	ldrsb	w0, [x0]
  404cec:	cmp	w0, #0x0
  404cf0:	b.ne	404b90 <ferror@plt+0x3250>  // b.any
  404cf4:	b	404cfc <ferror@plt+0x33bc>
  404cf8:	nop
  404cfc:	mov	w0, #0x0                   	// #0
  404d00:	ldp	x29, x30, [sp], #80
  404d04:	ret
  404d08:	stp	x29, x30, [sp, #-80]!
  404d0c:	mov	x29, sp
  404d10:	str	x0, [sp, #40]
  404d14:	str	x1, [sp, #32]
  404d18:	str	x2, [sp, #24]
  404d1c:	str	xzr, [sp, #72]
  404d20:	ldr	x0, [sp, #40]
  404d24:	cmp	x0, #0x0
  404d28:	b.eq	404d44 <ferror@plt+0x3404>  // b.none
  404d2c:	ldr	x0, [sp, #24]
  404d30:	cmp	x0, #0x0
  404d34:	b.eq	404d44 <ferror@plt+0x3404>  // b.none
  404d38:	ldr	x0, [sp, #32]
  404d3c:	cmp	x0, #0x0
  404d40:	b.ne	404d4c <ferror@plt+0x340c>  // b.any
  404d44:	mov	w0, #0xffffffea            	// #-22
  404d48:	b	404e80 <ferror@plt+0x3540>
  404d4c:	ldr	x0, [sp, #40]
  404d50:	str	x0, [sp, #64]
  404d54:	b	404e58 <ferror@plt+0x3518>
  404d58:	str	xzr, [sp, #56]
  404d5c:	ldr	x0, [sp, #72]
  404d60:	cmp	x0, #0x0
  404d64:	b.ne	404d70 <ferror@plt+0x3430>  // b.any
  404d68:	ldr	x0, [sp, #64]
  404d6c:	str	x0, [sp, #72]
  404d70:	ldr	x0, [sp, #64]
  404d74:	ldrsb	w0, [x0]
  404d78:	cmp	w0, #0x2c
  404d7c:	b.ne	404d88 <ferror@plt+0x3448>  // b.any
  404d80:	ldr	x0, [sp, #64]
  404d84:	str	x0, [sp, #56]
  404d88:	ldr	x0, [sp, #64]
  404d8c:	add	x0, x0, #0x1
  404d90:	ldrsb	w0, [x0]
  404d94:	cmp	w0, #0x0
  404d98:	b.ne	404da8 <ferror@plt+0x3468>  // b.any
  404d9c:	ldr	x0, [sp, #64]
  404da0:	add	x0, x0, #0x1
  404da4:	str	x0, [sp, #56]
  404da8:	ldr	x0, [sp, #72]
  404dac:	cmp	x0, #0x0
  404db0:	b.eq	404e48 <ferror@plt+0x3508>  // b.none
  404db4:	ldr	x0, [sp, #56]
  404db8:	cmp	x0, #0x0
  404dbc:	b.eq	404e48 <ferror@plt+0x3508>  // b.none
  404dc0:	ldr	x1, [sp, #56]
  404dc4:	ldr	x0, [sp, #72]
  404dc8:	cmp	x1, x0
  404dcc:	b.hi	404dd8 <ferror@plt+0x3498>  // b.pmore
  404dd0:	mov	w0, #0xffffffff            	// #-1
  404dd4:	b	404e80 <ferror@plt+0x3540>
  404dd8:	ldr	x1, [sp, #56]
  404ddc:	ldr	x0, [sp, #72]
  404de0:	sub	x0, x1, x0
  404de4:	ldr	x2, [sp, #24]
  404de8:	mov	x1, x0
  404dec:	ldr	x0, [sp, #72]
  404df0:	blr	x2
  404df4:	str	x0, [sp, #48]
  404df8:	ldr	x0, [sp, #48]
  404dfc:	cmp	x0, #0x0
  404e00:	b.ge	404e0c <ferror@plt+0x34cc>  // b.tcont
  404e04:	ldr	x0, [sp, #48]
  404e08:	b	404e80 <ferror@plt+0x3540>
  404e0c:	ldr	x0, [sp, #32]
  404e10:	ldr	x1, [x0]
  404e14:	ldr	x0, [sp, #48]
  404e18:	orr	x1, x1, x0
  404e1c:	ldr	x0, [sp, #32]
  404e20:	str	x1, [x0]
  404e24:	str	xzr, [sp, #72]
  404e28:	ldr	x0, [sp, #56]
  404e2c:	cmp	x0, #0x0
  404e30:	b.eq	404e4c <ferror@plt+0x350c>  // b.none
  404e34:	ldr	x0, [sp, #56]
  404e38:	ldrsb	w0, [x0]
  404e3c:	cmp	w0, #0x0
  404e40:	b.eq	404e78 <ferror@plt+0x3538>  // b.none
  404e44:	b	404e4c <ferror@plt+0x350c>
  404e48:	nop
  404e4c:	ldr	x0, [sp, #64]
  404e50:	add	x0, x0, #0x1
  404e54:	str	x0, [sp, #64]
  404e58:	ldr	x0, [sp, #64]
  404e5c:	cmp	x0, #0x0
  404e60:	b.eq	404e7c <ferror@plt+0x353c>  // b.none
  404e64:	ldr	x0, [sp, #64]
  404e68:	ldrsb	w0, [x0]
  404e6c:	cmp	w0, #0x0
  404e70:	b.ne	404d58 <ferror@plt+0x3418>  // b.any
  404e74:	b	404e7c <ferror@plt+0x353c>
  404e78:	nop
  404e7c:	mov	w0, #0x0                   	// #0
  404e80:	ldp	x29, x30, [sp], #80
  404e84:	ret
  404e88:	stp	x29, x30, [sp, #-64]!
  404e8c:	mov	x29, sp
  404e90:	str	x0, [sp, #40]
  404e94:	str	x1, [sp, #32]
  404e98:	str	x2, [sp, #24]
  404e9c:	str	w3, [sp, #20]
  404ea0:	str	xzr, [sp, #56]
  404ea4:	ldr	x0, [sp, #40]
  404ea8:	cmp	x0, #0x0
  404eac:	b.ne	404eb8 <ferror@plt+0x3578>  // b.any
  404eb0:	mov	w0, #0x0                   	// #0
  404eb4:	b	405094 <ferror@plt+0x3754>
  404eb8:	ldr	x0, [sp, #32]
  404ebc:	ldr	w1, [sp, #20]
  404ec0:	str	w1, [x0]
  404ec4:	ldr	x0, [sp, #32]
  404ec8:	ldr	w1, [x0]
  404ecc:	ldr	x0, [sp, #24]
  404ed0:	str	w1, [x0]
  404ed4:	bl	4018c0 <__errno_location@plt>
  404ed8:	str	wzr, [x0]
  404edc:	ldr	x0, [sp, #40]
  404ee0:	ldrsb	w0, [x0]
  404ee4:	cmp	w0, #0x3a
  404ee8:	b.ne	404f5c <ferror@plt+0x361c>  // b.any
  404eec:	ldr	x0, [sp, #40]
  404ef0:	add	x0, x0, #0x1
  404ef4:	str	x0, [sp, #40]
  404ef8:	add	x0, sp, #0x38
  404efc:	mov	w2, #0xa                   	// #10
  404f00:	mov	x1, x0
  404f04:	ldr	x0, [sp, #40]
  404f08:	bl	4017c0 <strtol@plt>
  404f0c:	mov	w1, w0
  404f10:	ldr	x0, [sp, #24]
  404f14:	str	w1, [x0]
  404f18:	bl	4018c0 <__errno_location@plt>
  404f1c:	ldr	w0, [x0]
  404f20:	cmp	w0, #0x0
  404f24:	b.ne	404f54 <ferror@plt+0x3614>  // b.any
  404f28:	ldr	x0, [sp, #56]
  404f2c:	cmp	x0, #0x0
  404f30:	b.eq	404f54 <ferror@plt+0x3614>  // b.none
  404f34:	ldr	x0, [sp, #56]
  404f38:	ldrsb	w0, [x0]
  404f3c:	cmp	w0, #0x0
  404f40:	b.ne	404f54 <ferror@plt+0x3614>  // b.any
  404f44:	ldr	x0, [sp, #56]
  404f48:	ldr	x1, [sp, #40]
  404f4c:	cmp	x1, x0
  404f50:	b.ne	405090 <ferror@plt+0x3750>  // b.any
  404f54:	mov	w0, #0xffffffff            	// #-1
  404f58:	b	405094 <ferror@plt+0x3754>
  404f5c:	add	x0, sp, #0x38
  404f60:	mov	w2, #0xa                   	// #10
  404f64:	mov	x1, x0
  404f68:	ldr	x0, [sp, #40]
  404f6c:	bl	4017c0 <strtol@plt>
  404f70:	mov	w1, w0
  404f74:	ldr	x0, [sp, #32]
  404f78:	str	w1, [x0]
  404f7c:	ldr	x0, [sp, #32]
  404f80:	ldr	w1, [x0]
  404f84:	ldr	x0, [sp, #24]
  404f88:	str	w1, [x0]
  404f8c:	bl	4018c0 <__errno_location@plt>
  404f90:	ldr	w0, [x0]
  404f94:	cmp	w0, #0x0
  404f98:	b.ne	404fb8 <ferror@plt+0x3678>  // b.any
  404f9c:	ldr	x0, [sp, #56]
  404fa0:	cmp	x0, #0x0
  404fa4:	b.eq	404fb8 <ferror@plt+0x3678>  // b.none
  404fa8:	ldr	x0, [sp, #56]
  404fac:	ldr	x1, [sp, #40]
  404fb0:	cmp	x1, x0
  404fb4:	b.ne	404fc0 <ferror@plt+0x3680>  // b.any
  404fb8:	mov	w0, #0xffffffff            	// #-1
  404fbc:	b	405094 <ferror@plt+0x3754>
  404fc0:	ldr	x0, [sp, #56]
  404fc4:	ldrsb	w0, [x0]
  404fc8:	cmp	w0, #0x3a
  404fcc:	b.ne	404ff4 <ferror@plt+0x36b4>  // b.any
  404fd0:	ldr	x0, [sp, #56]
  404fd4:	add	x0, x0, #0x1
  404fd8:	ldrsb	w0, [x0]
  404fdc:	cmp	w0, #0x0
  404fe0:	b.ne	404ff4 <ferror@plt+0x36b4>  // b.any
  404fe4:	ldr	x0, [sp, #24]
  404fe8:	ldr	w1, [sp, #20]
  404fec:	str	w1, [x0]
  404ff0:	b	405090 <ferror@plt+0x3750>
  404ff4:	ldr	x0, [sp, #56]
  404ff8:	ldrsb	w0, [x0]
  404ffc:	cmp	w0, #0x2d
  405000:	b.eq	405014 <ferror@plt+0x36d4>  // b.none
  405004:	ldr	x0, [sp, #56]
  405008:	ldrsb	w0, [x0]
  40500c:	cmp	w0, #0x3a
  405010:	b.ne	405090 <ferror@plt+0x3750>  // b.any
  405014:	ldr	x0, [sp, #56]
  405018:	add	x0, x0, #0x1
  40501c:	str	x0, [sp, #40]
  405020:	str	xzr, [sp, #56]
  405024:	bl	4018c0 <__errno_location@plt>
  405028:	str	wzr, [x0]
  40502c:	add	x0, sp, #0x38
  405030:	mov	w2, #0xa                   	// #10
  405034:	mov	x1, x0
  405038:	ldr	x0, [sp, #40]
  40503c:	bl	4017c0 <strtol@plt>
  405040:	mov	w1, w0
  405044:	ldr	x0, [sp, #24]
  405048:	str	w1, [x0]
  40504c:	bl	4018c0 <__errno_location@plt>
  405050:	ldr	w0, [x0]
  405054:	cmp	w0, #0x0
  405058:	b.ne	405088 <ferror@plt+0x3748>  // b.any
  40505c:	ldr	x0, [sp, #56]
  405060:	cmp	x0, #0x0
  405064:	b.eq	405088 <ferror@plt+0x3748>  // b.none
  405068:	ldr	x0, [sp, #56]
  40506c:	ldrsb	w0, [x0]
  405070:	cmp	w0, #0x0
  405074:	b.ne	405088 <ferror@plt+0x3748>  // b.any
  405078:	ldr	x0, [sp, #56]
  40507c:	ldr	x1, [sp, #40]
  405080:	cmp	x1, x0
  405084:	b.ne	405090 <ferror@plt+0x3750>  // b.any
  405088:	mov	w0, #0xffffffff            	// #-1
  40508c:	b	405094 <ferror@plt+0x3754>
  405090:	mov	w0, #0x0                   	// #0
  405094:	ldp	x29, x30, [sp], #64
  405098:	ret
  40509c:	sub	sp, sp, #0x20
  4050a0:	str	x0, [sp, #8]
  4050a4:	str	x1, [sp]
  4050a8:	ldr	x0, [sp, #8]
  4050ac:	str	x0, [sp, #24]
  4050b0:	ldr	x0, [sp]
  4050b4:	str	xzr, [x0]
  4050b8:	b	4050c8 <ferror@plt+0x3788>
  4050bc:	ldr	x0, [sp, #24]
  4050c0:	add	x0, x0, #0x1
  4050c4:	str	x0, [sp, #24]
  4050c8:	ldr	x0, [sp, #24]
  4050cc:	cmp	x0, #0x0
  4050d0:	b.eq	4050f8 <ferror@plt+0x37b8>  // b.none
  4050d4:	ldr	x0, [sp, #24]
  4050d8:	ldrsb	w0, [x0]
  4050dc:	cmp	w0, #0x2f
  4050e0:	b.ne	4050f8 <ferror@plt+0x37b8>  // b.any
  4050e4:	ldr	x0, [sp, #24]
  4050e8:	add	x0, x0, #0x1
  4050ec:	ldrsb	w0, [x0]
  4050f0:	cmp	w0, #0x2f
  4050f4:	b.eq	4050bc <ferror@plt+0x377c>  // b.none
  4050f8:	ldr	x0, [sp, #24]
  4050fc:	cmp	x0, #0x0
  405100:	b.eq	405114 <ferror@plt+0x37d4>  // b.none
  405104:	ldr	x0, [sp, #24]
  405108:	ldrsb	w0, [x0]
  40510c:	cmp	w0, #0x0
  405110:	b.ne	40511c <ferror@plt+0x37dc>  // b.any
  405114:	mov	x0, #0x0                   	// #0
  405118:	b	40517c <ferror@plt+0x383c>
  40511c:	ldr	x0, [sp]
  405120:	mov	x1, #0x1                   	// #1
  405124:	str	x1, [x0]
  405128:	ldr	x0, [sp, #24]
  40512c:	add	x0, x0, #0x1
  405130:	str	x0, [sp, #16]
  405134:	b	405158 <ferror@plt+0x3818>
  405138:	ldr	x0, [sp]
  40513c:	ldr	x0, [x0]
  405140:	add	x1, x0, #0x1
  405144:	ldr	x0, [sp]
  405148:	str	x1, [x0]
  40514c:	ldr	x0, [sp, #16]
  405150:	add	x0, x0, #0x1
  405154:	str	x0, [sp, #16]
  405158:	ldr	x0, [sp, #16]
  40515c:	ldrsb	w0, [x0]
  405160:	cmp	w0, #0x0
  405164:	b.eq	405178 <ferror@plt+0x3838>  // b.none
  405168:	ldr	x0, [sp, #16]
  40516c:	ldrsb	w0, [x0]
  405170:	cmp	w0, #0x2f
  405174:	b.ne	405138 <ferror@plt+0x37f8>  // b.any
  405178:	ldr	x0, [sp, #24]
  40517c:	add	sp, sp, #0x20
  405180:	ret
  405184:	stp	x29, x30, [sp, #-64]!
  405188:	mov	x29, sp
  40518c:	str	x0, [sp, #24]
  405190:	str	x1, [sp, #16]
  405194:	b	405294 <ferror@plt+0x3954>
  405198:	add	x0, sp, #0x28
  40519c:	mov	x1, x0
  4051a0:	ldr	x0, [sp, #24]
  4051a4:	bl	40509c <ferror@plt+0x375c>
  4051a8:	str	x0, [sp, #56]
  4051ac:	add	x0, sp, #0x20
  4051b0:	mov	x1, x0
  4051b4:	ldr	x0, [sp, #16]
  4051b8:	bl	40509c <ferror@plt+0x375c>
  4051bc:	str	x0, [sp, #48]
  4051c0:	ldr	x1, [sp, #40]
  4051c4:	ldr	x0, [sp, #32]
  4051c8:	add	x0, x1, x0
  4051cc:	cmp	x0, #0x0
  4051d0:	b.ne	4051dc <ferror@plt+0x389c>  // b.any
  4051d4:	mov	w0, #0x1                   	// #1
  4051d8:	b	4052b0 <ferror@plt+0x3970>
  4051dc:	ldr	x1, [sp, #40]
  4051e0:	ldr	x0, [sp, #32]
  4051e4:	add	x0, x1, x0
  4051e8:	cmp	x0, #0x1
  4051ec:	b.ne	405230 <ferror@plt+0x38f0>  // b.any
  4051f0:	ldr	x0, [sp, #56]
  4051f4:	cmp	x0, #0x0
  4051f8:	b.eq	40520c <ferror@plt+0x38cc>  // b.none
  4051fc:	ldr	x0, [sp, #56]
  405200:	ldrsb	w0, [x0]
  405204:	cmp	w0, #0x2f
  405208:	b.eq	405228 <ferror@plt+0x38e8>  // b.none
  40520c:	ldr	x0, [sp, #48]
  405210:	cmp	x0, #0x0
  405214:	b.eq	405230 <ferror@plt+0x38f0>  // b.none
  405218:	ldr	x0, [sp, #48]
  40521c:	ldrsb	w0, [x0]
  405220:	cmp	w0, #0x2f
  405224:	b.ne	405230 <ferror@plt+0x38f0>  // b.any
  405228:	mov	w0, #0x1                   	// #1
  40522c:	b	4052b0 <ferror@plt+0x3970>
  405230:	ldr	x0, [sp, #56]
  405234:	cmp	x0, #0x0
  405238:	b.eq	4052ac <ferror@plt+0x396c>  // b.none
  40523c:	ldr	x0, [sp, #48]
  405240:	cmp	x0, #0x0
  405244:	b.eq	4052ac <ferror@plt+0x396c>  // b.none
  405248:	ldr	x1, [sp, #40]
  40524c:	ldr	x0, [sp, #32]
  405250:	cmp	x1, x0
  405254:	b.ne	4052ac <ferror@plt+0x396c>  // b.any
  405258:	ldr	x0, [sp, #40]
  40525c:	mov	x2, x0
  405260:	ldr	x1, [sp, #48]
  405264:	ldr	x0, [sp, #56]
  405268:	bl	4016b0 <strncmp@plt>
  40526c:	cmp	w0, #0x0
  405270:	b.ne	4052ac <ferror@plt+0x396c>  // b.any
  405274:	ldr	x0, [sp, #40]
  405278:	ldr	x1, [sp, #56]
  40527c:	add	x0, x1, x0
  405280:	str	x0, [sp, #24]
  405284:	ldr	x0, [sp, #32]
  405288:	ldr	x1, [sp, #48]
  40528c:	add	x0, x1, x0
  405290:	str	x0, [sp, #16]
  405294:	ldr	x0, [sp, #24]
  405298:	cmp	x0, #0x0
  40529c:	b.eq	4052ac <ferror@plt+0x396c>  // b.none
  4052a0:	ldr	x0, [sp, #16]
  4052a4:	cmp	x0, #0x0
  4052a8:	b.ne	405198 <ferror@plt+0x3858>  // b.any
  4052ac:	mov	w0, #0x0                   	// #0
  4052b0:	ldp	x29, x30, [sp], #64
  4052b4:	ret
  4052b8:	stp	x29, x30, [sp, #-64]!
  4052bc:	mov	x29, sp
  4052c0:	str	x0, [sp, #40]
  4052c4:	str	x1, [sp, #32]
  4052c8:	str	x2, [sp, #24]
  4052cc:	ldr	x0, [sp, #40]
  4052d0:	cmp	x0, #0x0
  4052d4:	b.ne	4052f4 <ferror@plt+0x39b4>  // b.any
  4052d8:	ldr	x0, [sp, #32]
  4052dc:	cmp	x0, #0x0
  4052e0:	b.ne	4052f4 <ferror@plt+0x39b4>  // b.any
  4052e4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4052e8:	add	x0, x0, #0x6e0
  4052ec:	bl	401700 <strdup@plt>
  4052f0:	b	405418 <ferror@plt+0x3ad8>
  4052f4:	ldr	x0, [sp, #40]
  4052f8:	cmp	x0, #0x0
  4052fc:	b.ne	405310 <ferror@plt+0x39d0>  // b.any
  405300:	ldr	x1, [sp, #24]
  405304:	ldr	x0, [sp, #32]
  405308:	bl	4017f0 <strndup@plt>
  40530c:	b	405418 <ferror@plt+0x3ad8>
  405310:	ldr	x0, [sp, #32]
  405314:	cmp	x0, #0x0
  405318:	b.ne	405328 <ferror@plt+0x39e8>  // b.any
  40531c:	ldr	x0, [sp, #40]
  405320:	bl	401700 <strdup@plt>
  405324:	b	405418 <ferror@plt+0x3ad8>
  405328:	ldr	x0, [sp, #40]
  40532c:	cmp	x0, #0x0
  405330:	b.ne	405354 <ferror@plt+0x3a14>  // b.any
  405334:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405338:	add	x3, x0, #0x740
  40533c:	mov	w2, #0x383                 	// #899
  405340:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405344:	add	x1, x0, #0x6e8
  405348:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40534c:	add	x0, x0, #0x6f8
  405350:	bl	4018b0 <__assert_fail@plt>
  405354:	ldr	x0, [sp, #32]
  405358:	cmp	x0, #0x0
  40535c:	b.ne	405380 <ferror@plt+0x3a40>  // b.any
  405360:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405364:	add	x3, x0, #0x740
  405368:	mov	w2, #0x384                 	// #900
  40536c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405370:	add	x1, x0, #0x6e8
  405374:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405378:	add	x0, x0, #0x700
  40537c:	bl	4018b0 <__assert_fail@plt>
  405380:	ldr	x0, [sp, #40]
  405384:	bl	401590 <strlen@plt>
  405388:	str	x0, [sp, #56]
  40538c:	ldr	x0, [sp, #56]
  405390:	mvn	x0, x0
  405394:	ldr	x1, [sp, #24]
  405398:	cmp	x1, x0
  40539c:	b.ls	4053a8 <ferror@plt+0x3a68>  // b.plast
  4053a0:	mov	x0, #0x0                   	// #0
  4053a4:	b	405418 <ferror@plt+0x3ad8>
  4053a8:	ldr	x1, [sp, #56]
  4053ac:	ldr	x0, [sp, #24]
  4053b0:	add	x0, x1, x0
  4053b4:	add	x0, x0, #0x1
  4053b8:	bl	401690 <malloc@plt>
  4053bc:	str	x0, [sp, #48]
  4053c0:	ldr	x0, [sp, #48]
  4053c4:	cmp	x0, #0x0
  4053c8:	b.ne	4053d4 <ferror@plt+0x3a94>  // b.any
  4053cc:	mov	x0, #0x0                   	// #0
  4053d0:	b	405418 <ferror@plt+0x3ad8>
  4053d4:	ldr	x2, [sp, #56]
  4053d8:	ldr	x1, [sp, #40]
  4053dc:	ldr	x0, [sp, #48]
  4053e0:	bl	401550 <memcpy@plt>
  4053e4:	ldr	x1, [sp, #48]
  4053e8:	ldr	x0, [sp, #56]
  4053ec:	add	x0, x1, x0
  4053f0:	ldr	x2, [sp, #24]
  4053f4:	ldr	x1, [sp, #32]
  4053f8:	bl	401550 <memcpy@plt>
  4053fc:	ldr	x1, [sp, #56]
  405400:	ldr	x0, [sp, #24]
  405404:	add	x0, x1, x0
  405408:	ldr	x1, [sp, #48]
  40540c:	add	x0, x1, x0
  405410:	strb	wzr, [x0]
  405414:	ldr	x0, [sp, #48]
  405418:	ldp	x29, x30, [sp], #64
  40541c:	ret
  405420:	stp	x29, x30, [sp, #-32]!
  405424:	mov	x29, sp
  405428:	str	x0, [sp, #24]
  40542c:	str	x1, [sp, #16]
  405430:	ldr	x0, [sp, #16]
  405434:	cmp	x0, #0x0
  405438:	b.eq	405448 <ferror@plt+0x3b08>  // b.none
  40543c:	ldr	x0, [sp, #16]
  405440:	bl	401590 <strlen@plt>
  405444:	b	40544c <ferror@plt+0x3b0c>
  405448:	mov	x0, #0x0                   	// #0
  40544c:	mov	x2, x0
  405450:	ldr	x1, [sp, #16]
  405454:	ldr	x0, [sp, #24]
  405458:	bl	4052b8 <ferror@plt+0x3978>
  40545c:	ldp	x29, x30, [sp], #32
  405460:	ret
  405464:	stp	x29, x30, [sp, #-304]!
  405468:	mov	x29, sp
  40546c:	str	x0, [sp, #56]
  405470:	str	x1, [sp, #48]
  405474:	str	x2, [sp, #256]
  405478:	str	x3, [sp, #264]
  40547c:	str	x4, [sp, #272]
  405480:	str	x5, [sp, #280]
  405484:	str	x6, [sp, #288]
  405488:	str	x7, [sp, #296]
  40548c:	str	q0, [sp, #128]
  405490:	str	q1, [sp, #144]
  405494:	str	q2, [sp, #160]
  405498:	str	q3, [sp, #176]
  40549c:	str	q4, [sp, #192]
  4054a0:	str	q5, [sp, #208]
  4054a4:	str	q6, [sp, #224]
  4054a8:	str	q7, [sp, #240]
  4054ac:	add	x0, sp, #0x130
  4054b0:	str	x0, [sp, #80]
  4054b4:	add	x0, sp, #0x130
  4054b8:	str	x0, [sp, #88]
  4054bc:	add	x0, sp, #0x100
  4054c0:	str	x0, [sp, #96]
  4054c4:	mov	w0, #0xffffffd0            	// #-48
  4054c8:	str	w0, [sp, #104]
  4054cc:	mov	w0, #0xffffff80            	// #-128
  4054d0:	str	w0, [sp, #108]
  4054d4:	add	x2, sp, #0x10
  4054d8:	add	x3, sp, #0x50
  4054dc:	ldp	x0, x1, [x3]
  4054e0:	stp	x0, x1, [x2]
  4054e4:	ldp	x0, x1, [x3, #16]
  4054e8:	stp	x0, x1, [x2, #16]
  4054ec:	add	x1, sp, #0x10
  4054f0:	add	x0, sp, #0x48
  4054f4:	mov	x2, x1
  4054f8:	ldr	x1, [sp, #48]
  4054fc:	bl	4017e0 <vasprintf@plt>
  405500:	str	w0, [sp, #124]
  405504:	ldr	w0, [sp, #124]
  405508:	cmp	w0, #0x0
  40550c:	b.ge	405518 <ferror@plt+0x3bd8>  // b.tcont
  405510:	mov	x0, #0x0                   	// #0
  405514:	b	405540 <ferror@plt+0x3c00>
  405518:	ldr	x0, [sp, #72]
  40551c:	ldrsw	x1, [sp, #124]
  405520:	mov	x2, x1
  405524:	mov	x1, x0
  405528:	ldr	x0, [sp, #56]
  40552c:	bl	4052b8 <ferror@plt+0x3978>
  405530:	str	x0, [sp, #112]
  405534:	ldr	x0, [sp, #72]
  405538:	bl	4017d0 <free@plt>
  40553c:	ldr	x0, [sp, #112]
  405540:	ldp	x29, x30, [sp], #304
  405544:	ret
  405548:	stp	x29, x30, [sp, #-48]!
  40554c:	mov	x29, sp
  405550:	str	x0, [sp, #24]
  405554:	str	x1, [sp, #16]
  405558:	str	wzr, [sp, #44]
  40555c:	str	wzr, [sp, #40]
  405560:	b	4055cc <ferror@plt+0x3c8c>
  405564:	ldr	w0, [sp, #44]
  405568:	cmp	w0, #0x0
  40556c:	b.eq	405578 <ferror@plt+0x3c38>  // b.none
  405570:	str	wzr, [sp, #44]
  405574:	b	4055c0 <ferror@plt+0x3c80>
  405578:	ldrsw	x0, [sp, #40]
  40557c:	ldr	x1, [sp, #24]
  405580:	add	x0, x1, x0
  405584:	ldrsb	w0, [x0]
  405588:	cmp	w0, #0x5c
  40558c:	b.ne	40559c <ferror@plt+0x3c5c>  // b.any
  405590:	mov	w0, #0x1                   	// #1
  405594:	str	w0, [sp, #44]
  405598:	b	4055c0 <ferror@plt+0x3c80>
  40559c:	ldrsw	x0, [sp, #40]
  4055a0:	ldr	x1, [sp, #24]
  4055a4:	add	x0, x1, x0
  4055a8:	ldrsb	w0, [x0]
  4055ac:	mov	w1, w0
  4055b0:	ldr	x0, [sp, #16]
  4055b4:	bl	401810 <strchr@plt>
  4055b8:	cmp	x0, #0x0
  4055bc:	b.ne	4055e8 <ferror@plt+0x3ca8>  // b.any
  4055c0:	ldr	w0, [sp, #40]
  4055c4:	add	w0, w0, #0x1
  4055c8:	str	w0, [sp, #40]
  4055cc:	ldrsw	x0, [sp, #40]
  4055d0:	ldr	x1, [sp, #24]
  4055d4:	add	x0, x1, x0
  4055d8:	ldrsb	w0, [x0]
  4055dc:	cmp	w0, #0x0
  4055e0:	b.ne	405564 <ferror@plt+0x3c24>  // b.any
  4055e4:	b	4055ec <ferror@plt+0x3cac>
  4055e8:	nop
  4055ec:	ldr	w1, [sp, #40]
  4055f0:	ldr	w0, [sp, #44]
  4055f4:	sub	w0, w1, w0
  4055f8:	sxtw	x0, w0
  4055fc:	ldp	x29, x30, [sp], #48
  405600:	ret
  405604:	stp	x29, x30, [sp, #-64]!
  405608:	mov	x29, sp
  40560c:	str	x0, [sp, #40]
  405610:	str	x1, [sp, #32]
  405614:	str	x2, [sp, #24]
  405618:	str	w3, [sp, #20]
  40561c:	ldr	x0, [sp, #40]
  405620:	ldr	x0, [x0]
  405624:	str	x0, [sp, #56]
  405628:	ldr	x0, [sp, #56]
  40562c:	ldrsb	w0, [x0]
  405630:	cmp	w0, #0x0
  405634:	b.ne	405674 <ferror@plt+0x3d34>  // b.any
  405638:	ldr	x0, [sp, #40]
  40563c:	ldr	x0, [x0]
  405640:	ldrsb	w0, [x0]
  405644:	cmp	w0, #0x0
  405648:	b.eq	40566c <ferror@plt+0x3d2c>  // b.none
  40564c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405650:	add	x3, x0, #0x750
  405654:	mov	w2, #0x3c6                 	// #966
  405658:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40565c:	add	x1, x0, #0x6e8
  405660:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405664:	add	x0, x0, #0x708
  405668:	bl	4018b0 <__assert_fail@plt>
  40566c:	mov	x0, #0x0                   	// #0
  405670:	b	4058a4 <ferror@plt+0x3f64>
  405674:	ldr	x1, [sp, #24]
  405678:	ldr	x0, [sp, #56]
  40567c:	bl	401800 <strspn@plt>
  405680:	mov	x1, x0
  405684:	ldr	x0, [sp, #56]
  405688:	add	x0, x0, x1
  40568c:	str	x0, [sp, #56]
  405690:	ldr	x0, [sp, #56]
  405694:	ldrsb	w0, [x0]
  405698:	cmp	w0, #0x0
  40569c:	b.ne	4056b4 <ferror@plt+0x3d74>  // b.any
  4056a0:	ldr	x0, [sp, #40]
  4056a4:	ldr	x1, [sp, #56]
  4056a8:	str	x1, [x0]
  4056ac:	mov	x0, #0x0                   	// #0
  4056b0:	b	4058a4 <ferror@plt+0x3f64>
  4056b4:	ldr	w0, [sp, #20]
  4056b8:	cmp	w0, #0x0
  4056bc:	b.eq	4057d8 <ferror@plt+0x3e98>  // b.none
  4056c0:	ldr	x0, [sp, #56]
  4056c4:	ldrsb	w0, [x0]
  4056c8:	mov	w1, w0
  4056cc:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4056d0:	add	x0, x0, #0x718
  4056d4:	bl	401810 <strchr@plt>
  4056d8:	cmp	x0, #0x0
  4056dc:	b.eq	4057d8 <ferror@plt+0x3e98>  // b.none
  4056e0:	ldr	x0, [sp, #56]
  4056e4:	ldrsb	w0, [x0]
  4056e8:	strb	w0, [sp, #48]
  4056ec:	strb	wzr, [sp, #49]
  4056f0:	ldr	x0, [sp, #56]
  4056f4:	add	x0, x0, #0x1
  4056f8:	add	x1, sp, #0x30
  4056fc:	bl	405548 <ferror@plt+0x3c08>
  405700:	mov	x1, x0
  405704:	ldr	x0, [sp, #32]
  405708:	str	x1, [x0]
  40570c:	ldr	x0, [sp, #32]
  405710:	ldr	x0, [x0]
  405714:	add	x0, x0, #0x1
  405718:	ldr	x1, [sp, #56]
  40571c:	add	x0, x1, x0
  405720:	ldrsb	w0, [x0]
  405724:	cmp	w0, #0x0
  405728:	b.eq	40579c <ferror@plt+0x3e5c>  // b.none
  40572c:	ldr	x0, [sp, #32]
  405730:	ldr	x0, [x0]
  405734:	add	x0, x0, #0x1
  405738:	ldr	x1, [sp, #56]
  40573c:	add	x0, x1, x0
  405740:	ldrsb	w1, [x0]
  405744:	ldrsb	w0, [sp, #48]
  405748:	cmp	w1, w0
  40574c:	b.ne	40579c <ferror@plt+0x3e5c>  // b.any
  405750:	ldr	x0, [sp, #32]
  405754:	ldr	x0, [x0]
  405758:	add	x0, x0, #0x2
  40575c:	ldr	x1, [sp, #56]
  405760:	add	x0, x1, x0
  405764:	ldrsb	w0, [x0]
  405768:	cmp	w0, #0x0
  40576c:	b.eq	4057b0 <ferror@plt+0x3e70>  // b.none
  405770:	ldr	x0, [sp, #32]
  405774:	ldr	x0, [x0]
  405778:	add	x0, x0, #0x2
  40577c:	ldr	x1, [sp, #56]
  405780:	add	x0, x1, x0
  405784:	ldrsb	w0, [x0]
  405788:	mov	w1, w0
  40578c:	ldr	x0, [sp, #24]
  405790:	bl	401810 <strchr@plt>
  405794:	cmp	x0, #0x0
  405798:	b.ne	4057b0 <ferror@plt+0x3e70>  // b.any
  40579c:	ldr	x0, [sp, #40]
  4057a0:	ldr	x1, [sp, #56]
  4057a4:	str	x1, [x0]
  4057a8:	mov	x0, #0x0                   	// #0
  4057ac:	b	4058a4 <ferror@plt+0x3f64>
  4057b0:	ldr	x0, [sp, #56]
  4057b4:	add	x1, x0, #0x1
  4057b8:	str	x1, [sp, #56]
  4057bc:	ldr	x1, [sp, #32]
  4057c0:	ldr	x1, [x1]
  4057c4:	add	x1, x1, #0x2
  4057c8:	add	x1, x0, x1
  4057cc:	ldr	x0, [sp, #40]
  4057d0:	str	x1, [x0]
  4057d4:	b	4058a0 <ferror@plt+0x3f60>
  4057d8:	ldr	w0, [sp, #20]
  4057dc:	cmp	w0, #0x0
  4057e0:	b.eq	405870 <ferror@plt+0x3f30>  // b.none
  4057e4:	ldr	x1, [sp, #24]
  4057e8:	ldr	x0, [sp, #56]
  4057ec:	bl	405548 <ferror@plt+0x3c08>
  4057f0:	mov	x1, x0
  4057f4:	ldr	x0, [sp, #32]
  4057f8:	str	x1, [x0]
  4057fc:	ldr	x0, [sp, #32]
  405800:	ldr	x0, [x0]
  405804:	ldr	x1, [sp, #56]
  405808:	add	x0, x1, x0
  40580c:	ldrsb	w0, [x0]
  405810:	cmp	w0, #0x0
  405814:	b.eq	405854 <ferror@plt+0x3f14>  // b.none
  405818:	ldr	x0, [sp, #32]
  40581c:	ldr	x0, [x0]
  405820:	ldr	x1, [sp, #56]
  405824:	add	x0, x1, x0
  405828:	ldrsb	w0, [x0]
  40582c:	mov	w1, w0
  405830:	ldr	x0, [sp, #24]
  405834:	bl	401810 <strchr@plt>
  405838:	cmp	x0, #0x0
  40583c:	b.ne	405854 <ferror@plt+0x3f14>  // b.any
  405840:	ldr	x0, [sp, #40]
  405844:	ldr	x1, [sp, #56]
  405848:	str	x1, [x0]
  40584c:	mov	x0, #0x0                   	// #0
  405850:	b	4058a4 <ferror@plt+0x3f64>
  405854:	ldr	x0, [sp, #32]
  405858:	ldr	x0, [x0]
  40585c:	ldr	x1, [sp, #56]
  405860:	add	x1, x1, x0
  405864:	ldr	x0, [sp, #40]
  405868:	str	x1, [x0]
  40586c:	b	4058a0 <ferror@plt+0x3f60>
  405870:	ldr	x1, [sp, #24]
  405874:	ldr	x0, [sp, #56]
  405878:	bl	401890 <strcspn@plt>
  40587c:	mov	x1, x0
  405880:	ldr	x0, [sp, #32]
  405884:	str	x1, [x0]
  405888:	ldr	x0, [sp, #32]
  40588c:	ldr	x0, [x0]
  405890:	ldr	x1, [sp, #56]
  405894:	add	x1, x1, x0
  405898:	ldr	x0, [sp, #40]
  40589c:	str	x1, [x0]
  4058a0:	ldr	x0, [sp, #56]
  4058a4:	ldp	x29, x30, [sp], #64
  4058a8:	ret
  4058ac:	stp	x29, x30, [sp, #-48]!
  4058b0:	mov	x29, sp
  4058b4:	str	x0, [sp, #24]
  4058b8:	ldr	x0, [sp, #24]
  4058bc:	bl	4016e0 <fgetc@plt>
  4058c0:	str	w0, [sp, #44]
  4058c4:	ldr	w0, [sp, #44]
  4058c8:	cmn	w0, #0x1
  4058cc:	b.ne	4058d8 <ferror@plt+0x3f98>  // b.any
  4058d0:	mov	w0, #0x1                   	// #1
  4058d4:	b	4058e8 <ferror@plt+0x3fa8>
  4058d8:	ldr	w0, [sp, #44]
  4058dc:	cmp	w0, #0xa
  4058e0:	b.ne	4058b8 <ferror@plt+0x3f78>  // b.any
  4058e4:	mov	w0, #0x0                   	// #0
  4058e8:	ldp	x29, x30, [sp], #48
  4058ec:	ret
  4058f0:	stp	x29, x30, [sp, #-48]!
  4058f4:	mov	x29, sp
  4058f8:	str	x0, [sp, #24]
  4058fc:	ldr	x0, [sp, #24]
  405900:	bl	401690 <malloc@plt>
  405904:	str	x0, [sp, #40]
  405908:	ldr	x0, [sp, #40]
  40590c:	cmp	x0, #0x0
  405910:	b.ne	405934 <ferror@plt+0x3ff4>  // b.any
  405914:	ldr	x0, [sp, #24]
  405918:	cmp	x0, #0x0
  40591c:	b.eq	405934 <ferror@plt+0x3ff4>  // b.none
  405920:	ldr	x2, [sp, #24]
  405924:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405928:	add	x1, x0, #0x758
  40592c:	mov	w0, #0x1                   	// #1
  405930:	bl	401920 <err@plt>
  405934:	ldr	x0, [sp, #40]
  405938:	ldp	x29, x30, [sp], #48
  40593c:	ret
  405940:	stp	x29, x30, [sp, #-48]!
  405944:	mov	x29, sp
  405948:	str	x0, [sp, #24]
  40594c:	ldr	x0, [sp, #24]
  405950:	cmp	x0, #0x0
  405954:	b.ne	405978 <ferror@plt+0x4038>  // b.any
  405958:	adrp	x0, 406000 <ferror@plt+0x46c0>
  40595c:	add	x3, x0, #0x7d8
  405960:	mov	w2, #0x4a                  	// #74
  405964:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405968:	add	x1, x0, #0x778
  40596c:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405970:	add	x0, x0, #0x790
  405974:	bl	4018b0 <__assert_fail@plt>
  405978:	ldr	x0, [sp, #24]
  40597c:	bl	401700 <strdup@plt>
  405980:	str	x0, [sp, #40]
  405984:	ldr	x0, [sp, #40]
  405988:	cmp	x0, #0x0
  40598c:	b.ne	4059a0 <ferror@plt+0x4060>  // b.any
  405990:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405994:	add	x1, x0, #0x798
  405998:	mov	w0, #0x1                   	// #1
  40599c:	bl	401920 <err@plt>
  4059a0:	ldr	x0, [sp, #40]
  4059a4:	ldp	x29, x30, [sp], #48
  4059a8:	ret
  4059ac:	stp	x29, x30, [sp, #-64]!
  4059b0:	mov	x29, sp
  4059b4:	str	x19, [sp, #16]
  4059b8:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4059bc:	add	x0, x0, #0x7b0
  4059c0:	bl	4018d0 <getenv@plt>
  4059c4:	str	x0, [sp, #56]
  4059c8:	ldr	x0, [sp, #56]
  4059cc:	cmp	x0, #0x0
  4059d0:	b.ne	4059e0 <ferror@plt+0x40a0>  // b.any
  4059d4:	adrp	x0, 406000 <ferror@plt+0x46c0>
  4059d8:	add	x0, x0, #0x7b8
  4059dc:	str	x0, [sp, #56]
  4059e0:	ldr	x0, [sp, #56]
  4059e4:	bl	405940 <ferror@plt+0x4000>
  4059e8:	str	x0, [sp, #48]
  4059ec:	ldr	x0, [sp, #48]
  4059f0:	bl	4016f0 <__xpg_basename@plt>
  4059f4:	str	x0, [sp, #40]
  4059f8:	ldr	x0, [sp, #40]
  4059fc:	bl	401590 <strlen@plt>
  405a00:	add	x0, x0, #0x2
  405a04:	bl	4058f0 <ferror@plt+0x3fb0>
  405a08:	str	x0, [sp, #32]
  405a0c:	ldr	x0, [sp, #32]
  405a10:	mov	w1, #0x2d                  	// #45
  405a14:	strb	w1, [x0]
  405a18:	ldr	x0, [sp, #32]
  405a1c:	add	x0, x0, #0x1
  405a20:	ldr	x1, [sp, #40]
  405a24:	bl	401840 <strcpy@plt>
  405a28:	mov	x2, #0x0                   	// #0
  405a2c:	ldr	x1, [sp, #32]
  405a30:	ldr	x0, [sp, #56]
  405a34:	bl	4015e0 <execl@plt>
  405a38:	bl	4018c0 <__errno_location@plt>
  405a3c:	ldr	w0, [x0]
  405a40:	cmp	w0, #0x2
  405a44:	b.ne	405a50 <ferror@plt+0x4110>  // b.any
  405a48:	mov	w19, #0x7f                  	// #127
  405a4c:	b	405a54 <ferror@plt+0x4114>
  405a50:	mov	w19, #0x7e                  	// #126
  405a54:	adrp	x0, 406000 <ferror@plt+0x46c0>
  405a58:	add	x0, x0, #0x7c0
  405a5c:	bl	401900 <gettext@plt>
  405a60:	ldr	x2, [sp, #56]
  405a64:	mov	x1, x0
  405a68:	mov	w0, w19
  405a6c:	bl	401920 <err@plt>
  405a70:	stp	x29, x30, [sp, #-64]!
  405a74:	mov	x29, sp
  405a78:	stp	x19, x20, [sp, #16]
  405a7c:	adrp	x20, 417000 <ferror@plt+0x156c0>
  405a80:	add	x20, x20, #0xdf0
  405a84:	stp	x21, x22, [sp, #32]
  405a88:	adrp	x21, 417000 <ferror@plt+0x156c0>
  405a8c:	add	x21, x21, #0xde8
  405a90:	sub	x20, x20, x21
  405a94:	mov	w22, w0
  405a98:	stp	x23, x24, [sp, #48]
  405a9c:	mov	x23, x1
  405aa0:	mov	x24, x2
  405aa4:	bl	401518 <memcpy@plt-0x38>
  405aa8:	cmp	xzr, x20, asr #3
  405aac:	b.eq	405ad8 <ferror@plt+0x4198>  // b.none
  405ab0:	asr	x20, x20, #3
  405ab4:	mov	x19, #0x0                   	// #0
  405ab8:	ldr	x3, [x21, x19, lsl #3]
  405abc:	mov	x2, x24
  405ac0:	add	x19, x19, #0x1
  405ac4:	mov	x1, x23
  405ac8:	mov	w0, w22
  405acc:	blr	x3
  405ad0:	cmp	x20, x19
  405ad4:	b.ne	405ab8 <ferror@plt+0x4178>  // b.any
  405ad8:	ldp	x19, x20, [sp, #16]
  405adc:	ldp	x21, x22, [sp, #32]
  405ae0:	ldp	x23, x24, [sp, #48]
  405ae4:	ldp	x29, x30, [sp], #64
  405ae8:	ret
  405aec:	nop
  405af0:	ret
  405af4:	nop
  405af8:	adrp	x2, 418000 <ferror@plt+0x166c0>
  405afc:	mov	x1, #0x0                   	// #0
  405b00:	ldr	x2, [x2, #520]
  405b04:	b	401610 <__cxa_atexit@plt>
  405b08:	mov	x2, x1
  405b0c:	mov	x1, x0
  405b10:	mov	w0, #0x0                   	// #0
  405b14:	b	4018e0 <__xstat@plt>

Disassembly of section .fini:

0000000000405b18 <.fini>:
  405b18:	stp	x29, x30, [sp, #-16]!
  405b1c:	mov	x29, sp
  405b20:	ldp	x29, x30, [sp], #16
  405b24:	ret
