Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6f1e5660ccf443bb82b2c9b3c2f129a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot i2s_receiver_tb_behav xil_defaultlib.i2s_receiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2s_receiver
Compiling module xil_defaultlib.design_1_i2s_receiver_0_0
Compiling module xil_defaultlib.i2s_transceiver
Compiling module xil_defaultlib.design_1_i2s_transceiver_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.i2s_receiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2s_receiver_tb_behav
