## Hi there 👋

<!--<h1 align="center">I’m <strong>Sindhiya</strong></h1>

<p align="center">
Aspiring <strong>VLSI / RTL Design Engineer</strong><br>
Turning digital logic into working silicon 🧩⚡
</p>

---

### 🔧 Technical Skills

- **HDLs:** Verilog, basics of SystemVerilog  
- **Design:** ALU, FSM, Counters, Digital Logic Design  
- **Tools:** Vivado, ModelSim, EDA Playground  
- **Concepts:** Combinational & Sequential Circuits, FIFO, HDL Coding Styles  
- **Programming:** C Language basics  
- **OS & Tools:** Linux commands, Git & GitHub  

---

### 🚀 Current Projects

- 32-bit ALU Design in Verilog  
- RTL design mini-blocks for learning and portfolio enhancement  

---

### 📊 GitHub Stats  
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sindhiya&show_icons=true&theme=tokyonight" height="170" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Sindhiya&layout=compact&theme=tokyonight" height="170" />
</p>

---

### 🎯 Career Goal  
To contribute to **Digital Design / VLSI** domain as a Trainee RTL Engineer and grow into a skilled chip designer.

---

### 📫 Contact  
📍 India  
📧 Add your email here  

---

<p align="center">
Let’s build hardware that speaks logic! 😄  
</p>

**sindhiyasampath68-ux/sindhiyasampath68-ux** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
