

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1'
================================================================
* Date:           Sat Feb  1 13:08:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25380|    25380|  0.254 ms|  0.254 ms|  25380|  25380|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                                                                          |                                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |                                 Instance                                 |                             Module                             |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48          |CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3          |     1026|     1026|  10.260 us|  10.260 us|   1025|   1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56                |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL                |    19610|    19610|   0.196 ms|   0.196 ms|  19601|  19601|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |     4739|     4739|  47.390 us|  47.390 us|   4705|   4705|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       10|    39|    5479|    4889|    0|
|Memory           |       14|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     518|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       24|    39|    5488|    5407|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     2|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56                |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL                |        0|  21|  3418|  2490|    0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |       10|   9|  1216|  1442|    0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48          |CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3          |        0|   0|    36|   180|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U48                                        |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U49                                        |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U50                                        |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|   227|   214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U51                                         |fmul_32ns_32ns_32_3_max_dsp_1                                   |        0|   3|   128|   135|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                     |                                                                |       10|  39|  5479|  4889|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |IBRAM_U    |CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |OBRAM_U    |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_1_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_2_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_3_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_4_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_5_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                         |       14|  0|   0|    0|  5728|  224|     7|       183296|
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |IBRAM_address0    |  14|          3|   10|         30|
    |IBRAM_ce0         |  14|          3|    1|          3|
    |IBRAM_we0         |   9|          2|    1|          2|
    |OBRAM_1_address0  |  14|          3|   10|         30|
    |OBRAM_1_ce0       |  14|          3|    1|          3|
    |OBRAM_1_ce1       |   9|          2|    1|          2|
    |OBRAM_1_we0       |   9|          2|    1|          2|
    |OBRAM_2_address0  |  14|          3|   10|         30|
    |OBRAM_2_ce0       |  14|          3|    1|          3|
    |OBRAM_2_ce1       |   9|          2|    1|          2|
    |OBRAM_2_we0       |   9|          2|    1|          2|
    |OBRAM_3_address0  |  14|          3|   10|         30|
    |OBRAM_3_ce0       |  14|          3|    1|          3|
    |OBRAM_3_ce1       |   9|          2|    1|          2|
    |OBRAM_3_we0       |   9|          2|    1|          2|
    |OBRAM_4_address0  |  14|          3|   10|         30|
    |OBRAM_4_ce0       |  14|          3|    1|          3|
    |OBRAM_4_ce1       |   9|          2|    1|          2|
    |OBRAM_4_we0       |   9|          2|    1|          2|
    |OBRAM_5_address0  |  14|          3|   10|         30|
    |OBRAM_5_ce0       |  14|          3|    1|          3|
    |OBRAM_5_ce1       |   9|          2|    1|          2|
    |OBRAM_5_we0       |   9|          2|    1|          2|
    |OBRAM_address0    |  14|          3|   10|         30|
    |OBRAM_ce0         |  14|          3|    1|          3|
    |OBRAM_ce1         |   9|          2|    1|          2|
    |OBRAM_we0         |   9|          2|    1|          2|
    |ap_NS_fsm         |  37|          7|    1|          7|
    |grp_fu_77_ce      |  14|          3|    1|          3|
    |grp_fu_77_p0      |  14|          3|   32|         96|
    |grp_fu_77_p1      |  14|          3|   32|         96|
    |grp_fu_81_ce      |  14|          3|    1|          3|
    |grp_fu_81_p0      |  14|          3|   32|         96|
    |grp_fu_81_p1      |  14|          3|   32|         96|
    |grp_fu_85_ce      |  14|          3|    1|          3|
    |grp_fu_85_p0      |  14|          3|   32|         96|
    |grp_fu_85_p1      |  14|          3|   32|         96|
    |grp_fu_89_ce      |  14|          3|    1|          3|
    |grp_fu_89_p0      |  14|          3|   32|         96|
    |grp_fu_89_p1      |  14|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 518|        111|  351|       1044|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                         | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                              |  6|   0|    6|          0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56_ap_start_reg                |  1|   0|    1|          0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67_ap_start_reg  |  1|   0|    1|          0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48_ap_start_reg          |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                  |  9|   0|    9|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|input_layer_address0  |  out|   10|   ap_memory|          input_layer|         array|
|input_layer_ce0       |  out|    1|   ap_memory|          input_layer|         array|
|input_layer_q0        |   in|   32|   ap_memory|          input_layer|         array|
+----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (1.23ns)   --->   "%IBRAM = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:25]   --->   Operation 7 'alloca' 'IBRAM' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%OBRAM = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 8 'alloca' 'OBRAM' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%OBRAM_1 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 9 'alloca' 'OBRAM_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%OBRAM_2 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 10 'alloca' 'OBRAM_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%OBRAM_3 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 11 'alloca' 'OBRAM_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%OBRAM_4 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 12 'alloca' 'OBRAM_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%OBRAM_5 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 13 'alloca' 'OBRAM_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3, i32 %IBRAM, i32 %input_layer"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 15 [1/2] (1.65ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3, i32 %IBRAM, i32 %input_layer"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL, i32 %IBRAM, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL, i32 %IBRAM, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [../lenet5/hw_layers/image_convolution.cpp:109]   --->   Operation 21 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_layer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
IBRAM             (alloca       ) [ 0011100]
OBRAM             (alloca       ) [ 0011111]
OBRAM_1           (alloca       ) [ 0011111]
OBRAM_2           (alloca       ) [ 0011111]
OBRAM_3           (alloca       ) [ 0011111]
OBRAM_4           (alloca       ) [ 0011111]
OBRAM_5           (alloca       ) [ 0011111]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln109         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_layer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="IBRAM_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IBRAM/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="OBRAM_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="OBRAM_1_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="OBRAM_2_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM_2/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="OBRAM_3_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM_3/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="OBRAM_4_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM_4/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="OBRAM_5_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OBRAM_5/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 x_assign/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_1/7 exp2x/18 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add136_2/7 sub_i/22 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul_i/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="2" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_layer | {}
 - Input state : 
	Port: CONVOLUTION_LAYER_1 : input_layer | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                              Functional Unit                             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |     grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48     |    0    |    0    |  0.427  |    97   |   113   |    0    |
|   call   |        grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56        |    0    |    30   |  5.551  |   3288  |   2812  |    0    |
|          | grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67 |    10   |    18   |  3.465  |   1787  |   2103  |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                                 grp_fu_77                                |    0    |    2    |    0    |   227   |   214   |    0    |
|   fadd   |                                 grp_fu_81                                |    0    |    2    |    0    |   227   |   214   |    0    |
|          |                                 grp_fu_85                                |    0    |    2    |    0    |   227   |   214   |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                                 grp_fu_89                                |    0    |    3    |    0    |   128   |   135   |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                          |    10   |    57   |  9.443  |   5981  |   5805  |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| IBRAM |    2   |    0   |    0   |    0   |
| OBRAM |    2   |    0   |    0   |    0   |
|OBRAM_1|    2   |    0   |    0   |    0   |
|OBRAM_2|    2   |    0   |    0   |    0   |
|OBRAM_3|    2   |    0   |    0   |    0   |
|OBRAM_4|    2   |    0   |    0   |    0   |
|OBRAM_5|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   14   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   57   |    9   |  5981  |  5805  |    0   |
|   Memory  |   14   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   24   |   57   |    9   |  5981  |  5805  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
