Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Wed Jan 26 22:13:26 2022
| Host             : JAMES-FLOOR4 running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.455        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.282        |
| Device Static (W)        | 1.173        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        3 |       --- |             --- |
| CLB Logic                |     0.002 |     4217 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1411 |    425280 |            0.33 |
|   LUT as Shift Register  |    <0.001 |       47 |    213600 |            0.02 |
|   Register               |    <0.001 |     2156 |    850560 |            0.25 |
|   LUT as Distributed RAM |    <0.001 |       60 |    213600 |            0.03 |
|   CARRY8                 |    <0.001 |        8 |     53160 |            0.02 |
|   BUFG                   |    <0.001 |        1 |        64 |            1.56 |
|   Others                 |     0.000 |      160 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        2 |    425280 |           <0.01 |
| Signals                  |     0.002 |     3428 |       --- |             --- |
| I/O                      |     0.008 |       16 |       408 |            3.92 |
| GTY                      |     0.263 |        1 |        16 |            6.25 |
| PS8                      |     1.438 |        1 |       --- |             --- |
| Static Power             |     1.173 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     1.173 |          |           |                 |
| Total                    |     2.894 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.290 |       0.014 |      0.276 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.071 |       0.001 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.030 |       0.000 |      0.030 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.281 |       0.000 |      0.281 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.062 |       0.004 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCCINT_AMS |       0.850 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| DACAVCC    |       0.925 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| DACAVCCAUX |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT    |       2.500 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| ADCAVCC    |       0.925 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCCAUX |       1.800 |     0.050 |       0.000 |      0.050 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.066 |       0.021 |      0.046 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.198 |       0.174 |      0.024 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.022 |       0.019 |      0.003 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------------------------------------------+-----------------+
| Clock    | Domain                                                                                     | Constraint (ns) |
+----------+--------------------------------------------------------------------------------------------+-----------------+
| clk_pl_0 | top_level_block_wrapper_inst/top_level_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+--------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------+-----------+
| Name                                                                   | Power (W) |
+------------------------------------------------------------------------+-----------+
| top_level                                                              |     1.721 |
|   gtwizard_ultrascale_inst                                             |     0.263 |
|     inst                                                               |     0.263 |
|       gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst |     0.263 |
|   top_level_block_wrapper_inst                                         |     1.449 |
|     top_level_block_i                                                  |     1.449 |
|       axi_gpio_0                                                       |     0.001 |
|       ps8_0_axi_periph                                                 |     0.008 |
|       zynq_ultra_ps_e_0                                                |     1.439 |
+------------------------------------------------------------------------+-----------+


