#include <cross_env.h>
#include <nor_spi/nor_spif_core.h>

norsf_erase_cmd_t micron_erase_cmds_3b[] SECTION_NOR_SPIF_GEN2_PARAM = {
	{.a.cmd       = 0xD8,
	 .a.write_en  = 1,
	 .a.pdir      = norsf_ptx,
	 .a.cmode     = norsf_sio,
	 .a.amode     = norsf_sio,
	 .a.pmode     = norsf_sio,
	 .sz_b        = 64*1024,
	 .offset_lmt  = 0,
	 .to_us       = 3000*1000},
	{.a.cmd       = 0x20,
	 .a.write_en  = 1,
	 .a.pdir      = norsf_ptx,
	 .a.cmode     = norsf_sio,
	 .a.amode     = norsf_sio,
	 .a.pmode     = norsf_sio,
	 .sz_b        = 4*1024,
	 .offset_lmt  = 0,
	 .to_us       = 700*1000}};

/* 4B CMD SET */
norsf_erase_cmd_t micron_erase_cmds_4b_cmd[] SECTION_NOR_SPIF_GEN2_PARAM = {
	{.a.cmd       = 0xDC,
	 .a.write_en  = 1,
	 .a.pdir      = norsf_ptx,
	 .a.cmode     = norsf_sio,
	 .a.amode     = norsf_sio,
	 .a.pmode     = norsf_sio,
	 .sz_b        = 64*1024,
	 .offset_lmt  = 0,
	 .to_us       = 3000*1000},
	{.a.cmd       = 0x21,
	 .a.write_en  = 1,
	 .a.pdir      = norsf_ptx,
	 .a.cmode     = norsf_sio,
	 .a.amode     = norsf_sio,
	 .a.pmode     = norsf_sio,
	 .sz_b        = 4*1024,
	 .offset_lmt  = 0,
	 .to_us       = 700*1000}};


norsf_read_cmd_t micron_read_cmd_3b SECTION_NOR_SPIF_GEN2_PARAM = {
#if (NORSF_XREAD_EN == 1)
	.a.cmd      = 0xEB,
	.a.write_en = 0,
	.a.dummy_ck = 10,
	.a.pdir     = norsf_prx,
	.a.cmode    = norsf_sio,
	.a.amode    = norsf_qio,
	.a.pmode    = norsf_qio,

	.xread_en   = VZERO,    // no need to do Quad enable in Micron chip
	.xread_ex   = VZERO,
#else
	.a.cmd      = 0xBB,
	.a.write_en = 0,
	.a.dummy_ck = 8,
	.a.pdir     = norsf_prx,
	.a.cmode    = norsf_sio,
	.a.amode    = norsf_dio,
	.a.pmode    = norsf_dio,

	.xread_en   = VZERO,
	.xread_ex   = VZERO,
#endif
};

norsf_read_cmd_t micron_read_cmd_4b_cmd SECTION_NOR_SPIF_GEN2_PARAM = {
#if (NORSF_XREAD_EN == 1)
	.a.cmd      = 0xEC,
	.a.write_en = 0,
	.a.dummy_ck = 10,
	.a.pdir     = norsf_prx,
	.a.cmode    = norsf_sio,
	.a.amode    = norsf_qio,
	.a.pmode    = norsf_qio,

	.xread_en   = VZERO,    // no need to do Quad enable in Micron chip
	.xread_ex   = VZERO,
#else
	.a.cmd      = 0xBC,
	.a.write_en = 0,
	.a.dummy_ck = 8,
	.a.pdir     = norsf_prx,
	.a.cmode    = norsf_sio,
	.a.amode    = norsf_dio,
	.a.pmode    = norsf_dio,

	.xread_en   = VZERO,
	.xread_ex   = VZERO,
#endif
};

norsf_cmd_info_t micron_cmd_info_3b SECTION_NOR_SPIF_GEN2_PARAM = {
	.cerase = micron_erase_cmds_3b,

	.cerase_cmd_num = sizeof(micron_erase_cmds_3b)/sizeof(norsf_erase_cmd_t),

	.cprog_attr.cmd      = 0x02,
	.cprog_attr.pdir     = norsf_ptx,
	.cprog_attr.cmode    = norsf_sio,
	.cprog_attr.amode    = norsf_sio,
	.cprog_attr.pmode    = norsf_sio,
	.cprog_attr.write_en = 1,
	.cprog_attr.dummy_ck = 0,
	.cprog_to_us         = 6*1000,
	.cprog_lim_b         = 256,

	.cread = &micron_read_cmd_3b,
};

norsf_cmd_info_t micron_cmd_info_4b_cmd SECTION_NOR_SPIF_GEN2_PARAM = {
	.cerase = micron_erase_cmds_4b_cmd,

	.cerase_cmd_num = sizeof(micron_erase_cmds_4b_cmd)/sizeof(norsf_erase_cmd_t),

	.cprog_attr.cmd      = 0x12,
	.cprog_attr.pdir     = norsf_ptx,
	.cprog_attr.cmode    = norsf_sio,
	.cprog_attr.amode    = norsf_sio,
	.cprog_attr.pmode    = norsf_sio,
	.cprog_attr.write_en = 1,
	.cprog_attr.dummy_ck = 0,
	.cprog_to_us         = 6*1000,
	.cprog_lim_b         = 256,

	.cread = &micron_read_cmd_4b_cmd,
};

norsf_g2_info_t norsf_n25q64a_info SECTION_NOR_SPIF_GEN2_PARAM = {
	.num_chips       = 1,
	.sec_sz_b        = 4*1024,   /* Set to the sector size for UBoot or Linux */
	.size_per_chip_b = 8*1024*1024, /* Set to 0 for auto-size detection. */
	.addr_mode       = norsf_3b_addr,
	.arch_wip        = norsf_cmn_arch_wip,
	.arch_erase      = norsf_cmn_arch_erase,
	.arch_read       = norsf_cmn_arch_read,
	.arch_prog       = norsf_cmn_arch_prog,
	.cmd_info        = &micron_cmd_info_3b,
};

norsf_g2_info_t norsf_n25q128a_info SECTION_NOR_SPIF_GEN2_PARAM = {
	.num_chips       = 1,
	.sec_sz_b        = 4*1024,   /* Set to the sector size for UBoot or Linux */
	.size_per_chip_b = 16*1024*1024, /* Set to 0 for auto-size detection. */
	.addr_mode       = norsf_3b_addr,
	.arch_wip        = norsf_cmn_arch_wip,
	.arch_erase      = norsf_cmn_arch_erase,
	.arch_read       = norsf_cmn_arch_read,
	.arch_prog       = norsf_cmn_arch_prog,
	.cmd_info        = &micron_cmd_info_3b,
};

norsf_g2_info_t norsf_mt25ql256aba8esf_info_4b_cmd SECTION_NOR_SPIF_GEN2_PARAM = {
	.num_chips       = 1,
	.sec_sz_b        = 4*1024,   /* Set to the sector size for UBoot or Linux */
	.size_per_chip_b = 32*1024*1024, /* Set to 0 for auto-size detection. */
	.addr_mode       = norsf_4b_cmd,
	.arch_wip        = norsf_cmn_arch_wip,
	.arch_erase      = norsf_cmn_arch_erase,
	.arch_read       = norsf_cmn_arch_read,
	.arch_prog       = norsf_cmn_arch_prog,
	.cmd_info        = &micron_cmd_info_4b_cmd,
};

norsf_g2_info_t norsf_mt25ql512aba8esf_info_4b_cmd = {
	.num_chips      = 1,
	.sec_sz_b       = 4*1024,   /* Set to the sector size for UBoot or Linux */
	.size_per_chip_b= 64*1024*1024, /* Set to 0 for auto-size detection. */
	.addr_mode      = norsf_4b_cmd,
	.arch_wip       = norsf_cmn_arch_wip,
	.arch_erase     = norsf_cmn_arch_erase,
	.arch_read      = norsf_cmn_arch_read,
	.arch_prog      = norsf_cmn_arch_prog,
	.cmd_info       = &micron_cmd_info_4b_cmd,
};


SECTION_NOR_SPIF_GEN2_CORE
__attribute__ ((unused))
static u8_t norsf_micron_rdsr(u32_t chip_sel) {
	u8_t _status;
	nsf_trx_attr_t attr = {
		.cmd      = 0x05,
		.cs       = chip_sel,
		.plen_b   = 1,
		.write_en = 0,
		.dummy_ck = 0,
		.pdir     = norsf_prx,
		.cmode    = norsf_sio,
		.amode    = norsf_sio,
		.pmode    = norsf_sio,
	};
	norsf_compound_cmd(-1, &_status, attr, VZERO);
	return _status;
}

SECTION_NOR_SPIF_GEN2_CORE
__attribute__ ((unused))
static void norsf_micron_wrsr(u32_t chip_sel, u8_t status) {
	nsf_trx_attr_t attr = {
		.cmd      = 0x01,
		.cs       = chip_sel,
		.plen_b   = 1,
		.write_en = 1,
		.dummy_ck = 0,
		.pdir     = norsf_ptx,
		.cmode    = norsf_sio,
		.amode    = norsf_sio,
		.pmode    = norsf_sio,
	};
	norsf_wip_info_t wi = {
		.to_c = -1,
		.wip = norsf_cmn_arch_wip,
	};
	norsf_compound_cmd(-1, &status, attr, &wi);
	return;
}

SECTION_NOR_SPIF_GEN2_MISC
norsf_g2_info_t *norsf_micron_probe(void) {
	u32_t norsf_id = norsf_rdid(0);
	norsf_g2_info_t *res = VZERO;

	switch (norsf_id) {
	case 0x20BA17:
		res = &norsf_n25q64a_info;
		break;
	case 0x20BA18:
		res = &norsf_n25q128a_info;
		break;
	case 0x20BA19:
		res = &norsf_mt25ql256aba8esf_info_4b_cmd;
		break;        
	case 0x20BA20:
		res = &norsf_mt25ql512aba8esf_info_4b_cmd;
		break;
	default:
		break;
	}

	if (res) {
		puts("MICRON/");
	}
	return res;
}

REG_NOR_SPIF_PROBE_FUNC(norsf_micron_probe);
