{
    "block_comment": "This block handles the design of a delay counter in a synchronous system. Upon the positive edge (rising) of the clock ('clk'), the memory output ('mem_out_dec') is stored onto the decrement counter ('dec_cnt') with a delay of 'TCQ'."
}