<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_1.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_1" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_timing_adapter_1.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_1" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_002.v"
   type="VERILOG"
   library="avalon_st_adapter_002" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/packet_presence_detection.sv"
   type="SYSTEM_VERILOG"
   library="packet_presence_detection_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/short_shift.v"
   type="VERILOG"
   library="packet_presence_detection_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/long_shift.v"
   type="VERILOG"
   library="packet_presence_detection_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/auk_dspip_roundsat_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_nativelink.tcl"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_msim.tcl"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_tb.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_mlab.m"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_model.m"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_coef_int.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_input.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp_fir_compiler_ii_0_param.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/fifo2avs.v"
   type="VERILOG"
   library="FIFO2AVS_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/avs2fifo.v"
   type="VERILOG"
   library="AVS2FIFO_0" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="lms_dsp_inst_reset_bfm" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="lms_dsp_inst_ppd_bfm" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="lms_dsp_inst_fifo_out_bfm" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="lms_dsp_inst_fifo_in_bfm" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="lms_dsp_inst_clk_bfm" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/submodules/lms_dsp.v"
   type="VERILOG"
   library="lms_dsp_inst" />
 <file
   path="lms_dsp/testbench/lms_dsp_tb/simulation/lms_dsp_tb.v"
   type="VERILOG" />
 <topLevel name="lms_dsp_tb" />
 <deviceFamily name="max10" />
</simPackage>
