
Lab 4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001104  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001298  080012a0  000112a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001298  08001298  000112a0  2**0
                  CONTENTS
  4 .ARM          00000000  08001298  08001298  000112a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001298  080012a0  000112a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001298  08001298  00011298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800129c  0800129c  0001129c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000112a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000000  080012a0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  080012a0  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000186f  00000000  00000000  000112d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000543  00000000  00000000  00012b3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000e0  00000000  00000000  00013088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000098  00000000  00000000  00013168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000d603  00000000  00000000  00013200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000016b3  00000000  00000000  00020803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00050400  00000000  00000000  00021eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000722b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000230  00000000  00000000  0007230c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001280 	.word	0x08001280

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08001280 	.word	0x08001280

080001d4 <DMA_INIT>:
#include "DMA.h"
unsigned int src[100];
unsigned int dst[100];

DMA_OBJ DMASTRUCT;
void DMA_INIT(){
 80001d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af06      	add	r7, sp, #24

		DMASTRUCT.LINE = DMA2_LINE;
 80001da:	4b29      	ldr	r3, [pc, #164]	; (8000280 <DMA_INIT+0xac>)
 80001dc:	2202      	movs	r2, #2
 80001de:	701a      	strb	r2, [r3, #0]
		DMASTRUCT.STREAM =STREAM0;
 80001e0:	4b27      	ldr	r3, [pc, #156]	; (8000280 <DMA_INIT+0xac>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	705a      	strb	r2, [r3, #1]
		DMASTRUCT.CHANNAL=CHANNAL0;
 80001e6:	4b26      	ldr	r3, [pc, #152]	; (8000280 <DMA_INIT+0xac>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	709a      	strb	r2, [r3, #2]
		DMASTRUCT.DIR =MEMORY_MEMORY;
 80001ec:	4b24      	ldr	r3, [pc, #144]	; (8000280 <DMA_INIT+0xac>)
 80001ee:	2202      	movs	r2, #2
 80001f0:	715a      	strb	r2, [r3, #5]
		DMASTRUCT.DMDIS=FIFO_MODE;
 80001f2:	4b23      	ldr	r3, [pc, #140]	; (8000280 <DMA_INIT+0xac>)
 80001f4:	2201      	movs	r2, #1
 80001f6:	745a      	strb	r2, [r3, #17]
		DMASTRUCT.MSIZE=WORD;
 80001f8:	4b21      	ldr	r3, [pc, #132]	; (8000280 <DMA_INIT+0xac>)
 80001fa:	2202      	movs	r2, #2
 80001fc:	70da      	strb	r2, [r3, #3]
		DMASTRUCT.PSIZE=WORD;
 80001fe:	4b20      	ldr	r3, [pc, #128]	; (8000280 <DMA_INIT+0xac>)
 8000200:	2202      	movs	r2, #2
 8000202:	711a      	strb	r2, [r3, #4]
		DMASTRUCT.MINC=INCREMENT;
 8000204:	4b1e      	ldr	r3, [pc, #120]	; (8000280 <DMA_INIT+0xac>)
 8000206:	2201      	movs	r2, #1
 8000208:	755a      	strb	r2, [r3, #21]
		DMASTRUCT.PINC=INCREMENT;
 800020a:	4b1d      	ldr	r3, [pc, #116]	; (8000280 <DMA_INIT+0xac>)
 800020c:	2201      	movs	r2, #1
 800020e:	74da      	strb	r2, [r3, #19]
		DMASTRUCT.PL= VERY_HIGH;
 8000210:	4b1b      	ldr	r3, [pc, #108]	; (8000280 <DMA_INIT+0xac>)
 8000212:	2203      	movs	r2, #3
 8000214:	719a      	strb	r2, [r3, #6]
		DMASTRUCT.FTH =FULL;
 8000216:	4b1a      	ldr	r3, [pc, #104]	; (8000280 <DMA_INIT+0xac>)
 8000218:	2203      	movs	r2, #3
 800021a:	749a      	strb	r2, [r3, #18]
		DMASTRUCT.MBURST=SINGLE;
 800021c:	4b18      	ldr	r3, [pc, #96]	; (8000280 <DMA_INIT+0xac>)
 800021e:	2200      	movs	r2, #0
 8000220:	725a      	strb	r2, [r3, #9]
		DMASTRUCT.PBURST=SINGLE;
 8000222:	4b17      	ldr	r3, [pc, #92]	; (8000280 <DMA_INIT+0xac>)
 8000224:	2200      	movs	r2, #0
 8000226:	729a      	strb	r2, [r3, #10]
		DMASTRUCT. PreipheralAddress =src;
 8000228:	4b15      	ldr	r3, [pc, #84]	; (8000280 <DMA_INIT+0xac>)
 800022a:	4a16      	ldr	r2, [pc, #88]	; (8000284 <DMA_INIT+0xb0>)
 800022c:	625a      	str	r2, [r3, #36]	; 0x24
		DMASTRUCT.Memory0Address =dst;
 800022e:	4b14      	ldr	r3, [pc, #80]	; (8000280 <DMA_INIT+0xac>)
 8000230:	4a15      	ldr	r2, [pc, #84]	; (8000288 <DMA_INIT+0xb4>)
 8000232:	61da      	str	r2, [r3, #28]
		DMASTRUCT.PINCOS = INCREMENT;
 8000234:	4b12      	ldr	r3, [pc, #72]	; (8000280 <DMA_INIT+0xac>)
 8000236:	2201      	movs	r2, #1
 8000238:	751a      	strb	r2, [r3, #20]
		DMASTRUCT.numOfTransfare=sizeof(src)/sizeof(unsigned int);
 800023a:	4b11      	ldr	r3, [pc, #68]	; (8000280 <DMA_INIT+0xac>)
 800023c:	2264      	movs	r2, #100	; 0x64
 800023e:	831a      	strh	r2, [r3, #24]
		DMA_EnableClock(DMASTRUCT);
 8000240:	4e0f      	ldr	r6, [pc, #60]	; (8000280 <DMA_INIT+0xac>)
 8000242:	466d      	mov	r5, sp
 8000244:	f106 0410 	add.w	r4, r6, #16
 8000248:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800024a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800024c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000250:	e885 0003 	stmia.w	r5, {r0, r1}
 8000254:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000258:	f000 f89a 	bl	8000390 <DMA_EnableClock>
		DMA_Configuration(DMASTRUCT);
 800025c:	4e08      	ldr	r6, [pc, #32]	; (8000280 <DMA_INIT+0xac>)
 800025e:	466d      	mov	r5, sp
 8000260:	f106 0410 	add.w	r4, r6, #16
 8000264:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000266:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000268:	e894 0003 	ldmia.w	r4, {r0, r1}
 800026c:	e885 0003 	stmia.w	r5, {r0, r1}
 8000270:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000274:	f000 f8b4 	bl	80003e0 <DMA_Configuration>
}
 8000278:	bf00      	nop
 800027a:	3704      	adds	r7, #4
 800027c:	46bd      	mov	sp, r7
 800027e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000280:	2000001c 	.word	0x2000001c
 8000284:	200001d4 	.word	0x200001d4
 8000288:	20000044 	.word	0x20000044

0800028c <main>:
int main(void) {
 800028c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028e:	b089      	sub	sp, #36	; 0x24
 8000290:	af06      	add	r7, sp, #24
	GPIO_EnableClock('A');
 8000292:	2041      	movs	r0, #65	; 0x41
 8000294:	f000 fe86 	bl	8000fa4 <GPIO_EnableClock>
	GPIO_Init( 'A', 0, OUTPUT, PUSH_PULL);
 8000298:	2300      	movs	r3, #0
 800029a:	2201      	movs	r2, #1
 800029c:	2100      	movs	r1, #0
 800029e:	2041      	movs	r0, #65	; 0x41
 80002a0:	f000 fea2 	bl	8000fe8 <GPIO_Init>
	for(int i = 1; i <= 100; i++)
 80002a4:	2301      	movs	r3, #1
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	e012      	b.n	80002d0 <main+0x44>
	  {
	    src[i-1] = i * 100;
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2264      	movs	r2, #100	; 0x64
 80002ae:	fb02 f203 	mul.w	r2, r2, r3
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	3b01      	subs	r3, #1
 80002b6:	4611      	mov	r1, r2
 80002b8:	4a14      	ldr	r2, [pc, #80]	; (800030c <main+0x80>)
 80002ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    dst[i-1] =0;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	3b01      	subs	r3, #1
 80002c2:	4a13      	ldr	r2, [pc, #76]	; (8000310 <main+0x84>)
 80002c4:	2100      	movs	r1, #0
 80002c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 1; i <= 100; i++)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	3301      	adds	r3, #1
 80002ce:	607b      	str	r3, [r7, #4]
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2b64      	cmp	r3, #100	; 0x64
 80002d4:	dde9      	ble.n	80002aa <main+0x1e>
	  }

	DMA_INIT();
 80002d6:	f7ff ff7d 	bl	80001d4 <DMA_INIT>
	DMA_BeginTransport(DMASTRUCT);
 80002da:	4e0e      	ldr	r6, [pc, #56]	; (8000314 <main+0x88>)
 80002dc:	466d      	mov	r5, sp
 80002de:	f106 0410 	add.w	r4, r6, #16
 80002e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80002e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80002e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80002ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80002ee:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80002f2:	f000 fe0b 	bl	8000f0c <DMA_BeginTransport>
	while(1){
	if(dst[0] !=0){
 80002f6:	4b06      	ldr	r3, [pc, #24]	; (8000310 <main+0x84>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d0fb      	beq.n	80002f6 <main+0x6a>
		GPIO_WritePin('A',0, 1);
 80002fe:	2201      	movs	r2, #1
 8000300:	2100      	movs	r1, #0
 8000302:	2041      	movs	r0, #65	; 0x41
 8000304:	f000 ff20 	bl	8001148 <GPIO_WritePin>
	if(dst[0] !=0){
 8000308:	e7f5      	b.n	80002f6 <main+0x6a>
 800030a:	bf00      	nop
 800030c:	200001d4 	.word	0x200001d4
 8000310:	20000044 	.word	0x20000044
 8000314:	2000001c 	.word	0x2000001c

08000318 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800031c:	4b06      	ldr	r3, [pc, #24]	; (8000338 <SystemInit+0x20>)
 800031e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000322:	4a05      	ldr	r2, [pc, #20]	; (8000338 <SystemInit+0x20>)
 8000324:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000328:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800032c:	bf00      	nop
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800033c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000374 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000340:	480d      	ldr	r0, [pc, #52]	; (8000378 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000342:	490e      	ldr	r1, [pc, #56]	; (800037c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000344:	4a0e      	ldr	r2, [pc, #56]	; (8000380 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000348:	e002      	b.n	8000350 <LoopCopyDataInit>

0800034a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800034c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034e:	3304      	adds	r3, #4

08000350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000354:	d3f9      	bcc.n	800034a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000356:	4a0b      	ldr	r2, [pc, #44]	; (8000384 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000358:	4c0b      	ldr	r4, [pc, #44]	; (8000388 <LoopFillZerobss+0x26>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800035c:	e001      	b.n	8000362 <LoopFillZerobss>

0800035e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000360:	3204      	adds	r2, #4

08000362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000364:	d3fb      	bcc.n	800035e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000366:	f7ff ffd7 	bl	8000318 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800036a:	f000 ff65 	bl	8001238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800036e:	f7ff ff8d 	bl	800028c <main>
  bx  lr    
 8000372:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000374:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800037c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000380:	080012a0 	.word	0x080012a0
  ldr r2, =_sbss
 8000384:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000388:	20000364 	.word	0x20000364

0800038c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800038c:	e7fe      	b.n	800038c <ADC_IRQHandler>
	...

08000390 <DMA_EnableClock>:
#include "DMA.h"
#include "stm32f401xc.h"
#include "stm32f401cc_interface.h"

void DMA_EnableClock(DMA_OBJ DMA_struct) {
 8000390:	b084      	sub	sp, #16
 8000392:	b480      	push	{r7}
 8000394:	b083      	sub	sp, #12
 8000396:	af00      	add	r7, sp, #0
 8000398:	f107 0c10 	add.w	ip, r7, #16
 800039c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	unsigned char line = DMA_struct.LINE;
 80003a0:	7c3b      	ldrb	r3, [r7, #16]
 80003a2:	71fb      	strb	r3, [r7, #7]
  switch (line) {
 80003a4:	79fb      	ldrb	r3, [r7, #7]
 80003a6:	2b01      	cmp	r3, #1
 80003a8:	d002      	beq.n	80003b0 <DMA_EnableClock+0x20>
 80003aa:	2b02      	cmp	r3, #2
 80003ac:	d007      	beq.n	80003be <DMA_EnableClock+0x2e>
      break;
    case 2:
      RCC_AHB1ENR |= (1 << 22);
      break;
    default:
      break;
 80003ae:	e00d      	b.n	80003cc <DMA_EnableClock+0x3c>
      RCC_AHB1ENR |= (1 << 21);
 80003b0:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <DMA_EnableClock+0x4c>)
 80003b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b4:	4a09      	ldr	r2, [pc, #36]	; (80003dc <DMA_EnableClock+0x4c>)
 80003b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003ba:	6313      	str	r3, [r2, #48]	; 0x30
      break;
 80003bc:	e006      	b.n	80003cc <DMA_EnableClock+0x3c>
      RCC_AHB1ENR |= (1 << 22);
 80003be:	4b07      	ldr	r3, [pc, #28]	; (80003dc <DMA_EnableClock+0x4c>)
 80003c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c2:	4a06      	ldr	r2, [pc, #24]	; (80003dc <DMA_EnableClock+0x4c>)
 80003c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003c8:	6313      	str	r3, [r2, #48]	; 0x30
      break;
 80003ca:	bf00      	nop
  }
}
 80003cc:	bf00      	nop
 80003ce:	370c      	adds	r7, #12
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	b004      	add	sp, #16
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	40023800 	.word	0x40023800

080003e0 <DMA_Configuration>:


void DMA_Configuration(DMA_OBJ DMA_struct){
 80003e0:	b084      	sub	sp, #16
 80003e2:	b480      	push	{r7}
 80003e4:	b087      	sub	sp, #28
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	f107 0c20 	add.w	ip, r7, #32
 80003ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	unsigned int TEIFbit;
	//direct mode error
	unsigned int DMEIFbit;
	//fifo error
	unsigned int FEIFbit;
	switch(DMA_struct.STREAM){
 80003f0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80003f4:	2b07      	cmp	r3, #7
 80003f6:	d83f      	bhi.n	8000478 <DMA_Configuration+0x98>
 80003f8:	a201      	add	r2, pc, #4	; (adr r2, 8000400 <DMA_Configuration+0x20>)
 80003fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003fe:	bf00      	nop
 8000400:	08000421 	.word	0x08000421
 8000404:	08000437 	.word	0x08000437
 8000408:	0800044d 	.word	0x0800044d
 800040c:	08000463 	.word	0x08000463
 8000410:	08000421 	.word	0x08000421
 8000414:	08000437 	.word	0x08000437
 8000418:	0800044d 	.word	0x0800044d
 800041c:	08000463 	.word	0x08000463
		case 0:
		case 4:
			interrubtBitTC = 5;
 8000420:	2305      	movs	r3, #5
 8000422:	617b      	str	r3, [r7, #20]
			HTIFbit = 4;
 8000424:	2304      	movs	r3, #4
 8000426:	613b      	str	r3, [r7, #16]
			TEIFbit = 3;
 8000428:	2303      	movs	r3, #3
 800042a:	60fb      	str	r3, [r7, #12]
			DMEIFbit = 2;
 800042c:	2302      	movs	r3, #2
 800042e:	60bb      	str	r3, [r7, #8]
			FEIFbit =0;
 8000430:	2300      	movs	r3, #0
 8000432:	607b      	str	r3, [r7, #4]
			break;
 8000434:	e020      	b.n	8000478 <DMA_Configuration+0x98>
		case 1:
		case 5:
			interrubtBitTC = 11;
 8000436:	230b      	movs	r3, #11
 8000438:	617b      	str	r3, [r7, #20]
			HTIFbit = 10;
 800043a:	230a      	movs	r3, #10
 800043c:	613b      	str	r3, [r7, #16]
			TEIFbit = 9;
 800043e:	2309      	movs	r3, #9
 8000440:	60fb      	str	r3, [r7, #12]
			DMEIFbit = 8;
 8000442:	2308      	movs	r3, #8
 8000444:	60bb      	str	r3, [r7, #8]
			FEIFbit =6;
 8000446:	2306      	movs	r3, #6
 8000448:	607b      	str	r3, [r7, #4]

			break;
 800044a:	e015      	b.n	8000478 <DMA_Configuration+0x98>
		case 2:
		case 6:
			interrubtBitTC = 21;
 800044c:	2315      	movs	r3, #21
 800044e:	617b      	str	r3, [r7, #20]
			HTIFbit = 20;
 8000450:	2314      	movs	r3, #20
 8000452:	613b      	str	r3, [r7, #16]
			TEIFbit = 19;
 8000454:	2313      	movs	r3, #19
 8000456:	60fb      	str	r3, [r7, #12]
			DMEIFbit = 18;
 8000458:	2312      	movs	r3, #18
 800045a:	60bb      	str	r3, [r7, #8]
			FEIFbit =16;
 800045c:	2310      	movs	r3, #16
 800045e:	607b      	str	r3, [r7, #4]

			break;
 8000460:	e00a      	b.n	8000478 <DMA_Configuration+0x98>
		case 3:
		case 7:
			interrubtBitTC = 27;
 8000462:	231b      	movs	r3, #27
 8000464:	617b      	str	r3, [r7, #20]
			HTIFbit = 26;
 8000466:	231a      	movs	r3, #26
 8000468:	613b      	str	r3, [r7, #16]
			TEIFbit = 25;
 800046a:	2319      	movs	r3, #25
 800046c:	60fb      	str	r3, [r7, #12]
			DMEIFbit = 24;
 800046e:	2318      	movs	r3, #24
 8000470:	60bb      	str	r3, [r7, #8]
			FEIFbit =22;
 8000472:	2316      	movs	r3, #22
 8000474:	607b      	str	r3, [r7, #4]
			break;
 8000476:	bf00      	nop
	}
	//switch to DMA LINE
	switch(DMA_struct.LINE){
 8000478:	f897 3020 	ldrb.w	r3, [r7, #32]
 800047c:	2b01      	cmp	r3, #1
 800047e:	d004      	beq.n	800048a <DMA_Configuration+0xaa>
 8000480:	2b02      	cmp	r3, #2
 8000482:	f000 8297 	beq.w	80009b4 <DMA_Configuration+0x5d4>
				//SETBIT(DMAn_HISR(DMA2) , DMEIFbit);
				//SETBIT(DMAn_HISR(DMA2) , FEIFbit);
			}
			break;
		default:
			break;
 8000486:	f000 bd36 	b.w	8000ef6 <DMA_Configuration+0xb16>
			CLEARBIT(DMAn_SxCR(DMA1, DMA_struct.STREAM),0);
 800048a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800048e:	461a      	mov	r2, r3
 8000490:	4613      	mov	r3, r2
 8000492:	005b      	lsls	r3, r3, #1
 8000494:	4413      	add	r3, r2
 8000496:	00db      	lsls	r3, r3, #3
 8000498:	3310      	adds	r3, #16
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80004a0:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80004aa:	4619      	mov	r1, r3
 80004ac:	460b      	mov	r3, r1
 80004ae:	005b      	lsls	r3, r3, #1
 80004b0:	440b      	add	r3, r1
 80004b2:	00db      	lsls	r3, r3, #3
 80004b4:	3310      	adds	r3, #16
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80004bc:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80004c0:	f022 0201 	bic.w	r2, r2, #1
 80004c4:	601a      	str	r2, [r3, #0]
			if(DMA_struct.STREAM <=3){
 80004c6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80004ca:	2b03      	cmp	r3, #3
 80004cc:	d804      	bhi.n	80004d8 <DMA_Configuration+0xf8>
				CLEARBITS(DMAn_LISR(DMA1),0,0x00000000);
 80004ce:	4bab      	ldr	r3, [pc, #684]	; (800077c <DMA_Configuration+0x39c>)
 80004d0:	4aaa      	ldr	r2, [pc, #680]	; (800077c <DMA_Configuration+0x39c>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	6013      	str	r3, [r2, #0]
 80004d6:	e003      	b.n	80004e0 <DMA_Configuration+0x100>
				CLEARBITS(DMAn_HISR(DMA1),0,0x00000000);
 80004d8:	4ba9      	ldr	r3, [pc, #676]	; (8000780 <DMA_Configuration+0x3a0>)
 80004da:	4aa9      	ldr	r2, [pc, #676]	; (8000780 <DMA_Configuration+0x3a0>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	6013      	str	r3, [r2, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),25,DMA_struct.CHANNAL);
 80004e0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80004e4:	461a      	mov	r2, r3
 80004e6:	4613      	mov	r3, r2
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	4413      	add	r3, r2
 80004ec:	00db      	lsls	r3, r3, #3
 80004ee:	3310      	adds	r3, #16
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80004f6:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80004fa:	6819      	ldr	r1, [r3, #0]
 80004fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000500:	065a      	lsls	r2, r3, #25
 8000502:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000506:	4618      	mov	r0, r3
 8000508:	4603      	mov	r3, r0
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	4403      	add	r3, r0
 800050e:	00db      	lsls	r3, r3, #3
 8000510:	3310      	adds	r3, #16
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000518:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800051c:	430a      	orrs	r2, r1
 800051e:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxNDTR(DMA1, DMA_struct.STREAM),0,DMA_struct.numOfTransfare);
 8000520:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000524:	461a      	mov	r2, r3
 8000526:	4613      	mov	r3, r2
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	4413      	add	r3, r2
 800052c:	00db      	lsls	r3, r3, #3
 800052e:	3314      	adds	r3, #20
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000536:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800053a:	681a      	ldr	r2, [r3, #0]
 800053c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800053e:	4618      	mov	r0, r3
 8000540:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000544:	4619      	mov	r1, r3
 8000546:	460b      	mov	r3, r1
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	440b      	add	r3, r1
 800054c:	00db      	lsls	r3, r3, #3
 800054e:	3314      	adds	r3, #20
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000556:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800055a:	4302      	orrs	r2, r0
 800055c:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxPAR(DMA1, DMA_struct.STREAM),0,DMA_struct. PreipheralAddress);
 800055e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000562:	3301      	adds	r3, #1
 8000564:	461a      	mov	r2, r3
 8000566:	4613      	mov	r3, r2
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	4413      	add	r3, r2
 800056c:	015b      	lsls	r3, r3, #5
 800056e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000572:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800057a:	4618      	mov	r0, r3
 800057c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000580:	3301      	adds	r3, #1
 8000582:	4619      	mov	r1, r3
 8000584:	460b      	mov	r3, r1
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	440b      	add	r3, r1
 800058a:	015b      	lsls	r3, r3, #5
 800058c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000590:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000594:	4302      	orrs	r2, r0
 8000596:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxM0AR(DMA1, DMA_struct.STREAM),0,DMA_struct.Memory0Address);
 8000598:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800059c:	461a      	mov	r2, r3
 800059e:	4613      	mov	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	4413      	add	r3, r2
 80005a4:	00db      	lsls	r3, r3, #3
 80005a6:	331c      	adds	r3, #28
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80005ae:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80005b6:	4618      	mov	r0, r3
 80005b8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80005bc:	4619      	mov	r1, r3
 80005be:	460b      	mov	r3, r1
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	440b      	add	r3, r1
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	331c      	adds	r3, #28
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80005ce:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80005d2:	4302      	orrs	r2, r0
 80005d4:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),16,DMA_struct.PL);
 80005d6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80005da:	461a      	mov	r2, r3
 80005dc:	4613      	mov	r3, r2
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	4413      	add	r3, r2
 80005e2:	00db      	lsls	r3, r3, #3
 80005e4:	3310      	adds	r3, #16
 80005e6:	009b      	lsls	r3, r3, #2
 80005e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80005ec:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80005f0:	6819      	ldr	r1, [r3, #0]
 80005f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80005f6:	041a      	lsls	r2, r3, #16
 80005f8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80005fc:	4618      	mov	r0, r3
 80005fe:	4603      	mov	r3, r0
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	4403      	add	r3, r0
 8000604:	00db      	lsls	r3, r3, #3
 8000606:	3310      	adds	r3, #16
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800060e:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000612:	430a      	orrs	r2, r1
 8000614:	601a      	str	r2, [r3, #0]
			if((DMA_struct.DIR != MEMORY_MEMORY) &&(DMA_struct.DMDIS == FIFO_MODE)){
 8000616:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800061a:	2b02      	cmp	r3, #2
 800061c:	d004      	beq.n	8000628 <DMA_Configuration+0x248>
 800061e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000622:	2b01      	cmp	r3, #1
 8000624:	f000 8460 	beq.w	8000ee8 <DMA_Configuration+0xb08>
				SETBITS(DMAn_SxFCR(DMA1, DMA_struct.STREAM),2,DMA_struct.DMDIS);
 8000628:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800062c:	3301      	adds	r3, #1
 800062e:	461a      	mov	r2, r3
 8000630:	4613      	mov	r3, r2
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	4413      	add	r3, r2
 8000636:	011b      	lsls	r3, r3, #4
 8000638:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800063c:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000640:	6819      	ldr	r1, [r3, #0]
 8000642:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000646:	009a      	lsls	r2, r3, #2
 8000648:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800064c:	3301      	adds	r3, #1
 800064e:	4618      	mov	r0, r3
 8000650:	4603      	mov	r3, r0
 8000652:	00db      	lsls	r3, r3, #3
 8000654:	4403      	add	r3, r0
 8000656:	011b      	lsls	r3, r3, #4
 8000658:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800065c:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000660:	430a      	orrs	r2, r1
 8000662:	601a      	str	r2, [r3, #0]
				SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),6,DMA_struct.DIR);
 8000664:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000668:	461a      	mov	r2, r3
 800066a:	4613      	mov	r3, r2
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	4413      	add	r3, r2
 8000670:	00db      	lsls	r3, r3, #3
 8000672:	3310      	adds	r3, #16
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800067a:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800067e:	6819      	ldr	r1, [r3, #0]
 8000680:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000684:	019a      	lsls	r2, r3, #6
 8000686:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800068a:	4618      	mov	r0, r3
 800068c:	4603      	mov	r3, r0
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4403      	add	r3, r0
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	3310      	adds	r3, #16
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800069c:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80006a0:	430a      	orrs	r2, r1
 80006a2:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),5,DMA_struct.PFCTRL);
 80006a4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80006a8:	461a      	mov	r2, r3
 80006aa:	4613      	mov	r3, r2
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	4413      	add	r3, r2
 80006b0:	00db      	lsls	r3, r3, #3
 80006b2:	3310      	adds	r3, #16
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80006ba:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80006be:	6819      	ldr	r1, [r3, #0]
 80006c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80006c4:	015a      	lsls	r2, r3, #5
 80006c6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80006ca:	4618      	mov	r0, r3
 80006cc:	4603      	mov	r3, r0
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	4403      	add	r3, r0
 80006d2:	00db      	lsls	r3, r3, #3
 80006d4:	3310      	adds	r3, #16
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80006dc:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80006e0:	430a      	orrs	r2, r1
 80006e2:	601a      	str	r2, [r3, #0]
			if(DMA_struct.DMDIS == DIRECT_MODE){
 80006e4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d14b      	bne.n	8000784 <DMA_Configuration+0x3a4>
				if(DMA_struct.MSIZE == DMA_struct.PSIZE){
 80006ec:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80006f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80006f4:	429a      	cmp	r2, r3
 80006f6:	f040 83f9 	bne.w	8000eec <DMA_Configuration+0xb0c>
					SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),13,DMA_struct.MSIZE);
 80006fa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80006fe:	461a      	mov	r2, r3
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	00db      	lsls	r3, r3, #3
 8000708:	3310      	adds	r3, #16
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000710:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000714:	6819      	ldr	r1, [r3, #0]
 8000716:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800071a:	035a      	lsls	r2, r3, #13
 800071c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000720:	4618      	mov	r0, r3
 8000722:	4603      	mov	r3, r0
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	4403      	add	r3, r0
 8000728:	00db      	lsls	r3, r3, #3
 800072a:	3310      	adds	r3, #16
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000732:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000736:	430a      	orrs	r2, r1
 8000738:	601a      	str	r2, [r3, #0]
					SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),11,DMA_struct.PSIZE);
 800073a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800073e:	461a      	mov	r2, r3
 8000740:	4613      	mov	r3, r2
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	4413      	add	r3, r2
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	3310      	adds	r3, #16
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000750:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000754:	6819      	ldr	r1, [r3, #0]
 8000756:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800075a:	02da      	lsls	r2, r3, #11
 800075c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000760:	4618      	mov	r0, r3
 8000762:	4603      	mov	r3, r0
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	4403      	add	r3, r0
 8000768:	00db      	lsls	r3, r3, #3
 800076a:	3310      	adds	r3, #16
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000772:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000776:	430a      	orrs	r2, r1
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	e061      	b.n	8000840 <DMA_Configuration+0x460>
 800077c:	40026000 	.word	0x40026000
 8000780:	40026010 	.word	0x40026010
				SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),13,DMA_struct.MSIZE);
 8000784:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000788:	461a      	mov	r2, r3
 800078a:	4613      	mov	r3, r2
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	4413      	add	r3, r2
 8000790:	00db      	lsls	r3, r3, #3
 8000792:	3310      	adds	r3, #16
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800079a:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800079e:	6819      	ldr	r1, [r3, #0]
 80007a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007a4:	035a      	lsls	r2, r3, #13
 80007a6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80007aa:	4618      	mov	r0, r3
 80007ac:	4603      	mov	r3, r0
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	4403      	add	r3, r0
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	3310      	adds	r3, #16
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80007bc:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80007c0:	430a      	orrs	r2, r1
 80007c2:	601a      	str	r2, [r3, #0]
				SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),11,DMA_struct.PSIZE);
 80007c4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80007c8:	461a      	mov	r2, r3
 80007ca:	4613      	mov	r3, r2
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	4413      	add	r3, r2
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	3310      	adds	r3, #16
 80007d4:	009b      	lsls	r3, r3, #2
 80007d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80007da:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80007de:	6819      	ldr	r1, [r3, #0]
 80007e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80007e4:	02da      	lsls	r2, r3, #11
 80007e6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80007ea:	4618      	mov	r0, r3
 80007ec:	4603      	mov	r3, r0
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	4403      	add	r3, r0
 80007f2:	00db      	lsls	r3, r3, #3
 80007f4:	3310      	adds	r3, #16
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80007fc:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000800:	430a      	orrs	r2, r1
 8000802:	601a      	str	r2, [r3, #0]
				SETBITS(DMAn_SxFCR(DMA1, DMA_struct.STREAM),0,DMA_struct.FTH);
 8000804:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000808:	3301      	adds	r3, #1
 800080a:	461a      	mov	r2, r3
 800080c:	4613      	mov	r3, r2
 800080e:	00db      	lsls	r3, r3, #3
 8000810:	4413      	add	r3, r2
 8000812:	011b      	lsls	r3, r3, #4
 8000814:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000818:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000822:	4618      	mov	r0, r3
 8000824:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000828:	3301      	adds	r3, #1
 800082a:	4619      	mov	r1, r3
 800082c:	460b      	mov	r3, r1
 800082e:	00db      	lsls	r3, r3, #3
 8000830:	440b      	add	r3, r1
 8000832:	011b      	lsls	r3, r3, #4
 8000834:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000838:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800083c:	4302      	orrs	r2, r0
 800083e:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),10,DMA_struct.MINC);
 8000840:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000844:	461a      	mov	r2, r3
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	00db      	lsls	r3, r3, #3
 800084e:	3310      	adds	r3, #16
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000856:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800085a:	6819      	ldr	r1, [r3, #0]
 800085c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000860:	029a      	lsls	r2, r3, #10
 8000862:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000866:	4618      	mov	r0, r3
 8000868:	4603      	mov	r3, r0
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	4403      	add	r3, r0
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	3310      	adds	r3, #16
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000878:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800087c:	430a      	orrs	r2, r1
 800087e:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),9,DMA_struct.PINC);
 8000880:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000884:	461a      	mov	r2, r3
 8000886:	4613      	mov	r3, r2
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	4413      	add	r3, r2
 800088c:	00db      	lsls	r3, r3, #3
 800088e:	3310      	adds	r3, #16
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000896:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800089a:	6819      	ldr	r1, [r3, #0]
 800089c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80008a0:	025a      	lsls	r2, r3, #9
 80008a2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80008a6:	4618      	mov	r0, r3
 80008a8:	4603      	mov	r3, r0
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	4403      	add	r3, r0
 80008ae:	00db      	lsls	r3, r3, #3
 80008b0:	3310      	adds	r3, #16
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80008b8:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80008bc:	430a      	orrs	r2, r1
 80008be:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),15,DMA_struct.PINCOS);
 80008c0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80008c4:	461a      	mov	r2, r3
 80008c6:	4613      	mov	r3, r2
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4413      	add	r3, r2
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	3310      	adds	r3, #16
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80008d6:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80008da:	6819      	ldr	r1, [r3, #0]
 80008dc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80008e0:	03da      	lsls	r2, r3, #15
 80008e2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80008e6:	4618      	mov	r0, r3
 80008e8:	4603      	mov	r3, r0
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	4403      	add	r3, r0
 80008ee:	00db      	lsls	r3, r3, #3
 80008f0:	3310      	adds	r3, #16
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80008f8:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80008fc:	430a      	orrs	r2, r1
 80008fe:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),23,DMA_struct.MBURST);
 8000900:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000904:	461a      	mov	r2, r3
 8000906:	4613      	mov	r3, r2
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	4413      	add	r3, r2
 800090c:	00db      	lsls	r3, r3, #3
 800090e:	3310      	adds	r3, #16
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000916:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800091a:	6819      	ldr	r1, [r3, #0]
 800091c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000920:	05da      	lsls	r2, r3, #23
 8000922:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000926:	4618      	mov	r0, r3
 8000928:	4603      	mov	r3, r0
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4403      	add	r3, r0
 800092e:	00db      	lsls	r3, r3, #3
 8000930:	3310      	adds	r3, #16
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000938:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800093c:	430a      	orrs	r2, r1
 800093e:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA1, DMA_struct.STREAM),21,DMA_struct.PBURST);
 8000940:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000944:	461a      	mov	r2, r3
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	00db      	lsls	r3, r3, #3
 800094e:	3310      	adds	r3, #16
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000956:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800095a:	6819      	ldr	r1, [r3, #0]
 800095c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000960:	055a      	lsls	r2, r3, #21
 8000962:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000966:	4618      	mov	r0, r3
 8000968:	4603      	mov	r3, r0
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	4403      	add	r3, r0
 800096e:	00db      	lsls	r3, r3, #3
 8000970:	3310      	adds	r3, #16
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000978:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 800097c:	430a      	orrs	r2, r1
 800097e:	601a      	str	r2, [r3, #0]
			if(DMA_struct.STREAM == (0|1|2|3)){
 8000980:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000984:	2b03      	cmp	r3, #3
 8000986:	d10a      	bne.n	800099e <DMA_Configuration+0x5be>
				SETBIT(DMAn_LISR(DMA1) , interrubtBitTC);
 8000988:	4bc7      	ldr	r3, [pc, #796]	; (8000ca8 <DMA_Configuration+0x8c8>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2101      	movs	r1, #1
 800098e:	697a      	ldr	r2, [r7, #20]
 8000990:	fa01 f202 	lsl.w	r2, r1, r2
 8000994:	4611      	mov	r1, r2
 8000996:	4ac4      	ldr	r2, [pc, #784]	; (8000ca8 <DMA_Configuration+0x8c8>)
 8000998:	430b      	orrs	r3, r1
 800099a:	6013      	str	r3, [r2, #0]
			break;
 800099c:	e2ab      	b.n	8000ef6 <DMA_Configuration+0xb16>
				SETBIT(DMAn_HISR(DMA1) , interrubtBitTC);
 800099e:	4bc3      	ldr	r3, [pc, #780]	; (8000cac <DMA_Configuration+0x8cc>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	2101      	movs	r1, #1
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	fa01 f202 	lsl.w	r2, r1, r2
 80009aa:	4611      	mov	r1, r2
 80009ac:	4abf      	ldr	r2, [pc, #764]	; (8000cac <DMA_Configuration+0x8cc>)
 80009ae:	430b      	orrs	r3, r1
 80009b0:	6013      	str	r3, [r2, #0]
			break;
 80009b2:	e2a0      	b.n	8000ef6 <DMA_Configuration+0xb16>
			CLEARBIT(DMAn_SxCR(DMA1, DMA_struct.STREAM),0);
 80009b4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80009b8:	461a      	mov	r2, r3
 80009ba:	4613      	mov	r3, r2
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	4413      	add	r3, r2
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	3310      	adds	r3, #16
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80009ca:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80009d4:	4619      	mov	r1, r3
 80009d6:	460b      	mov	r3, r1
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	440b      	add	r3, r1
 80009dc:	00db      	lsls	r3, r3, #3
 80009de:	3310      	adds	r3, #16
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80009e6:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 80009ea:	f022 0201 	bic.w	r2, r2, #1
 80009ee:	601a      	str	r2, [r3, #0]
			if (DMA_struct.STREAM <=3){
 80009f0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80009f4:	2b03      	cmp	r3, #3
 80009f6:	d804      	bhi.n	8000a02 <DMA_Configuration+0x622>
				CLEARBITS(DMAn_LISR(DMA2),0,0x00000000);
 80009f8:	4bad      	ldr	r3, [pc, #692]	; (8000cb0 <DMA_Configuration+0x8d0>)
 80009fa:	4aad      	ldr	r2, [pc, #692]	; (8000cb0 <DMA_Configuration+0x8d0>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	6013      	str	r3, [r2, #0]
 8000a00:	e003      	b.n	8000a0a <DMA_Configuration+0x62a>
				CLEARBITS(DMAn_HISR(DMA2),0,0x00000000);
 8000a02:	4bac      	ldr	r3, [pc, #688]	; (8000cb4 <DMA_Configuration+0x8d4>)
 8000a04:	4aab      	ldr	r2, [pc, #684]	; (8000cb4 <DMA_Configuration+0x8d4>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	6013      	str	r3, [r2, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),25,DMA_struct.CHANNAL);
 8000a0a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000a0e:	461a      	mov	r2, r3
 8000a10:	4613      	mov	r3, r2
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	4413      	add	r3, r2
 8000a16:	00db      	lsls	r3, r3, #3
 8000a18:	3310      	adds	r3, #16
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a20:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000a24:	6819      	ldr	r1, [r3, #0]
 8000a26:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000a2a:	065a      	lsls	r2, r3, #25
 8000a2c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000a30:	4618      	mov	r0, r3
 8000a32:	4603      	mov	r3, r0
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	4403      	add	r3, r0
 8000a38:	00db      	lsls	r3, r3, #3
 8000a3a:	3310      	adds	r3, #16
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a42:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000a46:	430a      	orrs	r2, r1
 8000a48:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxNDTR(DMA2, DMA_struct.STREAM),0,DMA_struct.numOfTransfare);
 8000a4a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000a4e:	461a      	mov	r2, r3
 8000a50:	4613      	mov	r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	4413      	add	r3, r2
 8000a56:	00db      	lsls	r3, r3, #3
 8000a58:	3314      	adds	r3, #20
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a60:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000a6e:	4619      	mov	r1, r3
 8000a70:	460b      	mov	r3, r1
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	440b      	add	r3, r1
 8000a76:	00db      	lsls	r3, r3, #3
 8000a78:	3314      	adds	r3, #20
 8000a7a:	009b      	lsls	r3, r3, #2
 8000a7c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a80:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000a84:	4302      	orrs	r2, r0
 8000a86:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxPAR(DMA2, DMA_struct.STREAM),0,DMA_struct. PreipheralAddress);
 8000a88:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	461a      	mov	r2, r3
 8000a90:	4613      	mov	r3, r2
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	4413      	add	r3, r2
 8000a96:	015b      	lsls	r3, r3, #5
 8000a98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a9c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4619      	mov	r1, r3
 8000aae:	460b      	mov	r3, r1
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	440b      	add	r3, r1
 8000ab4:	015b      	lsls	r3, r3, #5
 8000ab6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000aba:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000abe:	4302      	orrs	r2, r0
 8000ac0:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxM0AR(DMA2, DMA_struct.STREAM),0,DMA_struct.Memory0Address);
 8000ac2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	4613      	mov	r3, r2
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	4413      	add	r3, r2
 8000ace:	00db      	lsls	r3, r3, #3
 8000ad0:	331c      	adds	r3, #28
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ad8:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	460b      	mov	r3, r1
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	440b      	add	r3, r1
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	331c      	adds	r3, #28
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000af8:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000afc:	4302      	orrs	r2, r0
 8000afe:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),16,DMA_struct.PL);
 8000b00:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000b04:	461a      	mov	r2, r3
 8000b06:	4613      	mov	r3, r2
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	4413      	add	r3, r2
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	3310      	adds	r3, #16
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b16:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000b1a:	6819      	ldr	r1, [r3, #0]
 8000b1c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000b20:	041a      	lsls	r2, r3, #16
 8000b22:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000b26:	4618      	mov	r0, r3
 8000b28:	4603      	mov	r3, r0
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	4403      	add	r3, r0
 8000b2e:	00db      	lsls	r3, r3, #3
 8000b30:	3310      	adds	r3, #16
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b38:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	601a      	str	r2, [r3, #0]
			if((DMA_struct.DIR != MEMORY_MEMORY) &&(DMA_struct.DMDIS == FIFO_MODE)){
 8000b40:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d004      	beq.n	8000b52 <DMA_Configuration+0x772>
 8000b48:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	f000 81cf 	beq.w	8000ef0 <DMA_Configuration+0xb10>
				SETBITS(DMAn_SxFCR(DMA2, DMA_struct.STREAM),2,DMA_struct.DMDIS);
 8000b52:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000b56:	3301      	adds	r3, #1
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	00db      	lsls	r3, r3, #3
 8000b5e:	4413      	add	r3, r2
 8000b60:	011b      	lsls	r3, r3, #4
 8000b62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b66:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000b6a:	6819      	ldr	r1, [r3, #0]
 8000b6c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000b70:	009a      	lsls	r2, r3, #2
 8000b72:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000b76:	3301      	adds	r3, #1
 8000b78:	4618      	mov	r0, r3
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	00db      	lsls	r3, r3, #3
 8000b7e:	4403      	add	r3, r0
 8000b80:	011b      	lsls	r3, r3, #4
 8000b82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b86:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	601a      	str	r2, [r3, #0]
				SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),6,DMA_struct.DIR);
 8000b8e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000b92:	461a      	mov	r2, r3
 8000b94:	4613      	mov	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	4413      	add	r3, r2
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	3310      	adds	r3, #16
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ba4:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000ba8:	6819      	ldr	r1, [r3, #0]
 8000baa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000bae:	019a      	lsls	r2, r3, #6
 8000bb0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	4403      	add	r3, r0
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	3310      	adds	r3, #16
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bc6:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000bca:	430a      	orrs	r2, r1
 8000bcc:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),5,DMA_struct.PFCTRL);
 8000bce:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	005b      	lsls	r3, r3, #1
 8000bd8:	4413      	add	r3, r2
 8000bda:	00db      	lsls	r3, r3, #3
 8000bdc:	3310      	adds	r3, #16
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000be4:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000be8:	6819      	ldr	r1, [r3, #0]
 8000bea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000bee:	015a      	lsls	r2, r3, #5
 8000bf0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	4403      	add	r3, r0
 8000bfc:	00db      	lsls	r3, r3, #3
 8000bfe:	3310      	adds	r3, #16
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c06:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	601a      	str	r2, [r3, #0]
			if(DMA_struct.DMDIS == DIRECT_MODE){
 8000c0e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d150      	bne.n	8000cb8 <DMA_Configuration+0x8d8>
				if(DMA_struct.MSIZE == DMA_struct.PSIZE){
 8000c16:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000c1a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	f040 8168 	bne.w	8000ef4 <DMA_Configuration+0xb14>
					SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),13,DMA_struct.MSIZE);
 8000c24:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	4413      	add	r3, r2
 8000c30:	00db      	lsls	r3, r3, #3
 8000c32:	3310      	adds	r3, #16
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c3a:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000c3e:	6819      	ldr	r1, [r3, #0]
 8000c40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000c44:	035a      	lsls	r2, r3, #13
 8000c46:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	4403      	add	r3, r0
 8000c52:	00db      	lsls	r3, r3, #3
 8000c54:	3310      	adds	r3, #16
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c5c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000c60:	430a      	orrs	r2, r1
 8000c62:	601a      	str	r2, [r3, #0]
					SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),11,DMA_struct.PSIZE);
 8000c64:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000c68:	461a      	mov	r2, r3
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	4413      	add	r3, r2
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	3310      	adds	r3, #16
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c7a:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000c7e:	6819      	ldr	r1, [r3, #0]
 8000c80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c84:	02da      	lsls	r2, r3, #11
 8000c86:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4403      	add	r3, r0
 8000c92:	00db      	lsls	r3, r3, #3
 8000c94:	3310      	adds	r3, #16
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c9c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e066      	b.n	8000d74 <DMA_Configuration+0x994>
 8000ca6:	bf00      	nop
 8000ca8:	40026000 	.word	0x40026000
 8000cac:	40026010 	.word	0x40026010
 8000cb0:	40026400 	.word	0x40026400
 8000cb4:	40026410 	.word	0x40026410
				SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),13,DMA_struct.MSIZE);
 8000cb8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	4413      	add	r3, r2
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	3310      	adds	r3, #16
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cce:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000cd2:	6819      	ldr	r1, [r3, #0]
 8000cd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000cd8:	035a      	lsls	r2, r3, #13
 8000cda:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000cde:	4618      	mov	r0, r3
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	4403      	add	r3, r0
 8000ce6:	00db      	lsls	r3, r3, #3
 8000ce8:	3310      	adds	r3, #16
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cf0:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	601a      	str	r2, [r3, #0]
				SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),11,DMA_struct.PSIZE);
 8000cf8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4613      	mov	r3, r2
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	4413      	add	r3, r2
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	3310      	adds	r3, #16
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d0e:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000d12:	6819      	ldr	r1, [r3, #0]
 8000d14:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d18:	02da      	lsls	r2, r3, #11
 8000d1a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d1e:	4618      	mov	r0, r3
 8000d20:	4603      	mov	r3, r0
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	4403      	add	r3, r0
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	3310      	adds	r3, #16
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d30:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000d34:	430a      	orrs	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
				SETBITS(DMAn_SxFCR(DMA2, DMA_struct.STREAM),0,DMA_struct.FTH);
 8000d38:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4613      	mov	r3, r2
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	4413      	add	r3, r2
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d4c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000d56:	4618      	mov	r0, r3
 8000d58:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	4619      	mov	r1, r3
 8000d60:	460b      	mov	r3, r1
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	440b      	add	r3, r1
 8000d66:	011b      	lsls	r3, r3, #4
 8000d68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d6c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000d70:	4302      	orrs	r2, r0
 8000d72:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),10,DMA_struct.MINC);
 8000d74:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	4413      	add	r3, r2
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	3310      	adds	r3, #16
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d8a:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000d8e:	6819      	ldr	r1, [r3, #0]
 8000d90:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000d94:	029a      	lsls	r2, r3, #10
 8000d96:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	4403      	add	r3, r0
 8000da2:	00db      	lsls	r3, r3, #3
 8000da4:	3310      	adds	r3, #16
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000dac:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000db0:	430a      	orrs	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),9,DMA_struct.PINC);
 8000db4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000db8:	461a      	mov	r2, r3
 8000dba:	4613      	mov	r3, r2
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	4413      	add	r3, r2
 8000dc0:	00db      	lsls	r3, r3, #3
 8000dc2:	3310      	adds	r3, #16
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000dca:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000dce:	6819      	ldr	r1, [r3, #0]
 8000dd0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000dd4:	025a      	lsls	r2, r3, #9
 8000dd6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000dda:	4618      	mov	r0, r3
 8000ddc:	4603      	mov	r3, r0
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4403      	add	r3, r0
 8000de2:	00db      	lsls	r3, r3, #3
 8000de4:	3310      	adds	r3, #16
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000dec:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000df0:	430a      	orrs	r2, r1
 8000df2:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),15,DMA_struct.PINCOS);
 8000df4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	4413      	add	r3, r2
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	3310      	adds	r3, #16
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e0a:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000e0e:	6819      	ldr	r1, [r3, #0]
 8000e10:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000e14:	03da      	lsls	r2, r3, #15
 8000e16:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	4403      	add	r3, r0
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	3310      	adds	r3, #16
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e2c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000e30:	430a      	orrs	r2, r1
 8000e32:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),23,DMA_struct.MBURST);
 8000e34:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e38:	461a      	mov	r2, r3
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	4413      	add	r3, r2
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	3310      	adds	r3, #16
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e4a:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000e4e:	6819      	ldr	r1, [r3, #0]
 8000e50:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e54:	05da      	lsls	r2, r3, #23
 8000e56:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	4403      	add	r3, r0
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	3310      	adds	r3, #16
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e6c:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
			SETBITS(DMAn_SxCR(DMA2, DMA_struct.STREAM),21,DMA_struct.PBURST);
 8000e74:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	4413      	add	r3, r2
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	3310      	adds	r3, #16
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e8a:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000e8e:	6819      	ldr	r1, [r3, #0]
 8000e90:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000e94:	055a      	lsls	r2, r3, #21
 8000e96:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	4403      	add	r3, r0
 8000ea2:	00db      	lsls	r3, r3, #3
 8000ea4:	3310      	adds	r3, #16
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000eac:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	601a      	str	r2, [r3, #0]
			if(DMA_struct.STREAM == (0|1|2|3)){
 8000eb4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d10a      	bne.n	8000ed2 <DMA_Configuration+0xaf2>
				SETBIT(DMAn_LISR(DMA2) , interrubtBitTC);
 8000ebc:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <DMA_Configuration+0xb24>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	697a      	ldr	r2, [r7, #20]
 8000ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <DMA_Configuration+0xb24>)
 8000ecc:	430b      	orrs	r3, r1
 8000ece:	6013      	str	r3, [r2, #0]
			break;
 8000ed0:	e011      	b.n	8000ef6 <DMA_Configuration+0xb16>
				SETBIT(DMAn_HISR(DMA2) , interrubtBitTC);
 8000ed2:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <DMA_Configuration+0xb28>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	697a      	ldr	r2, [r7, #20]
 8000eda:	fa01 f202 	lsl.w	r2, r1, r2
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4a09      	ldr	r2, [pc, #36]	; (8000f08 <DMA_Configuration+0xb28>)
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	6013      	str	r3, [r2, #0]
			break;
 8000ee6:	e006      	b.n	8000ef6 <DMA_Configuration+0xb16>
				return;
 8000ee8:	bf00      	nop
 8000eea:	e004      	b.n	8000ef6 <DMA_Configuration+0xb16>
					return;
 8000eec:	bf00      	nop
 8000eee:	e002      	b.n	8000ef6 <DMA_Configuration+0xb16>
				return;
 8000ef0:	bf00      	nop
 8000ef2:	e000      	b.n	8000ef6 <DMA_Configuration+0xb16>
					return;
 8000ef4:	bf00      	nop

	}

}
 8000ef6:	371c      	adds	r7, #28
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	b004      	add	sp, #16
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40026400 	.word	0x40026400
 8000f08:	40026410 	.word	0x40026410

08000f0c <DMA_BeginTransport>:

void DMA_BeginTransport(DMA_OBJ DMA_struct){
 8000f0c:	b084      	sub	sp, #16
 8000f0e:	b490      	push	{r4, r7}
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	f107 0408 	add.w	r4, r7, #8
 8000f16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	switch(DMA_struct.LINE){
 8000f1a:	7a3b      	ldrb	r3, [r7, #8]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d002      	beq.n	8000f26 <DMA_BeginTransport+0x1a>
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d01d      	beq.n	8000f60 <DMA_BeginTransport+0x54>
			break;
		case DMA2_LINE:
			SETBIT(DMAn_SxCR(DMA2, DMA_struct.STREAM),0);
			break;
		default:
			break;
 8000f24:	e039      	b.n	8000f9a <DMA_BeginTransport+0x8e>
			SETBIT(DMAn_SxCR(DMA1, DMA_struct.STREAM),0);
 8000f26:	7a7b      	ldrb	r3, [r7, #9]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	4413      	add	r3, r2
 8000f30:	00db      	lsls	r3, r3, #3
 8000f32:	3310      	adds	r3, #16
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f3a:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	7a7b      	ldrb	r3, [r7, #9]
 8000f42:	4619      	mov	r1, r3
 8000f44:	460b      	mov	r3, r1
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	440b      	add	r3, r1
 8000f4a:	00db      	lsls	r3, r3, #3
 8000f4c:	3310      	adds	r3, #16
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f54:	f503 3318 	add.w	r3, r3, #155648	; 0x26000
 8000f58:	f042 0201 	orr.w	r2, r2, #1
 8000f5c:	601a      	str	r2, [r3, #0]
			break;
 8000f5e:	e01c      	b.n	8000f9a <DMA_BeginTransport+0x8e>
			SETBIT(DMAn_SxCR(DMA2, DMA_struct.STREAM),0);
 8000f60:	7a7b      	ldrb	r3, [r7, #9]
 8000f62:	461a      	mov	r2, r3
 8000f64:	4613      	mov	r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4413      	add	r3, r2
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	3310      	adds	r3, #16
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f74:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	7a7b      	ldrb	r3, [r7, #9]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	460b      	mov	r3, r1
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	440b      	add	r3, r1
 8000f84:	00db      	lsls	r3, r3, #3
 8000f86:	3310      	adds	r3, #16
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f8e:	f503 3319 	add.w	r3, r3, #156672	; 0x26400
 8000f92:	f042 0201 	orr.w	r2, r2, #1
 8000f96:	601a      	str	r2, [r3, #0]
			break;
 8000f98:	bf00      	nop
	}
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc90      	pop	{r4, r7}
 8000fa0:	b004      	add	sp, #16
 8000fa2:	4770      	bx	lr

08000fa4 <GPIO_EnableClock>:
#define _OUTTYPE_SHIFT 0

#define _PUPD_MASK ((unsigned char)0x06)
#define _PUPD_SHIFT 1

void GPIO_EnableClock(char PortName) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
  switch (PortName) {
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b41      	cmp	r3, #65	; 0x41
 8000fb2:	d002      	beq.n	8000fba <GPIO_EnableClock+0x16>
 8000fb4:	2b42      	cmp	r3, #66	; 0x42
 8000fb6:	d007      	beq.n	8000fc8 <GPIO_EnableClock+0x24>
      break;
    case 'B':
      RCC_AHB1ENR |= (0x01 << 1);
      break;
    default:
      break;
 8000fb8:	e00d      	b.n	8000fd6 <GPIO_EnableClock+0x32>
      RCC_AHB1ENR |= (0x01 << 0);
 8000fba:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <GPIO_EnableClock+0x40>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a09      	ldr	r2, [pc, #36]	; (8000fe4 <GPIO_EnableClock+0x40>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
      break;
 8000fc6:	e006      	b.n	8000fd6 <GPIO_EnableClock+0x32>
      RCC_AHB1ENR |= (0x01 << 1);
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <GPIO_EnableClock+0x40>)
 8000fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fcc:	4a05      	ldr	r2, [pc, #20]	; (8000fe4 <GPIO_EnableClock+0x40>)
 8000fce:	f043 0302 	orr.w	r3, r3, #2
 8000fd2:	6313      	str	r3, [r2, #48]	; 0x30
      break;
 8000fd4:	bf00      	nop
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <GPIO_Init>:

void GPIO_Init(char PortName, unsigned char PinNum, unsigned char PinMode,
               unsigned char DefaultState) {
 8000fe8:	b490      	push	{r4, r7}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4604      	mov	r4, r0
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4623      	mov	r3, r4
 8000ff8:	71fb      	strb	r3, [r7, #7]
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71bb      	strb	r3, [r7, #6]
 8000ffe:	460b      	mov	r3, r1
 8001000:	717b      	strb	r3, [r7, #5]
 8001002:	4613      	mov	r3, r2
 8001004:	713b      	strb	r3, [r7, #4]
  switch (PortName) {
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2b41      	cmp	r3, #65	; 0x41
 800100a:	d002      	beq.n	8001012 <GPIO_Init+0x2a>
 800100c:	2b42      	cmp	r3, #66	; 0x42
 800100e:	d049      	beq.n	80010a4 <GPIO_Init+0xbc>

      GPIOB_PUPDR &= ~(0x03 << 2 * PinNum);
      GPIOB_PUPDR |= ((DefaultState & _PUPD_MASK) >> _PUPD_SHIFT) << (2 * PinNum);
      break;
  }
}
 8001010:	e091      	b.n	8001136 <GPIO_Init+0x14e>
      GPIOA_MODER &= ~(0x03 << 2 * PinNum);
 8001012:	4b4b      	ldr	r3, [pc, #300]	; (8001140 <GPIO_Init+0x158>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	79ba      	ldrb	r2, [r7, #6]
 8001018:	0052      	lsls	r2, r2, #1
 800101a:	2103      	movs	r1, #3
 800101c:	fa01 f202 	lsl.w	r2, r1, r2
 8001020:	43d2      	mvns	r2, r2
 8001022:	4611      	mov	r1, r2
 8001024:	4a46      	ldr	r2, [pc, #280]	; (8001140 <GPIO_Init+0x158>)
 8001026:	400b      	ands	r3, r1
 8001028:	6013      	str	r3, [r2, #0]
      GPIOA_MODER |= PinMode << 2 * PinNum;
 800102a:	4b45      	ldr	r3, [pc, #276]	; (8001140 <GPIO_Init+0x158>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	7979      	ldrb	r1, [r7, #5]
 8001030:	79ba      	ldrb	r2, [r7, #6]
 8001032:	0052      	lsls	r2, r2, #1
 8001034:	fa01 f202 	lsl.w	r2, r1, r2
 8001038:	4611      	mov	r1, r2
 800103a:	4a41      	ldr	r2, [pc, #260]	; (8001140 <GPIO_Init+0x158>)
 800103c:	430b      	orrs	r3, r1
 800103e:	6013      	str	r3, [r2, #0]
      GPIOA_OTYPER &= ~(1 << PinNum);
 8001040:	4b3f      	ldr	r3, [pc, #252]	; (8001140 <GPIO_Init+0x158>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	79ba      	ldrb	r2, [r7, #6]
 8001046:	2101      	movs	r1, #1
 8001048:	fa01 f202 	lsl.w	r2, r1, r2
 800104c:	43d2      	mvns	r2, r2
 800104e:	4611      	mov	r1, r2
 8001050:	4a3b      	ldr	r2, [pc, #236]	; (8001140 <GPIO_Init+0x158>)
 8001052:	400b      	ands	r3, r1
 8001054:	6053      	str	r3, [r2, #4]
      GPIOA_OTYPER |= ((DefaultState & _OUTTYPE_MASK) >> _OUTTYPE_SHIFT) << PinNum;
 8001056:	4b3a      	ldr	r3, [pc, #232]	; (8001140 <GPIO_Init+0x158>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	793a      	ldrb	r2, [r7, #4]
 800105c:	f002 0101 	and.w	r1, r2, #1
 8001060:	79ba      	ldrb	r2, [r7, #6]
 8001062:	fa01 f202 	lsl.w	r2, r1, r2
 8001066:	4611      	mov	r1, r2
 8001068:	4a35      	ldr	r2, [pc, #212]	; (8001140 <GPIO_Init+0x158>)
 800106a:	430b      	orrs	r3, r1
 800106c:	6053      	str	r3, [r2, #4]
      GPIOA_PUPDR &= ~(0x03 << 2 * PinNum);
 800106e:	4b34      	ldr	r3, [pc, #208]	; (8001140 <GPIO_Init+0x158>)
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	79ba      	ldrb	r2, [r7, #6]
 8001074:	0052      	lsls	r2, r2, #1
 8001076:	2103      	movs	r1, #3
 8001078:	fa01 f202 	lsl.w	r2, r1, r2
 800107c:	43d2      	mvns	r2, r2
 800107e:	4611      	mov	r1, r2
 8001080:	4a2f      	ldr	r2, [pc, #188]	; (8001140 <GPIO_Init+0x158>)
 8001082:	400b      	ands	r3, r1
 8001084:	60d3      	str	r3, [r2, #12]
      GPIOA_PUPDR |= ((DefaultState & _PUPD_MASK) >> _PUPD_SHIFT) << (2 * PinNum);
 8001086:	4b2e      	ldr	r3, [pc, #184]	; (8001140 <GPIO_Init+0x158>)
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	793a      	ldrb	r2, [r7, #4]
 800108c:	1052      	asrs	r2, r2, #1
 800108e:	f002 0103 	and.w	r1, r2, #3
 8001092:	79ba      	ldrb	r2, [r7, #6]
 8001094:	0052      	lsls	r2, r2, #1
 8001096:	fa01 f202 	lsl.w	r2, r1, r2
 800109a:	4611      	mov	r1, r2
 800109c:	4a28      	ldr	r2, [pc, #160]	; (8001140 <GPIO_Init+0x158>)
 800109e:	430b      	orrs	r3, r1
 80010a0:	60d3      	str	r3, [r2, #12]
      break;
 80010a2:	e048      	b.n	8001136 <GPIO_Init+0x14e>
      GPIOB_MODER &= ~(0x03 << 2 * PinNum);
 80010a4:	4b27      	ldr	r3, [pc, #156]	; (8001144 <GPIO_Init+0x15c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	79ba      	ldrb	r2, [r7, #6]
 80010aa:	0052      	lsls	r2, r2, #1
 80010ac:	2103      	movs	r1, #3
 80010ae:	fa01 f202 	lsl.w	r2, r1, r2
 80010b2:	43d2      	mvns	r2, r2
 80010b4:	4611      	mov	r1, r2
 80010b6:	4a23      	ldr	r2, [pc, #140]	; (8001144 <GPIO_Init+0x15c>)
 80010b8:	400b      	ands	r3, r1
 80010ba:	6013      	str	r3, [r2, #0]
      GPIOB_MODER |= PinMode << 2 * PinNum;
 80010bc:	4b21      	ldr	r3, [pc, #132]	; (8001144 <GPIO_Init+0x15c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	7979      	ldrb	r1, [r7, #5]
 80010c2:	79ba      	ldrb	r2, [r7, #6]
 80010c4:	0052      	lsls	r2, r2, #1
 80010c6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ca:	4611      	mov	r1, r2
 80010cc:	4a1d      	ldr	r2, [pc, #116]	; (8001144 <GPIO_Init+0x15c>)
 80010ce:	430b      	orrs	r3, r1
 80010d0:	6013      	str	r3, [r2, #0]
      GPIOB_OTYPER &= ~(1 << PinNum);
 80010d2:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <GPIO_Init+0x15c>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	79ba      	ldrb	r2, [r7, #6]
 80010d8:	2101      	movs	r1, #1
 80010da:	fa01 f202 	lsl.w	r2, r1, r2
 80010de:	43d2      	mvns	r2, r2
 80010e0:	4611      	mov	r1, r2
 80010e2:	4a18      	ldr	r2, [pc, #96]	; (8001144 <GPIO_Init+0x15c>)
 80010e4:	400b      	ands	r3, r1
 80010e6:	6053      	str	r3, [r2, #4]
      GPIOB_OTYPER |= ((DefaultState & _OUTTYPE_MASK) >> _OUTTYPE_SHIFT) << PinNum;
 80010e8:	4b16      	ldr	r3, [pc, #88]	; (8001144 <GPIO_Init+0x15c>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	793a      	ldrb	r2, [r7, #4]
 80010ee:	f002 0101 	and.w	r1, r2, #1
 80010f2:	79ba      	ldrb	r2, [r7, #6]
 80010f4:	fa01 f202 	lsl.w	r2, r1, r2
 80010f8:	4611      	mov	r1, r2
 80010fa:	4a12      	ldr	r2, [pc, #72]	; (8001144 <GPIO_Init+0x15c>)
 80010fc:	430b      	orrs	r3, r1
 80010fe:	6053      	str	r3, [r2, #4]
      GPIOB_PUPDR &= ~(0x03 << 2 * PinNum);
 8001100:	4b10      	ldr	r3, [pc, #64]	; (8001144 <GPIO_Init+0x15c>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	79ba      	ldrb	r2, [r7, #6]
 8001106:	0052      	lsls	r2, r2, #1
 8001108:	2103      	movs	r1, #3
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	43d2      	mvns	r2, r2
 8001110:	4611      	mov	r1, r2
 8001112:	4a0c      	ldr	r2, [pc, #48]	; (8001144 <GPIO_Init+0x15c>)
 8001114:	400b      	ands	r3, r1
 8001116:	60d3      	str	r3, [r2, #12]
      GPIOB_PUPDR |= ((DefaultState & _PUPD_MASK) >> _PUPD_SHIFT) << (2 * PinNum);
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <GPIO_Init+0x15c>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	793a      	ldrb	r2, [r7, #4]
 800111e:	1052      	asrs	r2, r2, #1
 8001120:	f002 0103 	and.w	r1, r2, #3
 8001124:	79ba      	ldrb	r2, [r7, #6]
 8001126:	0052      	lsls	r2, r2, #1
 8001128:	fa01 f202 	lsl.w	r2, r1, r2
 800112c:	4611      	mov	r1, r2
 800112e:	4a05      	ldr	r2, [pc, #20]	; (8001144 <GPIO_Init+0x15c>)
 8001130:	430b      	orrs	r3, r1
 8001132:	60d3      	str	r3, [r2, #12]
      break;
 8001134:	bf00      	nop
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bc90      	pop	{r4, r7}
 800113e:	4770      	bx	lr
 8001140:	40020000 	.word	0x40020000
 8001144:	40020400 	.word	0x40020400

08001148 <GPIO_WritePin>:

unsigned char GPIO_WritePin(char PortName, unsigned char PinNum,
                            unsigned char Data) {
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	71fb      	strb	r3, [r7, #7]
 8001152:	460b      	mov	r3, r1
 8001154:	71bb      	strb	r3, [r7, #6]
 8001156:	4613      	mov	r3, r2
 8001158:	717b      	strb	r3, [r7, #5]
  unsigned char result;
  switch (PortName) {
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	2b41      	cmp	r3, #65	; 0x41
 800115e:	d002      	beq.n	8001166 <GPIO_WritePin+0x1e>
 8001160:	2b42      	cmp	r3, #66	; 0x42
 8001162:	d02d      	beq.n	80011c0 <GPIO_WritePin+0x78>
 8001164:	e059      	b.n	800121a <GPIO_WritePin+0xd2>
    case ('A'):
      if (((GPIOA_MODER & (0x03 << 2 * PinNum)) >> (2 * PinNum)) == 1) {
 8001166:	4b32      	ldr	r3, [pc, #200]	; (8001230 <GPIO_WritePin+0xe8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	79ba      	ldrb	r2, [r7, #6]
 800116c:	0052      	lsls	r2, r2, #1
 800116e:	2103      	movs	r1, #3
 8001170:	fa01 f202 	lsl.w	r2, r1, r2
 8001174:	401a      	ands	r2, r3
 8001176:	79bb      	ldrb	r3, [r7, #6]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	fa22 f303 	lsr.w	r3, r2, r3
 800117e:	2b01      	cmp	r3, #1
 8001180:	d11b      	bne.n	80011ba <GPIO_WritePin+0x72>
        if (Data) {
 8001182:	797b      	ldrb	r3, [r7, #5]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d00a      	beq.n	800119e <GPIO_WritePin+0x56>
          GPIOA_ODR |= (1 << PinNum);
 8001188:	4b29      	ldr	r3, [pc, #164]	; (8001230 <GPIO_WritePin+0xe8>)
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	79ba      	ldrb	r2, [r7, #6]
 800118e:	2101      	movs	r1, #1
 8001190:	fa01 f202 	lsl.w	r2, r1, r2
 8001194:	4611      	mov	r1, r2
 8001196:	4a26      	ldr	r2, [pc, #152]	; (8001230 <GPIO_WritePin+0xe8>)
 8001198:	430b      	orrs	r3, r1
 800119a:	6153      	str	r3, [r2, #20]
 800119c:	e00a      	b.n	80011b4 <GPIO_WritePin+0x6c>
        } else {
          GPIOA_ODR &= ~(1 << PinNum);
 800119e:	4b24      	ldr	r3, [pc, #144]	; (8001230 <GPIO_WritePin+0xe8>)
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	79ba      	ldrb	r2, [r7, #6]
 80011a4:	2101      	movs	r1, #1
 80011a6:	fa01 f202 	lsl.w	r2, r1, r2
 80011aa:	43d2      	mvns	r2, r2
 80011ac:	4611      	mov	r1, r2
 80011ae:	4a20      	ldr	r2, [pc, #128]	; (8001230 <GPIO_WritePin+0xe8>)
 80011b0:	400b      	ands	r3, r1
 80011b2:	6153      	str	r3, [r2, #20]
        }
        result = OK;
 80011b4:	2300      	movs	r3, #0
 80011b6:	73fb      	strb	r3, [r7, #15]
      } else {
        result = NOK;
      }
      break;
 80011b8:	e032      	b.n	8001220 <GPIO_WritePin+0xd8>
        result = NOK;
 80011ba:	2301      	movs	r3, #1
 80011bc:	73fb      	strb	r3, [r7, #15]
      break;
 80011be:	e02f      	b.n	8001220 <GPIO_WritePin+0xd8>
    case ('B'):
      if (((GPIOB_MODER & (0x03 << 2 * PinNum)) >> (2 * PinNum)) == 1) {
 80011c0:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <GPIO_WritePin+0xec>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	79ba      	ldrb	r2, [r7, #6]
 80011c6:	0052      	lsls	r2, r2, #1
 80011c8:	2103      	movs	r1, #3
 80011ca:	fa01 f202 	lsl.w	r2, r1, r2
 80011ce:	401a      	ands	r2, r3
 80011d0:	79bb      	ldrb	r3, [r7, #6]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	fa22 f303 	lsr.w	r3, r2, r3
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d11b      	bne.n	8001214 <GPIO_WritePin+0xcc>
        if (Data) {
 80011dc:	797b      	ldrb	r3, [r7, #5]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d00a      	beq.n	80011f8 <GPIO_WritePin+0xb0>
          GPIOB_ODR |= (1 << PinNum);
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <GPIO_WritePin+0xec>)
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	79ba      	ldrb	r2, [r7, #6]
 80011e8:	2101      	movs	r1, #1
 80011ea:	fa01 f202 	lsl.w	r2, r1, r2
 80011ee:	4611      	mov	r1, r2
 80011f0:	4a10      	ldr	r2, [pc, #64]	; (8001234 <GPIO_WritePin+0xec>)
 80011f2:	430b      	orrs	r3, r1
 80011f4:	6153      	str	r3, [r2, #20]
 80011f6:	e00a      	b.n	800120e <GPIO_WritePin+0xc6>
        } else {
          GPIOB_ODR &= ~(1 << PinNum);
 80011f8:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <GPIO_WritePin+0xec>)
 80011fa:	695b      	ldr	r3, [r3, #20]
 80011fc:	79ba      	ldrb	r2, [r7, #6]
 80011fe:	2101      	movs	r1, #1
 8001200:	fa01 f202 	lsl.w	r2, r1, r2
 8001204:	43d2      	mvns	r2, r2
 8001206:	4611      	mov	r1, r2
 8001208:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <GPIO_WritePin+0xec>)
 800120a:	400b      	ands	r3, r1
 800120c:	6153      	str	r3, [r2, #20]
        }
        result = OK;
 800120e:	2300      	movs	r3, #0
 8001210:	73fb      	strb	r3, [r7, #15]
      } else {
        result = NOK;
      }
      break;
 8001212:	e005      	b.n	8001220 <GPIO_WritePin+0xd8>
        result = NOK;
 8001214:	2301      	movs	r3, #1
 8001216:	73fb      	strb	r3, [r7, #15]
      break;
 8001218:	e002      	b.n	8001220 <GPIO_WritePin+0xd8>
    default:
      result = NOK;
 800121a:	2301      	movs	r3, #1
 800121c:	73fb      	strb	r3, [r7, #15]
      break;
 800121e:	bf00      	nop
  }  // end switch

  return result;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400

08001238 <__libc_init_array>:
 8001238:	b570      	push	{r4, r5, r6, lr}
 800123a:	4d0d      	ldr	r5, [pc, #52]	; (8001270 <__libc_init_array+0x38>)
 800123c:	4c0d      	ldr	r4, [pc, #52]	; (8001274 <__libc_init_array+0x3c>)
 800123e:	1b64      	subs	r4, r4, r5
 8001240:	10a4      	asrs	r4, r4, #2
 8001242:	2600      	movs	r6, #0
 8001244:	42a6      	cmp	r6, r4
 8001246:	d109      	bne.n	800125c <__libc_init_array+0x24>
 8001248:	4d0b      	ldr	r5, [pc, #44]	; (8001278 <__libc_init_array+0x40>)
 800124a:	4c0c      	ldr	r4, [pc, #48]	; (800127c <__libc_init_array+0x44>)
 800124c:	f000 f818 	bl	8001280 <_init>
 8001250:	1b64      	subs	r4, r4, r5
 8001252:	10a4      	asrs	r4, r4, #2
 8001254:	2600      	movs	r6, #0
 8001256:	42a6      	cmp	r6, r4
 8001258:	d105      	bne.n	8001266 <__libc_init_array+0x2e>
 800125a:	bd70      	pop	{r4, r5, r6, pc}
 800125c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001260:	4798      	blx	r3
 8001262:	3601      	adds	r6, #1
 8001264:	e7ee      	b.n	8001244 <__libc_init_array+0xc>
 8001266:	f855 3b04 	ldr.w	r3, [r5], #4
 800126a:	4798      	blx	r3
 800126c:	3601      	adds	r6, #1
 800126e:	e7f2      	b.n	8001256 <__libc_init_array+0x1e>
 8001270:	08001298 	.word	0x08001298
 8001274:	08001298 	.word	0x08001298
 8001278:	08001298 	.word	0x08001298
 800127c:	0800129c 	.word	0x0800129c

08001280 <_init>:
 8001280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001282:	bf00      	nop
 8001284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001286:	bc08      	pop	{r3}
 8001288:	469e      	mov	lr, r3
 800128a:	4770      	bx	lr

0800128c <_fini>:
 800128c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800128e:	bf00      	nop
 8001290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001292:	bc08      	pop	{r3}
 8001294:	469e      	mov	lr, r3
 8001296:	4770      	bx	lr
