/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  reg [22:0] _01_;
  reg [4:0] _02_;
  reg [9:0] _03_;
  reg [11:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [20:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_9z & celloutsig_1_1z);
  assign celloutsig_0_1z = ~(in_data[52] & in_data[7]);
  assign celloutsig_1_1z = ~(in_data[131] & celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_3z[2] | celloutsig_1_6z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 15'h0000;
    else _00_ <= { celloutsig_0_3z[15:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 23'h000000;
    else _01_ <= { _00_[6:0], celloutsig_0_0z, _00_ };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_7z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { in_data[130:123], celloutsig_1_1z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= { _03_[4:3], _03_ };
  assign celloutsig_0_17z = _02_[4] & ~(_01_[12]);
  assign celloutsig_0_19z = celloutsig_0_17z & ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[46]);
  assign celloutsig_1_0z = in_data[129] & ~(in_data[156]);
  assign celloutsig_1_4z = in_data[134] & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_3z[4] & ~(in_data[105]);
  assign celloutsig_1_11z = { _04_[7:4], celloutsig_1_9z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[5:1] };
  assign celloutsig_0_0z = in_data[84:77] != in_data[41:34];
  assign celloutsig_1_9z = { _03_[8:5], celloutsig_1_6z, celloutsig_1_0z } != _03_[9:4];
  assign celloutsig_1_3z = ~ { in_data[104:99], celloutsig_1_0z };
  assign celloutsig_0_18z = { _01_[15:6], celloutsig_0_7z } - { in_data[60:48], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[85:65] ~^ { in_data[41:29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = { in_data[180:178], celloutsig_1_1z } ~^ { celloutsig_1_11z[3:1], celloutsig_1_12z };
  assign celloutsig_0_7z = { _01_[13:11], celloutsig_0_0z } ~^ celloutsig_0_3z[19:16];
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_10z) | celloutsig_1_1z);
  assign { out_data[131:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
