;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	JMZ @212, #210
	JMN @90, <102
	SUB @-1, 0
	CMP <121, 106
	JMP @12, #301
	SUB #0, -80
	ADD #-180, 20
	ADD #270, <1
	SLT @-1, 0
	DJN 100, #-362
	SLT -30, 19
	DJN 100, #-392
	ADD 30, 9
	MOV -1, <-30
	MOV -1, <-30
	SUB 201, 121
	SUB 201, 121
	SPL 201, 120
	SUB -207, <-120
	SUB @0, <-194
	SPL 0, <802
	JMP @212, #210
	SPL @300, 91
	ADD #10, <8
	SUB #12, @15
	ADD 100, <-392
	SPL 0, <802
	SUB <121, 106
	SUB 5, @920
	JMZ <-127, 100
	JMP 72, 201
	ADD #270, <1
	SPL @90, <102
	SPL @90, <102
	JMZ 0, 410
	CMP <201, 120
	CMP 201, 120
	SUB 201, 120
	SPL 0, <402
	ADD 270, 60
	JMZ -700, -601
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
