$date
	Fri Jan 06 21:52:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_2to1_ternary_test $end
$var wire 1 ! out $end
$var reg 2 " input1 [1:0] $end
$var reg 1 # select $end
$scope module mp $end
$var wire 2 $ input1 [1:0] $end
$var wire 1 # select $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#1
1!
b1 "
b1 $
#2
1!
b10 "
b10 $
1#
#3
b11 "
b11 $
#4
0!
b0 "
b0 $
0#
#5
1!
b1 "
b1 $
#6
1!
b10 "
b10 $
1#
#7
b11 "
b11 $
#8
0!
b0 "
b0 $
0#
#9
1!
b1 "
b1 $
#10
1!
b10 "
b10 $
1#
#11
b11 "
b11 $
#12
0!
b0 "
b0 $
0#
#13
1!
b1 "
b1 $
#14
1!
b10 "
b10 $
1#
#15
b11 "
b11 $
#16
0!
b0 "
b0 $
0#
#17
1!
b1 "
b1 $
#18
1!
b10 "
b10 $
1#
#19
b11 "
b11 $
#20
0!
b0 "
b0 $
0#
