Record=SubProject|ProjectPath=Embedded\VGA.PrjEmb
Record=TopLevelDocument|FileName=PowerPC_AMCC_PPC405CR_VGA.SchDoc
Record=NEXUS_CORE|ComponentDesignator=C1|BaseComponentDesignator=C1|DocumentName=PowerPC_AMCC_PPC405CR_VGA.SchDoc|LibraryReference=CLKMAN_1|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=QAVGWORJ|Description=Single Operational Output Clock Manager|Clk_Count=1|CLK_FREQ_MHZ=50|ClkA_Operation=X2|Comment=CLKMAN_1|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0128 FPGA Clock Manager Resource Usage.pdf#page=2|Footprint= |FunctionalClass=Clock Manager|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=149|LastRevisionNo=1.00.00|Library Name=FPGA Generic.IntLib|Library Reference=CLKMAN_1|Nexus_Core=ClockManager|PCB3D= |PortSize=1|Published=5-Jul-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U_MCU1|BaseComponentDesignator=U_MCU1|DocumentName=PowerPC_AMCC_PPC405CR_VGA.SchDoc|LibraryReference=PPC405CR|SubProjectPath=Embedded\VGA.PrjEmb|NEXUS_JTAG_INDEX=1|ComponentUniqueID=JRPHBBFR|Description=AMCC PowerPC PPC405 RISC Processor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405CR|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[2]{}Option_Memory[4]{}Option_MDU[0]{}Option_OCDS[2]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405CR|Memory_Configuration=Record[CODE_EXPORT]{}ExportType[1]{n}Record[PERIPHERAL]{}ComponentDesignator[KeyPad]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[Video]{}Memory_Depth[0x1000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[2, 3, 4]{n}|Nexus_Core=Processor_Hard|Nexus_JTAG_Device=False|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=C1|DocumentName=PowerPC_AMCC_PPC405CR_VGA.SchDoc|LibraryReference=CLKMAN_1|SubProjectPath= |Configuration= |Description=Single Operational Output Clock Manager|SubPartUniqueId1=QAVGWORJ|SubPartDocPath1=PowerPC_AMCC_PPC405CR_VGA.SchDoc|Clk_Count=1|CLK_FREQ_MHZ=50|ClkA_Operation=X2|Comment=CLKMAN_1|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0128 FPGA Clock Manager Resource Usage.pdf#page=2|Footprint= |FunctionalClass=Clock Manager|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=149|LastRevisionNo=1.00.00|Library Name=FPGA Generic.IntLib|Library Reference=CLKMAN_1|Nexus_Core=ClockManager|PCB3D= |PortSize=1|Published=5-Jul-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_MCU1|DocumentName=PowerPC_AMCC_PPC405CR_VGA.SchDoc|LibraryReference=PPC405CR|SubProjectPath=Embedded\VGA.PrjEmb|Configuration= |Description=AMCC PowerPC PPC405 RISC Processor|SubPartUniqueId1=JRPHBBFR|SubPartDocPath1=PowerPC_AMCC_PPC405CR_VGA.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405CR|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[2]{}Option_Memory[4]{}Option_MDU[0]{}Option_OCDS[2]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405CR|Memory_Configuration=Record[CODE_EXPORT]{}ExportType[1]{n}Record[PERIPHERAL]{}ComponentDesignator[KeyPad]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[Video]{}Memory_Depth[0x1000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[2, 3, 4]{n}|Nexus_Core=Processor_Hard|Nexus_JTAG_Device=False|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=PowerPC-PPC405CR_Spartan3-1000_NB1|DeviceName=XC3S1000-4FG456C
