# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 5
attribute \top 1
attribute \src "dut.sv:6.1-15.10"
module \dffe
  attribute \src "dut.sv:6.23-6.26"
  wire input 2 \clk
  attribute \src "dut.sv:6.20-6.21"
  wire input 1 \d
  attribute \src "dut.sv:6.28-6.30"
  wire input 3 \en
  attribute \init 1'0
  attribute \src "dut.sv:6.43-6.44"
  wire output 4 \q
  attribute \always_ff 1
  attribute \src "dut.sv:12.4-14.22"
  cell $dffe $auto$ff.cc:266:slice$4
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \d
    connect \EN \en
    connect \Q \q
  end
end
