
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031384    0.001970    0.813953 v _172_/B (sg13g2_nor2_1)
     3    0.019896    0.177854    0.151253    0.965206 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.177911    0.002658    0.967864 ^ _174_/A (sg13g2_nor2_1)
     2    0.010397    0.070953    0.105390    1.073255 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.071010    0.001129    1.074384 v _175_/B (sg13g2_nand2_1)
     1    0.003511    0.037598    0.052219    1.126603 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.037598    0.000138    1.126741 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003469    0.082669    0.071278    1.198018 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.082669    0.000136    1.198154 v _196_/C (sg13g2_nor4_1)
     1    0.008108    0.192014    0.202232    1.400386 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.192014    0.000614    1.401001 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.003018    0.058348    0.105261    1.506262 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.058348    0.000118    1.506380 v output4/A (sg13g2_buf_2)
     1    0.083277    0.136183    0.178063    1.684443 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136613    0.006315    1.690759 v sine_out[0] (out)
                                              1.690759   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.690759   data arrival time
---------------------------------------------------------------------------------------------
                                              2.159241   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
