// Seed: 2802025747
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  wire [-1 'b0 : -1] id_5;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_21 = 32'd44
) (
    output wire id_0,
    output wire id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    output wor id_16,
    output wor id_17,
    output wor id_18
    , id_24,
    input tri0 id_19,
    input tri1 id_20,
    output tri _id_21,
    output wor id_22
);
  logic [1 'b0 : id_21] id_25;
  ;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_2,
      id_5
  );
endmodule
