/* Generator is (c) James Ponder, 1997-2001 http://www.squish.net/generator/ */

#include <string.h>

#include "generator.h"
#include "cpu68k.h"
#include "mem68k.h"
#include "vdp.h"
#include "cpuz80.h"
#include "gensound.h"
#include "ui.h"

#undef DEBUG_VDP
#undef DEBUG_BUS
#undef DEBUG_SRAM
#undef DEBUG_RAM
#undef DEBUG_BANK

/*** forward references ***/

inline uint8 *mem68k_memptr_bad(uint32 addr);
inline uint8 *mem68k_memptr_rom(uint32 addr);
inline uint8 *mem68k_memptr_ram(uint32 addr);

inline uint8 mem68k_fetch_bad_byte(uint32 addr);
inline uint16 mem68k_fetch_bad_word(uint32 addr);
inline uint32 mem68k_fetch_bad_long(uint32 addr);
inline uint8 mem68k_fetch_rom_byte(uint32 addr);
inline uint16 mem68k_fetch_rom_word(uint32 addr);
inline uint32 mem68k_fetch_rom_long(uint32 addr);
inline uint8 mem68k_fetch_sram_byte(uint32 addr);
inline uint16 mem68k_fetch_sram_word(uint32 addr);
inline uint32 mem68k_fetch_sram_long(uint32 addr);
inline uint8 mem68k_fetch_yam_byte(uint32 addr);
inline uint16 mem68k_fetch_yam_word(uint32 addr);
inline uint32 mem68k_fetch_yam_long(uint32 addr);
inline uint8 mem68k_fetch_bank_byte(uint32 addr);
inline uint16 mem68k_fetch_bank_word(uint32 addr);
inline uint32 mem68k_fetch_bank_long(uint32 addr);
uint8 mem68k_fetch_io_byte(uint32 addr);
inline uint16 mem68k_fetch_io_word(uint32 addr);
inline uint32 mem68k_fetch_io_long(uint32 addr);
inline uint8 mem68k_fetch_ctrl_byte(uint32 addr);
inline uint16 mem68k_fetch_ctrl_word(uint32 addr);
inline uint32 mem68k_fetch_ctrl_long(uint32 addr);
inline uint8 mem68k_fetch_vdp_byte(uint32 addr);
uint16 mem68k_fetch_vdp_word(uint32 addr);
uint32 mem68k_fetch_vdp_long(uint32 addr);
inline uint8 mem68k_fetch_ram_byte(uint32 addr);
inline uint16 mem68k_fetch_ram_word(uint32 addr);
inline uint32 mem68k_fetch_ram_long(uint32 addr);
inline uint8 sram_fetch_byte(uint32 addr);
inline uint16 sram_fetch_word(uint32 addr);
inline uint32 sram_fetch_long(uint32 addr);


inline void mem68k_store_bad_byte(uint32 addr, uint8 data);
inline void mem68k_store_bad_word(uint32 addr, uint16 data);
inline void mem68k_store_bad_long(uint32 addr, uint32 data);
inline void mem68k_store_rom_byte(uint32 addr, uint8 data);
inline void mem68k_store_rom_word(uint32 addr, uint16 data);
inline void mem68k_store_rom_long(uint32 addr, uint32 data);
inline void mem68k_store_sram_byte(uint32 addr, uint8 data);
inline void mem68k_store_sram_word(uint32 addr, uint16 data);
inline void mem68k_store_sram_long(uint32 addr, uint32 data);
inline void mem68k_store_yam_byte(uint32 addr, uint8 data);
inline void mem68k_store_yam_word(uint32 addr, uint16 data);
inline void mem68k_store_yam_long(uint32 addr, uint32 data);
inline void mem68k_store_bank_byte(uint32 addr, uint8 data);
inline void mem68k_store_bank_word(uint32 addr, uint16 data);
inline void mem68k_store_bank_long(uint32 addr, uint32 data);
void mem68k_store_io_byte(uint32 addr, uint8 data);
inline void mem68k_store_io_word(uint32 addr, uint16 data);
inline void mem68k_store_io_long(uint32 addr, uint32 data);
void mem68k_store_ctrl_byte(uint32 addr, uint8 data);
void mem68k_store_ctrl_word(uint32 addr, uint16 data);
inline void mem68k_store_ctrl_long(uint32 addr, uint32 data);
void mem68k_store_vdp_byte(uint32 addr, uint8 data);
void mem68k_store_vdp_word(uint32 addr, uint16 data);
void mem68k_store_vdp_long(uint32 addr, uint32 data);
inline void mem68k_store_ram_byte(uint32 addr, uint8 data);
inline void mem68k_store_ram_word(uint32 addr, uint16 data);
inline void mem68k_store_ram_long(uint32 addr, uint32 data);
inline void sram_store_byte(uint32 addr, uint8 data);
inline void sram_store_word(uint32 addr, uint16 data);
inline void sram_store_long(uint32 addr, uint32 data);

t_cont mem68k_cont;


unsigned int th1_toggle;
unsigned int th2_toggle;
unsigned int th1_timer;
unsigned int th2_timer;
unsigned int th1_timer_start;
unsigned int th2_timer_start;

static uint8 mem68k_cont1ctrl;
static uint8 mem68k_cont2ctrl;
static uint8 mem68k_contEctrl;
static uint8 mem68k_cont1output;
static uint8 mem68k_cont2output;
static uint8 mem68k_contEoutput;

/*** memory map ***/

t_mem68k_def mem68k_def[] = {

  {0x000, 0x400, mem68k_memptr_rom,
   mem68k_fetch_rom_byte, mem68k_fetch_rom_word, mem68k_fetch_rom_long,
   mem68k_store_rom_byte, mem68k_store_rom_word, mem68k_store_rom_long},

  {0x400, 0x1000, mem68k_memptr_bad,
   mem68k_fetch_bad_byte, mem68k_fetch_bad_word, mem68k_fetch_bad_long,
   mem68k_store_bad_byte, mem68k_store_bad_word, mem68k_store_bad_long},

  {0xA00, 0xA10, mem68k_memptr_bad,     /* note overlaps blocks below */
   mem68k_fetch_sram_byte, mem68k_fetch_sram_word, mem68k_fetch_sram_long,
   mem68k_store_sram_byte, mem68k_store_sram_word, mem68k_store_sram_long},

  {0xA04, 0xA05, mem68k_memptr_bad,
   mem68k_fetch_yam_byte, mem68k_fetch_yam_word, mem68k_fetch_yam_long,
   mem68k_store_yam_byte, mem68k_store_yam_word, mem68k_store_yam_long},

  {0xA06, 0xA07, mem68k_memptr_bad,
   mem68k_fetch_bank_byte, mem68k_fetch_bank_word, mem68k_fetch_bank_long,
   mem68k_store_bank_byte, mem68k_store_bank_word, mem68k_store_bank_long},

  {0xA0C, 0xA10, mem68k_memptr_bad,     /* this is probably more yam/bank stuff */
   mem68k_fetch_bad_byte, mem68k_fetch_bad_word, mem68k_fetch_bad_long,
   mem68k_store_bad_byte, mem68k_store_bad_word, mem68k_store_bad_long},

  {0xA10, 0xA11, mem68k_memptr_bad,
   mem68k_fetch_io_byte, mem68k_fetch_io_word, mem68k_fetch_io_long,
   mem68k_store_io_byte, mem68k_store_io_word, mem68k_store_io_long},

  {0xA11, 0xA12, mem68k_memptr_bad,
   mem68k_fetch_ctrl_byte, mem68k_fetch_ctrl_word, mem68k_fetch_ctrl_long,
   mem68k_store_ctrl_byte, mem68k_store_ctrl_word, mem68k_store_ctrl_long},

  {0xC00, 0xC01, mem68k_memptr_bad,
   mem68k_fetch_vdp_byte, mem68k_fetch_vdp_word, mem68k_fetch_vdp_long,
   mem68k_store_vdp_byte, mem68k_store_vdp_word, mem68k_store_vdp_long},

  {0xE00, 0x1000, mem68k_memptr_ram,
   mem68k_fetch_ram_byte, mem68k_fetch_ram_word, mem68k_fetch_ram_long,
   mem68k_store_ram_byte, mem68k_store_ram_word, mem68k_store_ram_long},

  {0, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL}

};

uint8 *(*mem68k_memptr[0x1000]) (uint32 addr);
uint8 (*mem68k_fetch_byte[0x1000]) (uint32 addr);
uint16 (*mem68k_fetch_word[0x1000]) (uint32 addr);
uint32 (*mem68k_fetch_long[0x1000]) (uint32 addr);
void (*mem68k_store_byte[0x1000]) (uint32 addr, uint8 data);
void (*mem68k_store_word[0x1000]) (uint32 addr, uint16 data);
void (*mem68k_store_long[0x1000]) (uint32 addr, uint32 data);

/*** initialise memory tables ***/

int mem68k_init(void)
{

  mem68k_reset_tables();

  th1_toggle = 0;
  th2_toggle = 0;
  th1_timer = 0;
  th2_timer = 0;
  mem68k_cont1ctrl = 0;
  mem68k_cont2ctrl = 0;
  mem68k_contEctrl = 0;
  mem68k_cont1output = 0;
  mem68k_cont2output = 0;
  mem68k_contEoutput = 0;
  memset(&mem68k_cont, 0, sizeof(mem68k_cont));

  t_cont mem68k_cont;


	th1_timer_start = 0;
	th2_timer_start = 0;


  if(cpu68k_sramactive) mem68k_init_sram();

  return 0;
}

void mem68k_reset_tables(void)
{

  int i = 0;
  int j;

  do {
    for (j = mem68k_def[i].start; j < mem68k_def[i].end; j++) {
      mem68k_memptr[j] = mem68k_def[i].memptr;
      mem68k_fetch_byte[j] = mem68k_def[i].fetch_byte;
      mem68k_fetch_word[j] = mem68k_def[i].fetch_word;
      mem68k_fetch_long[j] = mem68k_def[i].fetch_long;
      mem68k_store_byte[j] = mem68k_def[i].store_byte;
      mem68k_store_word[j] = mem68k_def[i].store_word;
      mem68k_store_long[j] = mem68k_def[i].store_long;
    }
    i++;
  }
  while ((mem68k_def[i].start != 0) || (mem68k_def[i].end != 0));

}

void mem68k_init_sram(void)
{
	int j;
	int start = cpu68k_sramstart>>12;
	int end = cpu68k_sramend>>12;

	if(start == end) end++;

	for(j = start; j < end; j++) {
		mem68k_memptr[j] = mem68k_memptr_bad;
		mem68k_fetch_byte[j] = sram_fetch_byte;
  		mem68k_fetch_word[j] = sram_fetch_word;
      		mem68k_fetch_long[j] = sram_fetch_long;
      		mem68k_store_byte[j] = sram_store_byte;
      		mem68k_store_word[j] = sram_store_word;
  		mem68k_store_long[j] = sram_store_long;
	}
}

void sram_control(uint8 value)
{

    // Bit 0: 0=rom active, 1=sram active
    // Bit 1: 0=writeable,  1=write protect

    if(value & 1) {
    	if(!cpu68k_sramactive) {
		mem68k_init_sram();
		cpu68k_sramactive = 1;
	}
    } else {
    	if(cpu68k_sramactive) {
		mem68k_reset_tables();
		cpu68k_sramactive = 0;
	}
    }

    if(value & 2)	cpu68k_sram_protect = 1;
    else		cpu68k_sram_protect = 0;

}

//// sram routines ////

inline uint8 sram_fetch_byte(uint32 addr)
{

   if((cpu68k_sramactive) && (cpu68k_sramlen) &&
      (addr >= cpu68k_sramstart) && (addr < cpu68k_sramend)) {
   	return (*(uint8 *)(cpu68k_sram + (addr - cpu68k_sramstart)));
   }
   return 0;
}

inline uint16 sram_fetch_word(uint32 addr)
{

  if((cpu68k_sramactive) && (cpu68k_sramlen) &&
      (addr >= cpu68k_sramstart) && (addr < cpu68k_sramend)) {
    return LOCENDIAN16(*(uint16 *)(cpu68k_sram + (addr - cpu68k_sramstart)));
  }
  return 0;
}

inline uint32 sram_fetch_long(uint32 addr)
{

  if((cpu68k_sramactive) && (cpu68k_sramlen) &&
      (addr >= cpu68k_sramstart) && (addr < cpu68k_sramend)) {
#ifdef ALIGNLONGS
    return (LOCENDIAN16(*(uint16 *)(cpu68k_sram + (addr - cpu68k_sramstart))) << 16) |
      LOCENDIAN16(*(uint16 *)(cpu68k_sram + (addr + 2 - cpu68k_sramstart)));
#else
    return LOCENDIAN32(*(uint32 *)(cpu68k_sram + (addr - cpu68k_sramstart)));
#endif
  }
  return 0;
}

inline void sram_store_byte(uint32 addr, uint8 data)
{

  if((cpu68k_sramactive) && (!cpu68k_sram_protect) &&
     (addr >= cpu68k_sramstart) && (addr < cpu68k_sramend)) {
  *(uint8 *)(cpu68k_sram + (addr - cpu68k_sramstart)) = data;
  }
  return;
}

inline void sram_store_word(uint32 addr, uint16 data)
{

  if((cpu68k_sramactive) && (!cpu68k_sram_protect) &&
     (addr >= cpu68k_sramstart) && (addr < cpu68k_sramend)) {
  *(uint16 *)(cpu68k_sram + (addr - cpu68k_sramstart)) = LOCENDIAN16(data);
  }
  return;
}

inline void sram_store_long(uint32 addr, uint32 data)
{

  if((cpu68k_sramactive) && (!cpu68k_sram_protect) &&
     (addr >= cpu68k_sramstart) && (addr < cpu68k_sramend)) {
#ifdef ALIGNLONGS
  *(uint16 *)(cpu68k_sram + (addr - cpu68k_sramstart)) = LOCENDIAN16((uint16)(data >> 16));
  *(uint16 *)(cpu68k_sram + (addr + 2 - cpu68k_sramstart)) = LOCENDIAN16((uint16)(data));
#else
  *(uint32 *)(cpu68k_sram + (addr - cpu68k_sramstart)) = LOCENDIAN32(data);
#endif
  }
  return;
}


/*** memptr routines - called for IPC generation so speed is not vital ***/

inline uint8 *mem68k_memptr_bad(uint32 addr)
{
  //LOG_CRITICAL(("%08X [MEM] Invalid memory access 0x%X", regs.pc, addr));
  return cpu68k_rom;
}

inline uint8 *mem68k_memptr_rom(uint32 addr)
{
  if (addr < cpu68k_romlen) {
    return (cpu68k_rom + addr);
  }
  //LOG_CRITICAL(("%08X [MEM] Invalid memory access to ROM 0x%X", regs.pc,
  //              addr));
  return cpu68k_rom;
}

inline uint8 *mem68k_memptr_ram(uint32 addr)
{
  /* LOG_USER(("%08X [MEM] Executing code from RAM 0x%X", regs.pc, addr)); */
  addr &= 0xffff;
  return (cpu68k_ram + addr);
}


/*** BAD fetch/store ***/

inline uint8 mem68k_fetch_bad_byte(uint32 addr)
{
  return 0;
}

inline uint16 mem68k_fetch_bad_word(uint32 addr)
{
  return 0;
}

inline uint32 mem68k_fetch_bad_long(uint32 addr)
{
  return 0;
}

inline void mem68k_store_bad_byte(uint32 addr, uint8 data)
{
  // SRAM Status
  if(addr == 0xa130f1) sram_control(data);

}

inline void mem68k_store_bad_word(uint32 addr, uint16 data)
{
}

inline void mem68k_store_bad_long(uint32 addr, uint32 data)
{
}


/*** ROM fetch/store ***/

inline uint8 mem68k_fetch_rom_byte(uint32 addr)
{
  if (addr < cpu68k_romlen) {

    return (*(uint8 *)(cpu68k_rom + addr));
  }

  return 0;
}

inline uint16 mem68k_fetch_rom_word(uint32 addr)
{
  if (addr < cpu68k_romlen) {
    return LOCENDIAN16(*(uint16 *)(cpu68k_rom + addr));
  }

  return 0;
}

inline uint32 mem68k_fetch_rom_long(uint32 addr)
{
  if (addr < cpu68k_romlen) {
#ifdef ALIGNLONGS
    return (LOCENDIAN16(*(uint16 *)(cpu68k_rom + addr)) << 16) |
      LOCENDIAN16(*(uint16 *)(cpu68k_rom + addr + 2));
#else
    return LOCENDIAN32(*(uint32 *)(cpu68k_rom + addr));
#endif
  }

  return 0;
}

inline void mem68k_store_rom_byte(uint32 addr, uint8 data)
{
}

inline void mem68k_store_rom_word(uint32 addr, uint16 data)
{
}

inline void mem68k_store_rom_long(uint32 addr, uint32 data)
{
}


/*** SRAM fetch/store ***/

inline uint8 mem68k_fetch_sram_byte(uint32 addr)
{
  addr &= 0x1fff;
  return (*(uint8 *)(cpuz80_ram + addr));
}

inline uint16 mem68k_fetch_sram_word(uint32 addr)
{
  uint8 data;

  addr &= 0x1fff;
  /* sram word fetches are fetched with duplicated low byte data */
  data = *(uint8 *)(cpuz80_ram + addr);
  return data | (data << 8);
}

inline uint32 mem68k_fetch_sram_long(uint32 addr)
{
  addr &= 0x1fff;
#ifdef ALIGNLONGS
  return (LOCENDIAN16(*(uint16 *)(cpuz80_ram + addr)) << 16) |
    LOCENDIAN16(*(uint16 *)(cpuz80_ram + addr + 2));
#else
  return LOCENDIAN32(*(uint32 *)(cpuz80_ram + addr));
#endif
}

inline void mem68k_store_sram_byte(uint32 addr, uint8 data)
{
  addr &= 0x1fff;
  *(uint8 *)(cpuz80_ram + addr) = data;
  return;
}

inline void mem68k_store_sram_word(uint32 addr, uint16 data)
{
  addr &= 0x1fff;
  /* word writes are stored with low byte cleared */
  *(uint8 *)(cpuz80_ram + addr) = data >> 8;
  return;
}

inline void mem68k_store_sram_long(uint32 addr, uint32 data)
{
  addr &= 0x1fff;
#ifdef ALIGNLONGS
  *(uint16 *)(cpuz80_ram + addr) = LOCENDIAN16((uint16)(data >> 16));
  *(uint16 *)(cpuz80_ram + addr + 2) = LOCENDIAN16((uint16)(data));
#else
  *(uint32 *)(cpuz80_ram + addr) = LOCENDIAN32(data);
#endif
  return;
}


/*** YAM fetch/store ***/

inline uint8 mem68k_fetch_yam_byte(uint32 addr)
{
  addr -= 0xA04000;

  if (addr < 4) {
    return sound_ym2612fetch(addr);
  } else {
    //LOG_CRITICAL(("%08X [YAM] Invalid YAM fetch (byte) 0x%X", regs.pc, addr));
    return 0;
  }
}

inline uint16 mem68k_fetch_yam_word(uint32 addr)
{
  return 0;
}

inline uint32 mem68k_fetch_yam_long(uint32 addr)
{
  /* no longs please */
  return 0;
}

inline void mem68k_store_yam_byte(uint32 addr, uint8 data)
{
  addr -= 0xA04000;
  /* LOG_USER(("%08X [YAM] (68k) store (byte) 0x%X (%d)", regs.pc, addr,
     data)); */
  if (addr < 4)
    sound_ym2612store(addr, data);
  else
  {
    //LOG_CRITICAL(("%08X [YAM] Invalid YAM store (byte) 0x%X", regs.pc, addr));
  }
}

inline void mem68k_store_yam_word(uint32 addr, uint16 data)
{

}

inline void mem68k_store_yam_long(uint32 addr, uint32 data)
{

}


/*** BANK fetch/store ***/

inline uint8 mem68k_fetch_bank_byte(uint32 addr)
{
  /* write only */

  return 0;
}

inline uint16 mem68k_fetch_bank_word(uint32 addr)
{
  /* write only */

  return 0;
}

inline uint32 mem68k_fetch_bank_long(uint32 addr)
{
  /* write only */

  return 0;
}

inline void mem68k_store_bank_byte(uint32 addr, uint8 data)
{
  addr -= 0xA06000;
  if (addr == 0x000) {
    cpuz80_bankwrite(data);
  }
}

inline void mem68k_store_bank_word(uint32 addr, uint16 data)
{
  addr -= 0xA06000;
  if (addr == 0x000) {
    cpuz80_bankwrite(data >> 8);
  }
}

inline void mem68k_store_bank_long(uint32 addr, uint32 data)
{

}


/*** I/O fetch/store ***/

uint8 mem68k_fetch_io_byte(uint32 addr)
{
  uint8 in;

  addr -= 0xA10000;
  if ((addr & 1) == 0) {
    //LOG_CRITICAL(("%08X [IO] Invalid memory fetch (byte) 0x%X",
    //              regs.pc, addr));
    return 0;
  }
  switch (addr >> 1) {
  case 0:                      /* 0x1 */
    /* version */
    //return (1 << 5 | vdp_pal << 6 | vdp_overseas << 7);
	return (1 << 5 | gen_region << 6);
  case 1:                      /* 0x3 */
    /* get input state */

	// Multitap check
	if(((mem68k_cont2output & 0x0C) == 0x0C) && (mem68k_cont2output & 0x40) && gen_multitap)
		return 0x70;

	if(!gen_sixcont)  { // using normal 3-button controller, OR 6-button before timeout

		in = ((mem68k_cont1output & 1 << 6) // determine value of TH bit
        	  ? ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].up) | (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].down) << 1 |
            	 (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].left) << 2 | (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].right) << 3 |
             	(1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].b) << 4 | (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].c) << 5) // TH = 1, in = CBRLDU
          	: ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].up) | (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].down) << 1 |
            	 (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].a) << 4 | (1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].start) << 5)); // TH = 0, in = SA00DU
    	return (in & ~mem68k_cont1ctrl) | (mem68k_cont1output & mem68k_cont1ctrl); // mask, leave in inputs. Or to include the value of the output pin (TH).

	} else { // using 6-button controller

		if(th1_timer)
		{
			if(((cpu68k_clocks + cpu68k_clocks_last1) - th1_timer_start) > 8192) // timeout
			{
				th1_timer = 0;
				th1_toggle = 0;
				cpu68k_clocks_last1 = 0;
			}
		}

		switch(th1_toggle) {

			case 2: in = ((mem68k_cont1output & 1 << 6)
						? ((1 -  mem68k_cont.cont1[mem68k_cont.cont1_curr].up) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].down) << 1) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].left) << 2) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].right) << 3) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].b) << 4) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].c) << 5)) // TH = 1, in = CBRLDU
						: (((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].a) << 4) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].start) << 5))); // TH = 0, in = SA0000

					break;
			case 3: in = ((mem68k_cont1output & 1 << 6)
		    			? ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].z) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].y) << 1) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].x) << 2) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].mode) << 3) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].b) << 4) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].c) << 5)) // TH = 1, in = CBMXYZ
						: (0x0F | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].a) << 4) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].start) << 5))); // TH = 0, in = SA1111

					break;
			default:
					in = ((mem68k_cont1output & 1 << 6)
						? ((1 -  mem68k_cont.cont1[mem68k_cont.cont1_curr].up) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].down) << 1) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].left) << 2) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].right) << 3) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].b) << 4) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].c) << 5)) // TH = 1, in = CBRLDU
						: ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].up) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].down) << 1) |
						   ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].a) << 4) | ((1 - mem68k_cont.cont1[mem68k_cont.cont1_curr].start) << 5))); // TH = 0, in = SA00DU

					break;

		}

		return (in & ~mem68k_cont1ctrl) | (mem68k_cont1output & mem68k_cont1ctrl);

	}

  case 2:                      /* 0x5 */
    /* get input state */
	if(!gen_sixcont)  {

	    in = ((mem68k_cont2output & 1 << 6)
    	      ? ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].up) | (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].down) << 1 |
        	     (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].left) << 2 | (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].right) << 3 |
            	 (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].b) << 4 | (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].c) << 5)
          	: ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].up) | (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].down) << 1 |
            	 (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].a) << 4 | (1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].start) << 5));
    	return (in & ~mem68k_cont2ctrl) | (mem68k_cont2output & mem68k_cont2ctrl);

	} else {

		if(th2_timer)
		{
			if(((cpu68k_clocks + cpu68k_clocks_last2) - th2_timer_start) > 8192) // timeout
			{
				th2_timer = 0;
				th2_toggle = 0;
				cpu68k_clocks_last2 = 0;
			}
		}

		switch(th2_toggle) {

			case 2: in = ((mem68k_cont2output & 1 << 6)
						? ((1 -  mem68k_cont.cont2[mem68k_cont.cont2_curr].up) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].down) << 1) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].left) << 2) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].right) << 3) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].b) << 4) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].c) << 5)) // TH = 1, in = CBRLDU
						: (((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].a) << 4) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].start) << 5))); // TH = 0, in = SA0000
					break;
			case 3: in = ((mem68k_cont2output & 1 << 6)
		    			? ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].z) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].y) << 1) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].x) << 2) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].mode) << 3) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].b) << 4) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].c) << 5)) // TH = 1, in = CBMXYZ
						: (0x0F | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].a) << 4) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].start) << 5))); // TH = 0, in = SA1111
					break;
			default: in = ((mem68k_cont2output & 1 << 6)
						? ((1 -  mem68k_cont.cont2[mem68k_cont.cont2_curr].up) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].down) << 1) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].left) << 2) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].right) << 3) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].b) << 4) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].c) << 5)) // TH = 1, in = CBRLDU
						: ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].up) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].down) << 1) |
						   ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].a) << 4) | ((1 - mem68k_cont.cont2[mem68k_cont.cont2_curr].start) << 5))); // TH = 0, in = SA00DU
					break;
		}

		return (in & ~mem68k_cont2ctrl) | (mem68k_cont2output & mem68k_cont2ctrl);

	}

  case 3:                      /* 0x7 */
    /* get input state */
    in = 0;                     /* BUG: unsupported */
    return (in & ~mem68k_cont1ctrl) | (mem68k_cont1output & mem68k_cont1ctrl);
  case 4:                      /* 0x9 */
    return mem68k_cont1ctrl;
  case 5:                      /* 0xB */
    return mem68k_cont2ctrl;
  case 6:                      /* 0xD */
    return mem68k_contEctrl;
  default:
    //LOG_CRITICAL(("%08X [IO] Invalid memory fetch (byte) 0x%X",
    //              regs.pc, addr));
    return 0;
  }
}

inline uint16 mem68k_fetch_io_word(uint32 addr)
{
  return mem68k_fetch_io_byte(addr + 1);
}

inline uint32 mem68k_fetch_io_long(uint32 addr)
{
  return (mem68k_fetch_io_word(addr) << 16) | mem68k_fetch_io_word(addr + 2);
}

void mem68k_store_io_byte(uint32 addr, uint8 data)
{
  addr -= 0xA10000;
  switch (addr) {
  case 0x3:

  	if((data & 0x40) && !(mem68k_cont1output & 0x40)) th1_toggle++;
	if(th1_toggle == 3) {
		th1_timer = 1;
		th1_timer_start = cpu68k_clocks;
	}

    mem68k_cont1output = data;
    return;
  case 0x5:

	if(((data & 0x0C) == 0x0C) && gen_multitap) // software is trying to communicate with the multitap
	{
		switch(data)
		{
			case 0x0C:
				mem68k_cont.cont1_curr = 0;
				break;
			case 0x1C:
				mem68k_cont.cont1_curr = 1;
				break;
			case 0x2C:
				mem68k_cont.cont1_curr = 2;
				break;
			case 0x3C:
				mem68k_cont.cont1_curr = 3;
				break;
			default:
				break;
		}
	}

  	if((data & 0x40) && !(mem68k_cont2output & 0x40)) th2_toggle++;
	if(th2_toggle == 3) {
		th2_timer = 1;
		th2_timer_start = cpu68k_clocks;
	}

    mem68k_cont2output = data;
    return;
  case 0x7:
    mem68k_contEoutput = data;
    return;
  case 0x9:
    mem68k_cont1ctrl = data;
    if (data != 0x40) {
      //LOG_CRITICAL(("%08X [IO] Unknown controller 1 setting (0x%X)",
       //             regs.pc, data));
    }
    return;
  case 0xB:
    mem68k_cont2ctrl = data;
    if (data != 0x40) {
      //LOG_CRITICAL(("%08X [IO] Unknown controller 2 setting (0x%X)",
       //             regs.pc, data));
    }
    return;
  case 0xD:
    mem68k_contEctrl = data;
    return;
  case 0xF:
  case 0x11:
  case 0x13:
  case 0x15:
  case 0x17:
  case 0x19:
  case 0x1B:
  case 0x1D:
  case 0x1F:
    /* return; */
  default:
    //LOG_CRITICAL(("%08X [IO] Invalid memory store (byte) 0x%X",
    //              regs.pc, addr));
    return;
  }
}

inline void mem68k_store_io_word(uint32 addr, uint16 data)
{
  if (data >> 8)
  {
    //LOG_CRITICAL(("%08X [IO] Word store to %X of %X", addr, data));
  }
  mem68k_store_io_byte(addr + 1, data & 0xff);
}

inline void mem68k_store_io_long(uint32 addr, uint32 data)
{
  mem68k_store_io_word(addr, (uint16)(data >> 16));
  mem68k_store_io_word(addr + 2, (uint16)data);
  return;
}


/*** CTRL fetch/store ***/

inline uint8 mem68k_fetch_ctrl_byte(uint32 addr)
{
  addr -= 0xA11000;
  /* 0x000 mode (write only), 0x100 z80 busreq, 0x200 z80 reset (write only) */
  if (addr == 0x100) {
    return cpuz80_active ? 1 : 0;
  }
  //LOG_CRITICAL(("%08X [CTRL] Invalid memory fetch (byte) 0x%X",
  //              regs.pc, addr));
  return 0;
}

inline uint16 mem68k_fetch_ctrl_word(uint32 addr)
{
  addr -= 0xA11000;
  /* 0x000 mode (write only), 0x100 z80 busreq, 0x200 z80 reset (write only) */
  if (addr == 0x100) {
    return cpuz80_active ? 0x100 : 0;
  }
  //LOG_CRITICAL(("%08X [CTRL] Invalid memory fetch (word) 0x%X",
  //              regs.pc, addr));
  return 0;
}

inline uint32 mem68k_fetch_ctrl_long(uint32 addr)
{
  addr -= 0xA11000;
  /* no long access allowed */
  //LOG_CRITICAL(("%08X [CTRL] Invalid memory fetch (long) 0x%X",
  //              regs.pc, addr));
  return 0;
}

void mem68k_store_ctrl_byte(uint32 addr, uint8 data)
{
  addr -= 0xA11000;
  if (addr == 0x000 || addr == 0x001) {
    /* z80 memory mode - not applicable for production carts */
    return;
  } else if (addr == 0x100) {
    /* bus request */
    if (data & 1) {
      cpuz80_stop();
    } else {
      cpuz80_start();
    }
  } else if (addr == 0x101) {
    return;                     /* ignore low byte */
  } else if (addr == 0x200) {
    /* z80 reset request */
    if (!(data & 1)) {
      /* cpuz80_stop(); */
      cpuz80_resetcpu();
      sound_genreset();
    } else {
      cpuz80_unresetcpu();
    }
  } else if (addr == 0x201) {
    return;                     /* ignore low byte */
  } else {
    //LOG_CRITICAL(("%08X [CTRL] Invalid memory store (byte) 0x%X",
    //              regs.pc, addr));
  }
}

void mem68k_store_ctrl_word(uint32 addr, uint16 data)
{
  addr -= 0xA11000;
  if (addr == 0x000) {
    /* z80 memory mode - not applicable for production carts */
    return;
  } else if (addr == 0x100) {
    /* bus request */
    if (data == 0x100) {
      cpuz80_stop();
    } else {
      cpuz80_start();
    }
  } else if (addr == 0x200) {
    /* z80 reset request */
    if (!(data & 0x100)) {
      /* cpuz80_stop(); */
      cpuz80_resetcpu();
      sound_genreset();
    } else {
      cpuz80_unresetcpu();
    }
  } else {
    //LOG_CRITICAL(("%08X [CTRL] Invalid memory store (word) 0x%X",
     //             regs.pc, addr));
  }
}

inline void mem68k_store_ctrl_long(uint32 addr, uint32 data)
{
  /* no long access allowed */
}


/*** VDP fetch/store ***/

inline uint8 mem68k_fetch_vdp_byte(uint32 addr)
{
  uint16 data = mem68k_fetch_vdp_word(addr & ~1);
  return ((addr & 1) ? (data & 0xff) : ((data >> 8) & 0xff));
}

uint16 mem68k_fetch_vdp_word(uint32 addr)
{
#ifdef DEBUG_BUS
  if (addr & 1) {
    //LOG_CRITICAL(("%08X [VDP] Bus error 0x%X", regs.pc, addr));
    return 0;
  }
#endif
  addr -= 0xC00000;
  switch (addr >> 1) {
  case 0:
  case 1:
    /* data port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Word fetch from data port 0x%X", regs.pc, addr));
#endif
    return vdp_fetchdata();
  case 2:
  case 3:
    /* control port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Word fetch from control port "
    //             "(status) 0x%X", regs.pc, addr));
#endif
    return vdp_status();
  case 4:
    /* hv counter */
    {
      uint8 line8;
      uint16 hvcount;

      /* line counter advances at H-int */
//      line8 = (vdp_line - vdp_visstartline + (vdp_event > 2 ? 1 : 0)) & 0xff;

	  line8 = (vdp_line - (vdp_event > 2 ? 1 : 0)) & 0xff;
	  if(line8 > (vdp_vislines + 0x0A)) line8 -= 6;
	  line8 = (line8 - vdp_visstartline) & 0xff;

#ifdef DEBUG_VDP
      //LOG_VERBOSE(("%08X [VDP] Word fetch from hv counter 0x%X",
      //             regs.pc, addr));
#endif
      if ((vdp_reg[12] >> 1) & 3) {
        /* interlace mode - replace lowest bit with highest bit */
        hvcount = ((line8 & ~1) << 8) | (line8 & 0x100) | vdp_gethpos();
        return hvcount;
      } else {
        /* non-interlace mode */
        hvcount = (line8 << 8) | vdp_gethpos();
        return hvcount;
      }
    }
  case 8:
    //LOG_CRITICAL(("%08X [VDP] PSG/prohibited word fetch.", regs.pc));
    return 0;
  default:
    //LOG_CRITICAL(("%08X [VDP] Invalid memory fetch (word) 0x%X",
    //              regs.pc, addr));
    return 0;
  }
}

uint32 mem68k_fetch_vdp_long(uint32 addr)
{
#ifdef DEBUG_BUS
  if (addr & 1) {
    //LOG_CRITICAL(("%08X [VDP] Bus error 0x%X", regs.pc, addr));
    return 0;
  }
#endif
  addr -= 0xC00000;
  switch (addr >> 1) {
  case 0:
    /* data port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Long fetch from data port 0x%X", regs.pc, addr));
#endif
    return (vdp_fetchdata() << 16) | vdp_fetchdata();
  case 2:
    /* control port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Long fetch from control port 0x%X",
     //            regs.pc, addr));
    //LOG_CRITICAL(("%08X [VDP] Long fetch from control port 0x%X",
    //              regs.pc, addr));
#endif
    return 0;
  case 4:
    /* hv counter ish */
    //LOG_CRITICAL(("%08X [VDP] Long fetch from hv/prohibited 0x%X",
    //              regs.pc, addr));
    return 0;
  default:
    //LOG_CRITICAL(("%08X [VDP] Invalid memory fetch (word) 0x%X",
    //              regs.pc, addr));
    return 0;
  }
}

void mem68k_store_vdp_byte(uint32 addr, uint8 data)
{
  addr -= 0xC00000;
  switch (addr) {
  case 0:
  case 1:
  case 2:
  case 3:
    /* data port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Byte store to DATA of %X [%d][%X]", regs.pc,
    //             data, vdp_reg[23] >> 6, vdp_reg[1]));
#endif
    vdp_storedata(data | (data << 8));
    return;
  case 4:
  case 5:
  case 6:
  case 7:

#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Byte store to CONTROL of %X [%d][%X]",
    //             regs.pc, data, vdp_reg[23] >> 6, vdp_reg[1]));
#endif
    /* control port */
    vdp_storectrl(data | (data << 8));
    return;
  case 8:
  case 9:
    /* hv counter */
    //LOG_CRITICAL(("%08X [VDP] Byte store to hv counter 0x%X", regs.pc, addr));
    return;
  case 17:
    sound_sn76496store(data);
    return;
  default:
    //LOG_CRITICAL(("%08X [VDP] Invalid memory store (byte) 0x%X",
     //             regs.pc, addr));
    return;
  }
}

void mem68k_store_vdp_word(uint32 addr, uint16 data)
{
#ifdef DEBUG_BUS
  if (addr & 1) {
    //LOG_CRITICAL(("%08X [VDP] Bus error 0x%X", regs.pc, addr));
    return;
  }
#endif
  addr -= 0xC00000;
  switch (addr >> 1) {
  case 0:
  case 1:
    /* data port */
#ifdef DEBUG_VDP
    //LOG_CRITICAL(("%08X [VDP] Word store to DATA of %X [%d][%X]", regs.pc,
     //             data, vdp_reg[23] >> 6, vdp_reg[1]));
#endif
    vdp_storedata(data);
    return;
  case 2:
  case 3:
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Word store to CONTROL of %X [%d][%X]",
     //            regs.pc, data, vdp_reg[23] >> 6, vdp_reg[1]));
#endif
    /* control port */
    vdp_storectrl(data);
    return;
  case 4:
    /* hv counter */
    //LOG_CRITICAL(("%08X [VDP] Word store to hv counter 0x%X", regs.pc, addr));
    return;
  case 8:
    //LOG_CRITICAL(("%08X [VDP] PSG/prohibited word store.", regs.pc));
    return;
  default:
    //LOG_CRITICAL(("%08X [VDP] Invalid memory store (word) 0x%X", regs.pc,
     //             addr));
    return;
  }
}

void mem68k_store_vdp_long(uint32 addr, uint32 data)
{
#ifdef DEBUG_BUS
  if (addr & 1) {
    //LOG_CRITICAL(("%08X [VDP] Bus error 0x%X", regs.pc, addr));
    return;
  }
#endif
  addr -= 0xC00000;
  switch (addr >> 1) {
  case 0:
    /* data port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Long store to DATA of %X [%d][%X]", regs.pc,
     //            data, vdp_reg[23] >> 6, vdp_reg[1]));
#endif
    vdp_storedata((uint16)(data >> 16));
    vdp_storedata((uint16)(data));
    return;
  case 2:
    /* control port */
#ifdef DEBUG_VDP
    //LOG_VERBOSE(("%08X [VDP] Long store to CONTROL of %X [%d][%X]",
     //            regs.pc, data, vdp_reg[23] >> 6, vdp_reg[1]));
#endif
    vdp_storectrl((uint16)(data >> 16));
    vdp_storectrl((uint16)(data));
    return;
  case 4:
    /* hv counter */
    //LOG_CRITICAL(("%08X [VDP] Long store to hv/prohibited 0x%X", regs.pc,
     //             addr));
    return;
  default:
    //LOG_CRITICAL(("%08X [VDP] Invalid memory store (long) 0x%X", regs.pc,
     //             addr));
    return;
  }
}

/*** RAM fetch/store ***/

inline uint8 mem68k_fetch_ram_byte(uint32 addr)
{
  addr &= 0xffff;
  return (*(uint8 *)(cpu68k_ram + addr));
}

inline uint16 mem68k_fetch_ram_word(uint32 addr)
{
  addr &= 0xffff;
  return LOCENDIAN16(*(uint16 *)(cpu68k_ram + addr));
}

inline uint32 mem68k_fetch_ram_long(uint32 addr)
{
  addr &= 0xffff;
#ifdef ALIGNLONGS
  return (LOCENDIAN16(*(uint16 *)(cpu68k_ram + addr)) << 16) |
    LOCENDIAN16(*(uint16 *)(cpu68k_ram + addr + 2));
#else
  return LOCENDIAN32(*(uint32 *)(cpu68k_ram + addr));
#endif
}

inline void mem68k_store_ram_byte(uint32 addr, uint8 data)
{
  addr &= 0xffff;
  *(uint8 *)(cpu68k_ram + addr) = data;
  return;
}

inline void mem68k_store_ram_word(uint32 addr, uint16 data)
{
  addr &= 0xffff;
  *(uint16 *)(cpu68k_ram + addr) = LOCENDIAN16(data);
  return;
}

inline void mem68k_store_ram_long(uint32 addr, uint32 data)
{
  addr &= 0xffff;
#ifdef ALIGNLONGS
  *(uint16 *)(cpu68k_ram + addr) = LOCENDIAN16((uint16)(data >> 16));
  *(uint16 *)(cpu68k_ram + addr + 2) = LOCENDIAN16((uint16)(data));
#else
  *(uint32 *)(cpu68k_ram + addr) = LOCENDIAN32(data);
#endif
  return;
}
