{
  "module_name": "acenic.h",
  "hash_id": "b5990d32312f816ec032274a34ffbadc9a7db3656dcb945e85dac356aa146d7b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/alteon/acenic.h",
  "human_readable_source": " \n#ifndef _ACENIC_H_\n#define _ACENIC_H_\n#include <linux/interrupt.h>\n\n\n \n#define USE_TX_COAL_NOW\t 0\n\n \n\nstruct ace_regs {\n\tu32\tpad0[16];\t \n\n\tu32\tHostCtrl;\t \n\tu32\tLocalCtrl;\n\n\tu32\tpad1[2];\n\n\tu32\tMiscCfg;\t \n\n\tu32\tpad2[2];\n\n\tu32\tPciState;\n\n\tu32\tpad3[2];\t \n\n\tu32\tWinBase;\n\tu32\tWinData;\n\n\tu32\tpad4[12];\t \n\n\tu32\tDmaWriteState;\t \n\tu32\tpad5[3];\n\tu32\tDmaReadState;\t \n\n\tu32\tpad6[26];\n\n\tu32\tAssistState;\n\n\tu32\tpad7[8];\t \n\n\tu32\tCpuCtrl;\t \n\tu32\tPc;\n\n\tu32\tpad8[3];\n\n\tu32\tSramAddr;\t \n\tu32\tSramData;\n\n\tu32\tpad9[49];\n\n\tu32\tMacRxState;\t \n\n\tu32\tpad10[7];\n\n\tu32\tCpuBCtrl;\t \n\tu32\tPcB;\n\n\tu32\tpad11[3];\n\n\tu32\tSramBAddr;\t \n\tu32\tSramBData;\n\n\tu32\tpad12[105];\n\n\tu32\tpad13[32];\t \n\tu32\tStats[32];\n\n\tu32\tMb0Hi;\t\t \n\tu32\tMb0Lo;\n\tu32\tMb1Hi;\n\tu32\tCmdPrd;\n\tu32\tMb2Hi;\n\tu32\tTxPrd;\n\tu32\tMb3Hi;\n\tu32\tRxStdPrd;\n\tu32\tMb4Hi;\n\tu32\tRxJumboPrd;\n\tu32\tMb5Hi;\n\tu32\tRxMiniPrd;\n\tu32\tMb6Hi;\n\tu32\tMb6Lo;\n\tu32\tMb7Hi;\n\tu32\tMb7Lo;\n\tu32\tMb8Hi;\n\tu32\tMb8Lo;\n\tu32\tMb9Hi;\n\tu32\tMb9Lo;\n\tu32\tMbAHi;\n\tu32\tMbALo;\n\tu32\tMbBHi;\n\tu32\tMbBLo;\n\tu32\tMbCHi;\n\tu32\tMbCLo;\n\tu32\tMbDHi;\n\tu32\tMbDLo;\n\tu32\tMbEHi;\n\tu32\tMbELo;\n\tu32\tMbFHi;\n\tu32\tMbFLo;\n\n\tu32\tpad14[32];\n\n\tu32\tMacAddrHi;\t \n\tu32\tMacAddrLo;\n\tu32\tInfoPtrHi;\n\tu32\tInfoPtrLo;\n\tu32\tMultiCastHi;\t \n\tu32\tMultiCastLo;\n\tu32\tModeStat;\n\tu32\tDmaReadCfg;\n\tu32\tDmaWriteCfg;\t \n\tu32\tTxBufRat;\n\tu32\tEvtCsm;\n\tu32\tCmdCsm;\n\tu32\tTuneRxCoalTicks; \n\tu32\tTuneTxCoalTicks;\n\tu32\tTuneStatTicks;\n\tu32\tTuneMaxTxDesc;\n\tu32\tTuneMaxRxDesc;\t \n\tu32\tTuneTrace;\n\tu32\tTuneLink;\n\tu32\tTuneFastLink;\n\tu32\tTracePtr;\t \n\tu32\tTraceStrt;\n\tu32\tTraceLen;\n\tu32\tIfIdx;\n\tu32\tIfMtu;\t\t \n\tu32\tMaskInt;\n\tu32\tGigLnkState;\n\tu32\tFastLnkState;\n\tu32\tpad16[4];\t \n\tu32\tRxRetCsm;\t \n\n\tu32\tpad17[31];\n\n\tu32\tCmdRng[64];\t \n\tu32\tWindow[0x200];\n};\n\n\ntypedef struct {\n\tu32 addrhi;\n\tu32 addrlo;\n} aceaddr;\n\n\n#define ACE_WINDOW_SIZE\t0x800\n\n#define ACE_JUMBO_MTU 9000\n#define ACE_STD_MTU 1500\n\n#define ACE_TRACE_SIZE 0x8000\n\n \n\n#define IN_INT\t\t0x01\n#define CLR_INT\t\t0x02\n#define HW_RESET\t0x08\n#define BYTE_SWAP\t0x10\n#define WORD_SWAP\t0x20\n#define MASK_INTS\t0x40\n\n \n\n#define EEPROM_DATA_IN\t\t0x800000\n#define EEPROM_DATA_OUT\t\t0x400000\n#define EEPROM_WRITE_ENABLE\t0x200000\n#define EEPROM_CLK_OUT\t\t0x100000\n\n#define EEPROM_BASE\t\t0xa0000000\n\n#define EEPROM_WRITE_SELECT\t0xa0\n#define EEPROM_READ_SELECT\t0xa1\n\n#define SRAM_BANK_512K\t\t0x200\n\n\n \n#define ACE_SHORT_DELAY\t\t2\n#define ACE_LONG_DELAY\t\t4\n\n\n \n\n#define SYNC_SRAM_TIMING\t0x100000\n\n\n \n\n#define CPU_RESET\t\t0x01\n#define CPU_TRACE\t\t0x02\n#define CPU_PROM_FAILED\t\t0x10\n#define CPU_HALT\t\t0x00010000\n#define CPU_HALTED\t\t0xffff0000\n\n\n \n\n#define DMA_READ_MAX_4\t\t0x04\n#define DMA_READ_MAX_16\t\t0x08\n#define DMA_READ_MAX_32\t\t0x0c\n#define DMA_READ_MAX_64\t\t0x10\n#define DMA_READ_MAX_128\t0x14\n#define DMA_READ_MAX_256\t0x18\n#define DMA_READ_MAX_1K\t\t0x1c\n#define DMA_WRITE_MAX_4\t\t0x20\n#define DMA_WRITE_MAX_16\t0x40\n#define DMA_WRITE_MAX_32\t0x60\n#define DMA_WRITE_MAX_64\t0x80\n#define DMA_WRITE_MAX_128\t0xa0\n#define DMA_WRITE_MAX_256\t0xc0\n#define DMA_WRITE_MAX_1K\t0xe0\n#define DMA_READ_WRITE_MASK\t0xfc\n#define MEM_READ_MULTIPLE\t0x00020000\n#define PCI_66MHZ\t\t0x00080000\n#define PCI_32BIT\t\t0x00100000\n#define DMA_WRITE_ALL_ALIGN\t0x00800000\n#define READ_CMD_MEM\t\t0x06000000\n#define WRITE_CMD_MEM\t\t0x70000000\n\n\n \n\n#define ACE_BYTE_SWAP_BD\t0x02\n#define ACE_WORD_SWAP_BD\t0x04\t\t \n#define ACE_WARN\t\t0x08\n#define ACE_BYTE_SWAP_DMA\t0x10\n#define ACE_NO_JUMBO_FRAG\t0x200\n#define ACE_FATAL\t\t0x40000000\n\n\n \n\n#define DMA_THRESH_1W\t\t0x10\n#define DMA_THRESH_2W\t\t0x20\n#define DMA_THRESH_4W\t\t0x40\n#define DMA_THRESH_8W\t\t0x80\n#define DMA_THRESH_16W\t\t0x100\n#define DMA_THRESH_32W\t\t0x0\t \n\n\n \n\n#define TICKS_PER_SEC\t\t1000000\n\n\n \n\n#define LNK_PREF\t\t0x00008000\n#define LNK_10MB\t\t0x00010000\n#define LNK_100MB\t\t0x00020000\n#define LNK_1000MB\t\t0x00040000\n#define LNK_FULL_DUPLEX\t\t0x00080000\n#define LNK_HALF_DUPLEX\t\t0x00100000\n#define LNK_TX_FLOW_CTL_Y\t0x00200000\n#define LNK_NEG_ADVANCED\t0x00400000\n#define LNK_RX_FLOW_CTL_Y\t0x00800000\n#define LNK_NIC\t\t\t0x01000000\n#define LNK_JAM\t\t\t0x02000000\n#define LNK_JUMBO\t\t0x04000000\n#define LNK_ALTEON\t\t0x08000000\n#define LNK_NEG_FCTL\t\t0x10000000\n#define LNK_NEGOTIATE\t\t0x20000000\n#define LNK_ENABLE\t\t0x40000000\n#define LNK_UP\t\t\t0x80000000\n\n\n \n\n#define EVT_RING_ENTRIES\t256\n#define EVT_RING_SIZE\t(EVT_RING_ENTRIES * sizeof(struct event))\n\nstruct event {\n#ifdef __LITTLE_ENDIAN_BITFIELD\n\tu32\tidx:12;\n\tu32\tcode:12;\n\tu32\tevt:8;\n#else\n\tu32\tevt:8;\n\tu32\tcode:12;\n\tu32\tidx:12;\n#endif\n\tu32     pad;\n};\n\n\n \n\n#define E_FW_RUNNING\t\t0x01\n#define E_STATS_UPDATED\t\t0x04\n\n#define E_STATS_UPDATE\t\t0x04\n\n#define E_LNK_STATE\t\t0x06\n#define E_C_LINK_UP\t\t0x01\n#define E_C_LINK_DOWN\t\t0x02\n#define E_C_LINK_10_100\t\t0x03\n\n#define E_ERROR\t\t\t0x07\n#define E_C_ERR_INVAL_CMD\t0x01\n#define E_C_ERR_UNIMP_CMD\t0x02\n#define E_C_ERR_BAD_CFG\t\t0x03\n\n#define E_MCAST_LIST\t\t0x08\n#define E_C_MCAST_ADDR_ADD\t0x01\n#define E_C_MCAST_ADDR_DEL\t0x02\n\n#define E_RESET_JUMBO_RNG\t0x09\n\n\n \n\n#define CMD_RING_ENTRIES\t64\n\nstruct cmd {\n#ifdef __LITTLE_ENDIAN_BITFIELD\n\tu32\tidx:12;\n\tu32\tcode:12;\n\tu32\tevt:8;\n#else\n\tu32\tevt:8;\n\tu32\tcode:12;\n\tu32\tidx:12;\n#endif\n};\n\n\n#define C_HOST_STATE\t\t0x01\n#define C_C_STACK_UP\t\t0x01\n#define C_C_STACK_DOWN\t\t0x02\n\n#define C_FDR_FILTERING\t\t0x02\n#define C_C_FDR_FILT_ENABLE\t0x01\n#define C_C_FDR_FILT_DISABLE\t0x02\n\n#define C_SET_RX_PRD_IDX\t0x03\n#define C_UPDATE_STATS\t\t0x04\n#define C_RESET_JUMBO_RNG\t0x05\n#define C_ADD_MULTICAST_ADDR\t0x08\n#define C_DEL_MULTICAST_ADDR\t0x09\n\n#define C_SET_PROMISC_MODE\t0x0a\n#define C_C_PROMISC_ENABLE\t0x01\n#define C_C_PROMISC_DISABLE\t0x02\n\n#define C_LNK_NEGOTIATION\t0x0b\n#define C_C_NEGOTIATE_BOTH\t0x00\n#define C_C_NEGOTIATE_GIG\t0x01\n#define C_C_NEGOTIATE_10_100\t0x02\n\n#define C_SET_MAC_ADDR\t\t0x0c\n#define C_CLEAR_PROFILE\t\t0x0d\n\n#define C_SET_MULTICAST_MODE\t0x0e\n#define C_C_MCAST_ENABLE\t0x01\n#define C_C_MCAST_DISABLE\t0x02\n\n#define C_CLEAR_STATS\t\t0x0f\n#define C_SET_RX_JUMBO_PRD_IDX\t0x10\n#define C_REFRESH_STATS\t\t0x11\n\n\n \n#define BD_FLG_TCP_UDP_SUM\t0x01\n#define BD_FLG_IP_SUM\t\t0x02\n#define BD_FLG_END\t\t0x04\n#define BD_FLG_MORE\t\t0x08\n#define BD_FLG_JUMBO\t\t0x10\n#define BD_FLG_UCAST\t\t0x20\n#define BD_FLG_MCAST\t\t0x40\n#define BD_FLG_BCAST\t\t0x60\n#define BD_FLG_TYP_MASK\t\t0x60\n#define BD_FLG_IP_FRAG\t\t0x80\n#define BD_FLG_IP_FRAG_END\t0x100\n#define BD_FLG_VLAN_TAG\t\t0x200\n#define BD_FLG_FRAME_ERROR\t0x400\n#define BD_FLG_COAL_NOW\t\t0x800\n#define BD_FLG_MINI\t\t0x1000\n\n\n \n#define RCB_FLG_TCP_UDP_SUM\t0x01\n#define RCB_FLG_IP_SUM\t\t0x02\n#define RCB_FLG_NO_PSEUDO_HDR\t0x08\n#define RCB_FLG_VLAN_ASSIST\t0x10\n#define RCB_FLG_COAL_INT_ONLY\t0x20\n#define RCB_FLG_TX_HOST_RING\t0x40\n#define RCB_FLG_IEEE_SNAP_SUM\t0x80\n#define RCB_FLG_EXT_RX_BD\t0x100\n#define RCB_FLG_RNG_DISABLE\t0x200\n\n\n \n#define MAX_TX_RING_ENTRIES\t256\n#define TIGON_I_TX_RING_ENTRIES\t128\n#define TX_RING_SIZE\t\t(MAX_TX_RING_ENTRIES * sizeof(struct tx_desc))\n#define TX_RING_BASE\t\t0x3800\n\nstruct tx_desc{\n        aceaddr\taddr;\n\tu32\tflagsize;\n#if 0\n \n#if __LITTLE_ENDIAN\n\tu16\tflags;\n\tu16\tsize;\n\tu16\tvlan;\n\tu16\treserved;\n#else\n\tu16\tsize;\n\tu16\tflags;\n\tu16\treserved;\n\tu16\tvlan;\n#endif\n#endif\n\tu32\tvlanres;\n};\n\n\n#define RX_STD_RING_ENTRIES\t512\n#define RX_STD_RING_SIZE\t(RX_STD_RING_ENTRIES * sizeof(struct rx_desc))\n\n#define RX_JUMBO_RING_ENTRIES\t256\n#define RX_JUMBO_RING_SIZE\t(RX_JUMBO_RING_ENTRIES *sizeof(struct rx_desc))\n\n#define RX_MINI_RING_ENTRIES\t1024\n#define RX_MINI_RING_SIZE\t(RX_MINI_RING_ENTRIES *sizeof(struct rx_desc))\n\n#define RX_RETURN_RING_ENTRIES\t2048\n#define RX_RETURN_RING_SIZE\t(RX_MAX_RETURN_RING_ENTRIES * \\\n\t\t\t\t sizeof(struct rx_desc))\n\nstruct rx_desc{\n\taceaddr\taddr;\n#ifdef __LITTLE_ENDIAN\n\tu16\tsize;\n\tu16\tidx;\n#else\n\tu16\tidx;\n\tu16\tsize;\n#endif\n#ifdef __LITTLE_ENDIAN\n\tu16\tflags;\n\tu16\ttype;\n#else\n\tu16\ttype;\n\tu16\tflags;\n#endif\n#ifdef __LITTLE_ENDIAN\n\tu16\ttcp_udp_csum;\n\tu16\tip_csum;\n#else\n\tu16\tip_csum;\n\tu16\ttcp_udp_csum;\n#endif\n#ifdef __LITTLE_ENDIAN\n\tu16\tvlan;\n\tu16\terr_flags;\n#else\n\tu16\terr_flags;\n\tu16\tvlan;\n#endif\n\tu32\treserved;\n\tu32\topague;\n};\n\n\n \nstruct ring_ctrl {\n\taceaddr\trngptr;\n#ifdef __LITTLE_ENDIAN\n\tu16\tflags;\n\tu16\tmax_len;\n#else\n\tu16\tmax_len;\n\tu16\tflags;\n#endif\n\tu32\tpad;\n};\n\n\nstruct ace_mac_stats {\n\tu32 excess_colls;\n\tu32 coll_1;\n\tu32 coll_2;\n\tu32 coll_3;\n\tu32 coll_4;\n\tu32 coll_5;\n\tu32 coll_6;\n\tu32 coll_7;\n\tu32 coll_8;\n\tu32 coll_9;\n\tu32 coll_10;\n\tu32 coll_11;\n\tu32 coll_12;\n\tu32 coll_13;\n\tu32 coll_14;\n\tu32 coll_15;\n\tu32 late_coll;\n\tu32 defers;\n\tu32 crc_err;\n\tu32 underrun;\n\tu32 crs_err;\n\tu32 pad[3];\n\tu32 drop_ula;\n\tu32 drop_mc;\n\tu32 drop_fc;\n\tu32 drop_space;\n\tu32 coll;\n\tu32 kept_bc;\n\tu32 kept_mc;\n\tu32 kept_uc;\n};\n\n\nstruct ace_info {\n\tunion {\n\t\tu32 stats[256];\n\t} s;\n\tstruct ring_ctrl\tevt_ctrl;\n\tstruct ring_ctrl\tcmd_ctrl;\n\tstruct ring_ctrl\ttx_ctrl;\n\tstruct ring_ctrl\trx_std_ctrl;\n\tstruct ring_ctrl\trx_jumbo_ctrl;\n\tstruct ring_ctrl\trx_mini_ctrl;\n\tstruct ring_ctrl\trx_return_ctrl;\n\taceaddr\tevt_prd_ptr;\n\taceaddr\trx_ret_prd_ptr;\n\taceaddr\ttx_csm_ptr;\n\taceaddr\tstats2_ptr;\n};\n\n\nstruct ring_info {\n\tstruct sk_buff\t\t*skb;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n};\n\n\n \nstruct tx_ring_info {\n\tstruct sk_buff\t\t*skb;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n\tDEFINE_DMA_UNMAP_LEN(maplen);\n};\n\n\n \nstruct ace_skb\n{\n\tstruct tx_ring_info\ttx_skbuff[MAX_TX_RING_ENTRIES];\n\tstruct ring_info\trx_std_skbuff[RX_STD_RING_ENTRIES];\n\tstruct ring_info\trx_mini_skbuff[RX_MINI_RING_ENTRIES];\n\tstruct ring_info\trx_jumbo_skbuff[RX_JUMBO_RING_ENTRIES];\n};\n\n\n \nstruct ace_private\n{\n\tstruct net_device\t*ndev;\t\t \n\tstruct ace_info\t\t*info;\n\tstruct ace_regs\t__iomem\t*regs;\t\t \n\tstruct ace_skb\t\t*skb;\n\tdma_addr_t\t\tinfo_dma;\t \n\n\tint\t\t\tversion, link;\n\tint\t\t\tpromisc, mcast_all;\n\n\t \n\tstruct tx_desc\t\t*tx_ring;\n\tu32\t\t\ttx_prd;\n\tvolatile u32\t\ttx_ret_csm;\n\tint\t\t\ttx_ring_entries;\n\n\t \n\tunsigned long\t\tstd_refill_busy\n\t\t\t\t__attribute__ ((aligned (SMP_CACHE_BYTES)));\n\tunsigned long\t\tmini_refill_busy, jumbo_refill_busy;\n\tatomic_t\t\tcur_rx_bufs;\n\tatomic_t\t\tcur_mini_bufs;\n\tatomic_t\t\tcur_jumbo_bufs;\n\tu32\t\t\trx_std_skbprd, rx_mini_skbprd, rx_jumbo_skbprd;\n\tu32\t\t\tcur_rx;\n\n\tstruct rx_desc\t\t*rx_std_ring;\n\tstruct rx_desc\t\t*rx_jumbo_ring;\n\tstruct rx_desc\t\t*rx_mini_ring;\n\tstruct rx_desc\t\t*rx_return_ring;\n\n\tint\t\t\ttasklet_pending, jumbo;\n\tstruct tasklet_struct\tace_tasklet;\n\n\tstruct event\t\t*evt_ring;\n\n\tvolatile u32\t\t*evt_prd, *rx_ret_prd, *tx_csm;\n\n\tdma_addr_t\t\ttx_ring_dma;\t \n\tdma_addr_t\t\trx_ring_base_dma;\n\tdma_addr_t\t\tevt_ring_dma;\n\tdma_addr_t\t\tevt_prd_dma, rx_ret_prd_dma, tx_csm_dma;\n\n\tunsigned char\t\t*trace_buf;\n\tstruct pci_dev\t\t*pdev;\n\tstruct net_device\t*next;\n\tvolatile int\t\tfw_running;\n\tint\t\t\tboard_idx;\n\tu16\t\t\tpci_command;\n\tu8\t\t\tpci_latency;\n\tconst char\t\t*name;\n#ifdef INDEX_DEBUG\n\tspinlock_t\t\tdebug_lock\n\t\t\t\t__attribute__ ((aligned (SMP_CACHE_BYTES)));\n\tu32\t\t\tlast_tx, last_std_rx, last_mini_rx;\n#endif\n\tu8\t\t\tfirmware_major;\n\tu8\t\t\tfirmware_minor;\n\tu8\t\t\tfirmware_fix;\n\tu32\t\t\tfirmware_start;\n};\n\n\n#define TX_RESERVED\tMAX_SKB_FRAGS\n\nstatic inline int tx_space (struct ace_private *ap, u32 csm, u32 prd)\n{\n\treturn (csm - prd - 1) & (ACE_TX_RING_ENTRIES(ap) - 1);\n}\n\n#define tx_free(ap) \t\ttx_space((ap)->tx_ret_csm, (ap)->tx_prd, ap)\n#define tx_ring_full(ap, csm, prd)\t(tx_space(ap, csm, prd) <= TX_RESERVED)\n\nstatic inline void set_aceaddr(aceaddr *aa, dma_addr_t addr)\n{\n\tu64 baddr = (u64) addr;\n\taa->addrlo = baddr & 0xffffffff;\n\taa->addrhi = baddr >> 32;\n\twmb();\n}\n\n\nstatic inline void ace_set_txprd(struct ace_regs __iomem *regs,\n\t\t\t\t struct ace_private *ap, u32 value)\n{\n#ifdef INDEX_DEBUG\n\tunsigned long flags;\n\tspin_lock_irqsave(&ap->debug_lock, flags);\n\twritel(value, &regs->TxPrd);\n\tif (value == ap->last_tx)\n\t\tprintk(KERN_ERR \"AceNIC RACE ALERT! writing identical value \"\n\t\t       \"to tx producer (%i)\\n\", value);\n\tap->last_tx = value;\n\tspin_unlock_irqrestore(&ap->debug_lock, flags);\n#else\n\twritel(value, &regs->TxPrd);\n#endif\n\twmb();\n}\n\n\nstatic inline void ace_mask_irq(struct net_device *dev)\n{\n\tstruct ace_private *ap = netdev_priv(dev);\n\tstruct ace_regs __iomem *regs = ap->regs;\n\n\tif (ACE_IS_TIGON_I(ap))\n\t\twritel(1, &regs->MaskInt);\n\telse\n\t\twritel(readl(&regs->HostCtrl) | MASK_INTS, &regs->HostCtrl);\n\n\tace_sync_irq(dev->irq);\n}\n\n\nstatic inline void ace_unmask_irq(struct net_device *dev)\n{\n\tstruct ace_private *ap = netdev_priv(dev);\n\tstruct ace_regs __iomem *regs = ap->regs;\n\n\tif (ACE_IS_TIGON_I(ap))\n\t\twritel(0, &regs->MaskInt);\n\telse\n\t\twritel(readl(&regs->HostCtrl) & ~MASK_INTS, &regs->HostCtrl);\n}\n\n\n \nstatic int ace_init(struct net_device *dev);\nstatic void ace_load_std_rx_ring(struct net_device *dev, int nr_bufs);\nstatic void ace_load_mini_rx_ring(struct net_device *dev, int nr_bufs);\nstatic void ace_load_jumbo_rx_ring(struct net_device *dev, int nr_bufs);\nstatic irqreturn_t ace_interrupt(int irq, void *dev_id);\nstatic int ace_load_firmware(struct net_device *dev);\nstatic int ace_open(struct net_device *dev);\nstatic netdev_tx_t ace_start_xmit(struct sk_buff *skb,\n\t\t\t\t  struct net_device *dev);\nstatic int ace_close(struct net_device *dev);\nstatic void ace_tasklet(struct tasklet_struct *t);\nstatic void ace_dump_trace(struct ace_private *ap);\nstatic void ace_set_multicast_list(struct net_device *dev);\nstatic int ace_change_mtu(struct net_device *dev, int new_mtu);\nstatic int ace_set_mac_addr(struct net_device *dev, void *p);\nstatic void ace_set_rxtx_parms(struct net_device *dev, int jumbo);\nstatic int ace_allocate_descriptors(struct net_device *dev);\nstatic void ace_free_descriptors(struct net_device *dev);\nstatic void ace_init_cleanup(struct net_device *dev);\nstatic struct net_device_stats *ace_get_stats(struct net_device *dev);\nstatic int read_eeprom_byte(struct net_device *dev, unsigned long offset);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}