{
  "module_name": "panel-sitronix-st7701.c",
  "hash_id": "191dbfe7f287087e13b966bb96280de7fa307bc959f7e6c9bfbd4cc2a5b85ec8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-sitronix-st7701.c",
  "human_readable_source": "\n \n\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\n#include <linux/bitfield.h>\n#include <linux/gpio/consumer.h>\n#include <linux/delay.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/regulator/consumer.h>\n\n#include <video/mipi_display.h>\n\n \n#define DSI_CMD2BKX_SEL\t\t\t0xFF\n#define DSI_CMD1\t\t\t0\n#define DSI_CMD2\t\t\tBIT(4)\n#define DSI_CMD2BK_MASK\t\t\tGENMASK(3, 0)\n\n \n#define DSI_CMD2_BK0_PVGAMCTRL\t\t0xB0  \n#define DSI_CMD2_BK0_NVGAMCTRL\t\t0xB1  \n#define DSI_CMD2_BK0_LNESET\t\t0xC0  \n#define DSI_CMD2_BK0_PORCTRL\t\t0xC1  \n#define DSI_CMD2_BK0_INVSEL\t\t0xC2  \n\n \n#define DSI_CMD2_BK1_VRHS\t\t0xB0  \n#define DSI_CMD2_BK1_VCOM\t\t0xB1  \n#define DSI_CMD2_BK1_VGHSS\t\t0xB2  \n#define DSI_CMD2_BK1_TESTCMD\t\t0xB3  \n#define DSI_CMD2_BK1_VGLS\t\t0xB5  \n#define DSI_CMD2_BK1_PWCTLR1\t\t0xB7  \n#define DSI_CMD2_BK1_PWCTLR2\t\t0xB8  \n#define DSI_CMD2_BK1_SPD1\t\t0xC1  \n#define DSI_CMD2_BK1_SPD2\t\t0xC2  \n#define DSI_CMD2_BK1_MIPISET1\t\t0xD0  \n\n \n#define DSI_CMD2_BK0_GAMCTRL_AJ_MASK\tGENMASK(7, 6)\n#define DSI_CMD2_BK0_GAMCTRL_VC0_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC4_MASK\tGENMASK(5, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC8_MASK\tGENMASK(5, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC16_MASK\tGENMASK(4, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC24_MASK\tGENMASK(4, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC52_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC80_MASK\tGENMASK(5, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC108_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC147_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC175_MASK\tGENMASK(5, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC203_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC231_MASK\tGENMASK(4, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC239_MASK\tGENMASK(4, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC247_MASK\tGENMASK(5, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC251_MASK\tGENMASK(5, 0)\n#define DSI_CMD2_BK0_GAMCTRL_VC255_MASK\tGENMASK(4, 0)\n#define DSI_CMD2_BK0_LNESET_LINE_MASK\tGENMASK(6, 0)\n#define DSI_CMD2_BK0_LNESET_LDE_EN\tBIT(7)\n#define DSI_CMD2_BK0_LNESET_LINEDELTA\tGENMASK(1, 0)\n#define DSI_CMD2_BK0_PORCTRL_VBP_MASK\tGENMASK(7, 0)\n#define DSI_CMD2_BK0_PORCTRL_VFP_MASK\tGENMASK(7, 0)\n#define DSI_CMD2_BK0_INVSEL_ONES_MASK\tGENMASK(5, 4)\n#define DSI_CMD2_BK0_INVSEL_NLINV_MASK\tGENMASK(2, 0)\n#define DSI_CMD2_BK0_INVSEL_RTNI_MASK\tGENMASK(4, 0)\n\n \n#define DSI_CMD2_BK1_VRHA_MASK\t\tGENMASK(7, 0)\n#define DSI_CMD2_BK1_VCOM_MASK\t\tGENMASK(7, 0)\n#define DSI_CMD2_BK1_VGHSS_MASK\t\tGENMASK(3, 0)\n#define DSI_CMD2_BK1_TESTCMD_VAL\tBIT(7)\n#define DSI_CMD2_BK1_VGLS_ONES\t\tBIT(6)\n#define DSI_CMD2_BK1_VGLS_MASK\t\tGENMASK(3, 0)\n#define DSI_CMD2_BK1_PWRCTRL1_AP_MASK\tGENMASK(7, 6)\n#define DSI_CMD2_BK1_PWRCTRL1_APIS_MASK\tGENMASK(3, 2)\n#define DSI_CMD2_BK1_PWRCTRL1_APOS_MASK\tGENMASK(1, 0)\n#define DSI_CMD2_BK1_PWRCTRL2_AVDD_MASK\tGENMASK(5, 4)\n#define DSI_CMD2_BK1_PWRCTRL2_AVCL_MASK\tGENMASK(1, 0)\n#define DSI_CMD2_BK1_SPD1_ONES_MASK\tGENMASK(6, 4)\n#define DSI_CMD2_BK1_SPD1_T2D_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK1_SPD2_ONES_MASK\tGENMASK(6, 4)\n#define DSI_CMD2_BK1_SPD2_T3D_MASK\tGENMASK(3, 0)\n#define DSI_CMD2_BK1_MIPISET1_ONES\tBIT(7)\n#define DSI_CMD2_BK1_MIPISET1_EOT_EN\tBIT(3)\n\n#define CFIELD_PREP(_mask, _val)\t\t\t\t\t\\\n\t(((typeof(_mask))(_val) << (__builtin_ffsll(_mask) - 1)) & (_mask))\n\nenum op_bias {\n\tOP_BIAS_OFF = 0,\n\tOP_BIAS_MIN,\n\tOP_BIAS_MIDDLE,\n\tOP_BIAS_MAX\n};\n\nstruct st7701;\n\nstruct st7701_panel_desc {\n\tconst struct drm_display_mode *mode;\n\tunsigned int lanes;\n\tenum mipi_dsi_pixel_format format;\n\tunsigned int panel_sleep_delay;\n\n\t \n\tconst u8\tpv_gamma[16];\t \n\tconst u8\tnv_gamma[16];\t \n\tconst u8\tnlinv;\t\t \n\tconst u32\tvop_uv;\t\t \n\tconst u32\tvcom_uv;\t \n\tconst u16\tvgh_mv;\t\t \n\tconst s16\tvgl_mv;\t\t \n\tconst u16\tavdd_mv;\t \n\tconst s16\tavcl_mv;\t \n\tconst enum op_bias\tgamma_op_bias;\n\tconst enum op_bias\tinput_op_bias;\n\tconst enum op_bias\toutput_op_bias;\n\tconst u16\tt2d_ns;\t\t \n\tconst u16\tt3d_ns;\t\t \n\tconst bool\teot_en;\n\n\t \n\tvoid\t\t(*gip_sequence)(struct st7701 *st7701);\n};\n\nstruct st7701 {\n\tstruct drm_panel panel;\n\tstruct mipi_dsi_device *dsi;\n\tconst struct st7701_panel_desc *desc;\n\n\tstruct regulator_bulk_data supplies[2];\n\tstruct gpio_desc *reset;\n\tunsigned int sleep_delay;\n\tenum drm_panel_orientation orientation;\n};\n\nstatic inline struct st7701 *panel_to_st7701(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct st7701, panel);\n}\n\nstatic inline int st7701_dsi_write(struct st7701 *st7701, const void *seq,\n\t\t\t\t   size_t len)\n{\n\treturn mipi_dsi_dcs_write_buffer(st7701->dsi, seq, len);\n}\n\n#define ST7701_DSI(st7701, seq...)\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\tconst u8 d[] = { seq };\t\t\t\t\\\n\t\tst7701_dsi_write(st7701, d, ARRAY_SIZE(d));\t\\\n\t}\n\nstatic u8 st7701_vgls_map(struct st7701 *st7701)\n{\n\tconst struct st7701_panel_desc *desc = st7701->desc;\n\tstruct {\n\t\ts32\tvgl;\n\t\tu8\tval;\n\t} map[16] = {\n\t\t{ -7060, 0x0 }, { -7470, 0x1 },\n\t\t{ -7910, 0x2 }, { -8140, 0x3 },\n\t\t{ -8650, 0x4 }, { -8920, 0x5 },\n\t\t{ -9210, 0x6 }, { -9510, 0x7 },\n\t\t{ -9830, 0x8 }, { -10170, 0x9 },\n\t\t{ -10530, 0xa }, { -10910, 0xb },\n\t\t{ -11310, 0xc }, { -11730, 0xd },\n\t\t{ -12200, 0xe }, { -12690, 0xf }\n\t};\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(map); i++)\n\t\tif (desc->vgl_mv == map[i].vgl)\n\t\t\treturn map[i].val;\n\n\treturn 0;\n}\n\nstatic void st7701_switch_cmd_bkx(struct st7701 *st7701, bool cmd2, u8 bkx)\n{\n\tu8 val;\n\n\tif (cmd2)\n\t\tval = DSI_CMD2 | FIELD_PREP(DSI_CMD2BK_MASK, bkx);\n\telse\n\t\tval = DSI_CMD1;\n\n\tST7701_DSI(st7701, DSI_CMD2BKX_SEL, 0x77, 0x01, 0x00, 0x00, val);\n}\n\nstatic void st7701_init_sequence(struct st7701 *st7701)\n{\n\tconst struct st7701_panel_desc *desc = st7701->desc;\n\tconst struct drm_display_mode *mode = desc->mode;\n\tconst u8 linecount8 = mode->vdisplay / 8;\n\tconst u8 linecountrem2 = (mode->vdisplay % 8) / 2;\n\n\tST7701_DSI(st7701, MIPI_DCS_SOFT_RESET, 0x00);\n\n\t \n\tmsleep(5);\n\n\tST7701_DSI(st7701, MIPI_DCS_EXIT_SLEEP_MODE, 0x00);\n\n\tmsleep(st7701->sleep_delay);\n\n\t \n\tst7701_switch_cmd_bkx(st7701, true, 0);\n\n\tmipi_dsi_dcs_write(st7701->dsi, DSI_CMD2_BK0_PVGAMCTRL,\n\t\t\t   desc->pv_gamma, ARRAY_SIZE(desc->pv_gamma));\n\tmipi_dsi_dcs_write(st7701->dsi, DSI_CMD2_BK0_NVGAMCTRL,\n\t\t\t   desc->nv_gamma, ARRAY_SIZE(desc->nv_gamma));\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK0_LNESET,\n\t\t   FIELD_PREP(DSI_CMD2_BK0_LNESET_LINE_MASK, linecount8 - 1) |\n\t\t   (linecountrem2 ? DSI_CMD2_BK0_LNESET_LDE_EN : 0),\n\t\t   FIELD_PREP(DSI_CMD2_BK0_LNESET_LINEDELTA, linecountrem2));\n\tST7701_DSI(st7701, DSI_CMD2_BK0_PORCTRL,\n\t\t   FIELD_PREP(DSI_CMD2_BK0_PORCTRL_VBP_MASK,\n\t\t\t      mode->vtotal - mode->vsync_end),\n\t\t   FIELD_PREP(DSI_CMD2_BK0_PORCTRL_VFP_MASK,\n\t\t\t      mode->vsync_start - mode->vdisplay));\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK0_INVSEL,\n\t\t   DSI_CMD2_BK0_INVSEL_ONES_MASK |\n\t\t   FIELD_PREP(DSI_CMD2_BK0_INVSEL_NLINV_MASK, desc->nlinv),\n\t\t   FIELD_PREP(DSI_CMD2_BK0_INVSEL_RTNI_MASK,\n\t\t\t      (clamp((u32)mode->htotal, 512U, 1008U) - 512) / 16));\n\n\t \n\tst7701_switch_cmd_bkx(st7701, true, 1);\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_VRHS,\n\t\t   FIELD_PREP(DSI_CMD2_BK1_VRHA_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(desc->vop_uv - 3537500, 12500)));\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_VCOM,\n\t\t   FIELD_PREP(DSI_CMD2_BK1_VCOM_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(desc->vcom_uv - 100000, 12500)));\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_VGHSS,\n\t\t   FIELD_PREP(DSI_CMD2_BK1_VGHSS_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(clamp(desc->vgh_mv,\n\t\t\t\t\t\t      (u16)11500,\n\t\t\t\t\t\t      (u16)17000) - 11500,\n\t\t\t\t\t\t500)));\n\n\tST7701_DSI(st7701, DSI_CMD2_BK1_TESTCMD, DSI_CMD2_BK1_TESTCMD_VAL);\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_VGLS,\n\t\t   DSI_CMD2_BK1_VGLS_ONES |\n\t\t   FIELD_PREP(DSI_CMD2_BK1_VGLS_MASK, st7701_vgls_map(st7701)));\n\n\tST7701_DSI(st7701, DSI_CMD2_BK1_PWCTLR1,\n\t\t   FIELD_PREP(DSI_CMD2_BK1_PWRCTRL1_AP_MASK,\n\t\t\t      desc->gamma_op_bias) |\n\t\t   FIELD_PREP(DSI_CMD2_BK1_PWRCTRL1_APIS_MASK,\n\t\t\t      desc->input_op_bias) |\n\t\t   FIELD_PREP(DSI_CMD2_BK1_PWRCTRL1_APOS_MASK,\n\t\t\t      desc->output_op_bias));\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_PWCTLR2,\n\t\t   FIELD_PREP(DSI_CMD2_BK1_PWRCTRL2_AVDD_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(desc->avdd_mv - 6200, 200)) |\n\t\t   FIELD_PREP(DSI_CMD2_BK1_PWRCTRL2_AVCL_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(-4400 - desc->avcl_mv, 200)));\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_SPD1,\n\t\t   DSI_CMD2_BK1_SPD1_ONES_MASK |\n\t\t   FIELD_PREP(DSI_CMD2_BK1_SPD1_T2D_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(desc->t2d_ns, 200)));\n\n\t \n\tST7701_DSI(st7701, DSI_CMD2_BK1_SPD2,\n\t\t   DSI_CMD2_BK1_SPD2_ONES_MASK |\n\t\t   FIELD_PREP(DSI_CMD2_BK1_SPD2_T3D_MASK,\n\t\t\t      DIV_ROUND_CLOSEST(desc->t3d_ns - 4000, 800)));\n\n\tST7701_DSI(st7701, DSI_CMD2_BK1_MIPISET1,\n\t\t   DSI_CMD2_BK1_MIPISET1_ONES |\n\t\t   (desc->eot_en ? DSI_CMD2_BK1_MIPISET1_EOT_EN : 0));\n}\n\nstatic void ts8550b_gip_sequence(struct st7701 *st7701)\n{\n\t \n\tST7701_DSI(st7701, 0xE0, 0x00, 0x00, 0x02);\n\tST7701_DSI(st7701, 0xE1, 0x0B, 0x00, 0x0D, 0x00, 0x0C, 0x00, 0x0E,\n\t\t   0x00, 0x00, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE2, 0x33, 0x33, 0x44, 0x44, 0x64, 0x00, 0x66,\n\t\t   0x00, 0x65, 0x00, 0x67, 0x00, 0x00);\n\tST7701_DSI(st7701, 0xE3, 0x00, 0x00, 0x33, 0x33);\n\tST7701_DSI(st7701, 0xE4, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE5, 0x0C, 0x78, 0x3C, 0xA0, 0x0E, 0x78, 0x3C,\n\t\t   0xA0, 0x10, 0x78, 0x3C, 0xA0, 0x12, 0x78, 0x3C, 0xA0);\n\tST7701_DSI(st7701, 0xE6, 0x00, 0x00, 0x33, 0x33);\n\tST7701_DSI(st7701, 0xE7, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE8, 0x0D, 0x78, 0x3C, 0xA0, 0x0F, 0x78, 0x3C,\n\t\t   0xA0, 0x11, 0x78, 0x3C, 0xA0, 0x13, 0x78, 0x3C, 0xA0);\n\tST7701_DSI(st7701, 0xEB, 0x02, 0x02, 0x39, 0x39, 0xEE, 0x44, 0x00);\n\tST7701_DSI(st7701, 0xEC, 0x00, 0x00);\n\tST7701_DSI(st7701, 0xED, 0xFF, 0xF1, 0x04, 0x56, 0x72, 0x3F, 0xFF,\n\t\t   0xFF, 0xFF, 0xFF, 0xF3, 0x27, 0x65, 0x40, 0x1F, 0xFF);\n}\n\nstatic void dmt028vghmcmi_1a_gip_sequence(struct st7701 *st7701)\n{\n\tST7701_DSI(st7701, 0xEE, 0x42);\n\tST7701_DSI(st7701, 0xE0, 0x00, 0x00, 0x02);\n\n\tST7701_DSI(st7701, 0xE1,\n\t\t   0x04, 0xA0, 0x06, 0xA0,\n\t\t\t   0x05, 0xA0, 0x07, 0xA0,\n\t\t\t   0x00, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE2,\n\t\t   0x00, 0x00, 0x00, 0x00,\n\t\t\t   0x00, 0x00, 0x00, 0x00,\n\t\t\t   0x00, 0x00, 0x00, 0x00);\n\tST7701_DSI(st7701, 0xE3,\n\t\t   0x00, 0x00, 0x22, 0x22);\n\tST7701_DSI(st7701, 0xE4, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE5,\n\t\t   0x0C, 0x90, 0xA0, 0xA0,\n\t\t\t   0x0E, 0x92, 0xA0, 0xA0,\n\t\t\t   0x08, 0x8C, 0xA0, 0xA0,\n\t\t\t   0x0A, 0x8E, 0xA0, 0xA0);\n\tST7701_DSI(st7701, 0xE6,\n\t\t   0x00, 0x00, 0x22, 0x22);\n\tST7701_DSI(st7701, 0xE7, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE8,\n\t\t   0x0D, 0x91, 0xA0, 0xA0,\n\t\t\t   0x0F, 0x93, 0xA0, 0xA0,\n\t\t\t   0x09, 0x8D, 0xA0, 0xA0,\n\t\t\t   0x0B, 0x8F, 0xA0, 0xA0);\n\tST7701_DSI(st7701, 0xEB,\n\t\t   0x00, 0x00, 0xE4, 0xE4,\n\t\t\t   0x44, 0x00, 0x00);\n\tST7701_DSI(st7701, 0xED,\n\t\t   0xFF, 0xF5, 0x47, 0x6F,\n\t\t\t   0x0B, 0xA1, 0xAB, 0xFF,\n\t\t\t   0xFF, 0xBA, 0x1A, 0xB0,\n\t\t\t   0xF6, 0x74, 0x5F, 0xFF);\n\tST7701_DSI(st7701, 0xEF,\n\t\t   0x08, 0x08, 0x08, 0x40,\n\t\t\t   0x3F, 0x64);\n\n\tst7701_switch_cmd_bkx(st7701, false, 0);\n\n\tst7701_switch_cmd_bkx(st7701, true, 3);\n\tST7701_DSI(st7701, 0xE6, 0x7C);\n\tST7701_DSI(st7701, 0xE8, 0x00, 0x0E);\n\n\tst7701_switch_cmd_bkx(st7701, false, 0);\n\tST7701_DSI(st7701, 0x11);\n\tmsleep(120);\n\n\tst7701_switch_cmd_bkx(st7701, true, 3);\n\tST7701_DSI(st7701, 0xE8, 0x00, 0x0C);\n\tmsleep(10);\n\tST7701_DSI(st7701, 0xE8, 0x00, 0x00);\n\n\tst7701_switch_cmd_bkx(st7701, false, 0);\n\tST7701_DSI(st7701, 0x11);\n\tmsleep(120);\n\tST7701_DSI(st7701, 0xE8, 0x00, 0x00);\n\n\tst7701_switch_cmd_bkx(st7701, false, 0);\n\n\tST7701_DSI(st7701, 0x3A, 0x70);\n}\n\nstatic void kd50t048a_gip_sequence(struct st7701 *st7701)\n{\n\t \n\tST7701_DSI(st7701, 0xE0, 0x00, 0x00, 0x02);\n\tST7701_DSI(st7701, 0xE1, 0x08, 0x00, 0x0A, 0x00, 0x07, 0x00, 0x09,\n\t\t   0x00, 0x00, 0x33, 0x33);\n\tST7701_DSI(st7701, 0xE2, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t\t   0x00, 0x00, 0x00, 0x00, 0x00, 0x00);\n\tST7701_DSI(st7701, 0xE3, 0x00, 0x00, 0x33, 0x33);\n\tST7701_DSI(st7701, 0xE4, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE5, 0x0E, 0x60, 0xA0, 0xA0, 0x10, 0x60, 0xA0,\n\t\t   0xA0, 0x0A, 0x60, 0xA0, 0xA0, 0x0C, 0x60, 0xA0, 0xA0);\n\tST7701_DSI(st7701, 0xE6, 0x00, 0x00, 0x33, 0x33);\n\tST7701_DSI(st7701, 0xE7, 0x44, 0x44);\n\tST7701_DSI(st7701, 0xE8, 0x0D, 0x60, 0xA0, 0xA0, 0x0F, 0x60, 0xA0,\n\t\t   0xA0, 0x09, 0x60, 0xA0, 0xA0, 0x0B, 0x60, 0xA0, 0xA0);\n\tST7701_DSI(st7701, 0xEB, 0x02, 0x01, 0xE4, 0xE4, 0x44, 0x00, 0x40);\n\tST7701_DSI(st7701, 0xEC, 0x02, 0x01);\n\tST7701_DSI(st7701, 0xED, 0xAB, 0x89, 0x76, 0x54, 0x01, 0xFF, 0xFF,\n\t\t   0xFF, 0xFF, 0xFF, 0xFF, 0x10, 0x45, 0x67, 0x98, 0xBA);\n}\n\nstatic int st7701_prepare(struct drm_panel *panel)\n{\n\tstruct st7701 *st7701 = panel_to_st7701(panel);\n\tint ret;\n\n\tgpiod_set_value(st7701->reset, 0);\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(st7701->supplies),\n\t\t\t\t    st7701->supplies);\n\tif (ret < 0)\n\t\treturn ret;\n\tmsleep(20);\n\n\tgpiod_set_value(st7701->reset, 1);\n\tmsleep(150);\n\n\tst7701_init_sequence(st7701);\n\n\tif (st7701->desc->gip_sequence)\n\t\tst7701->desc->gip_sequence(st7701);\n\n\t \n\tst7701_switch_cmd_bkx(st7701, false, 0);\n\n\treturn 0;\n}\n\nstatic int st7701_enable(struct drm_panel *panel)\n{\n\tstruct st7701 *st7701 = panel_to_st7701(panel);\n\n\tST7701_DSI(st7701, MIPI_DCS_SET_DISPLAY_ON, 0x00);\n\n\treturn 0;\n}\n\nstatic int st7701_disable(struct drm_panel *panel)\n{\n\tstruct st7701 *st7701 = panel_to_st7701(panel);\n\n\tST7701_DSI(st7701, MIPI_DCS_SET_DISPLAY_OFF, 0x00);\n\n\treturn 0;\n}\n\nstatic int st7701_unprepare(struct drm_panel *panel)\n{\n\tstruct st7701 *st7701 = panel_to_st7701(panel);\n\n\tST7701_DSI(st7701, MIPI_DCS_ENTER_SLEEP_MODE, 0x00);\n\n\tmsleep(st7701->sleep_delay);\n\n\tgpiod_set_value(st7701->reset, 0);\n\n\t \n\tmsleep(st7701->sleep_delay);\n\n\tregulator_bulk_disable(ARRAY_SIZE(st7701->supplies), st7701->supplies);\n\n\treturn 0;\n}\n\nstatic int st7701_get_modes(struct drm_panel *panel,\n\t\t\t    struct drm_connector *connector)\n{\n\tstruct st7701 *st7701 = panel_to_st7701(panel);\n\tconst struct drm_display_mode *desc_mode = st7701->desc->mode;\n\tstruct drm_display_mode *mode;\n\n\tmode = drm_mode_duplicate(connector->dev, desc_mode);\n\tif (!mode) {\n\t\tdev_err(&st7701->dsi->dev, \"failed to add mode %ux%u@%u\\n\",\n\t\t\tdesc_mode->hdisplay, desc_mode->vdisplay,\n\t\t\tdrm_mode_vrefresh(desc_mode));\n\t\treturn -ENOMEM;\n\t}\n\n\tdrm_mode_set_name(mode);\n\tdrm_mode_probed_add(connector, mode);\n\n\tconnector->display_info.width_mm = desc_mode->width_mm;\n\tconnector->display_info.height_mm = desc_mode->height_mm;\n\n\t \n\tdrm_connector_set_panel_orientation(connector, st7701->orientation);\n\n\treturn 1;\n}\n\nstatic enum drm_panel_orientation st7701_get_orientation(struct drm_panel *panel)\n{\n\tstruct st7701 *st7701 = panel_to_st7701(panel);\n\n\treturn st7701->orientation;\n}\n\nstatic const struct drm_panel_funcs st7701_funcs = {\n\t.disable\t= st7701_disable,\n\t.unprepare\t= st7701_unprepare,\n\t.prepare\t= st7701_prepare,\n\t.enable\t\t= st7701_enable,\n\t.get_modes\t= st7701_get_modes,\n\t.get_orientation = st7701_get_orientation,\n};\n\nstatic const struct drm_display_mode ts8550b_mode = {\n\t.clock\t\t= 27500,\n\n\t.hdisplay\t= 480,\n\t.hsync_start\t= 480 + 38,\n\t.hsync_end\t= 480 + 38 + 12,\n\t.htotal\t\t= 480 + 38 + 12 + 12,\n\n\t.vdisplay\t= 854,\n\t.vsync_start\t= 854 + 18,\n\t.vsync_end\t= 854 + 18 + 8,\n\t.vtotal\t\t= 854 + 18 + 8 + 4,\n\n\t.width_mm\t= 69,\n\t.height_mm\t= 139,\n\n\t.type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n};\n\nstatic const struct st7701_panel_desc ts8550b_desc = {\n\t.mode = &ts8550b_mode,\n\t.lanes = 2,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.panel_sleep_delay = 80,  \n\n\t.pv_gamma = {\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC0_MASK, 0),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC4_MASK, 0xe),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC8_MASK, 0x15),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC16_MASK, 0xf),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC24_MASK, 0x11),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC52_MASK, 0x8),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC80_MASK, 0x8),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC108_MASK, 0x8),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC147_MASK, 0x8),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC175_MASK, 0x23),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC203_MASK, 0x4),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC231_MASK, 0x13),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC239_MASK, 0x12),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC247_MASK, 0x2b),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC251_MASK, 0x34),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC255_MASK, 0x1f)\n\t},\n\t.nv_gamma = {\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC0_MASK, 0),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC4_MASK, 0xe),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0x2) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC8_MASK, 0x15),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC16_MASK, 0xf),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC24_MASK, 0x13),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC52_MASK, 0x7),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC80_MASK, 0x9),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC108_MASK, 0x8),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC147_MASK, 0x8),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC175_MASK, 0x22),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC203_MASK, 0x4),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC231_MASK, 0x10),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC239_MASK, 0xe),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC247_MASK, 0x2c),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC251_MASK, 0x34),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC255_MASK, 0x1f)\n\t},\n\t.nlinv = 7,\n\t.vop_uv = 4400000,\n\t.vcom_uv = 337500,\n\t.vgh_mv = 15000,\n\t.vgl_mv = -9510,\n\t.avdd_mv = 6600,\n\t.avcl_mv = -4400,\n\t.gamma_op_bias = OP_BIAS_MAX,\n\t.input_op_bias = OP_BIAS_MIN,\n\t.output_op_bias = OP_BIAS_MIN,\n\t.t2d_ns = 1600,\n\t.t3d_ns = 10400,\n\t.eot_en = true,\n\t.gip_sequence = ts8550b_gip_sequence,\n};\n\nstatic const struct drm_display_mode dmt028vghmcmi_1a_mode = {\n\t.clock\t\t= 22325,\n\n\t.hdisplay\t= 480,\n\t.hsync_start\t= 480 + 40,\n\t.hsync_end\t= 480 + 40 + 4,\n\t.htotal\t\t= 480 + 40 + 4 + 20,\n\n\t.vdisplay\t= 640,\n\t.vsync_start\t= 640 + 2,\n\t.vsync_end\t= 640 + 2 + 40,\n\t.vtotal\t\t= 640 + 2 + 40 + 16,\n\n\t.width_mm\t= 56,\n\t.height_mm\t= 78,\n\n\t.flags\t\t= DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\n\t.type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n};\n\nstatic const struct st7701_panel_desc dmt028vghmcmi_1a_desc = {\n\t.mode = &dmt028vghmcmi_1a_mode,\n\t.lanes = 2,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.panel_sleep_delay = 5,  \n\n\t.pv_gamma = {\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC0_MASK, 0),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC4_MASK, 0x10),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC8_MASK, 0x17),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC16_MASK, 0xd),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC24_MASK, 0x11),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC52_MASK, 0x6),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC80_MASK, 0x5),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC108_MASK, 0x8),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC147_MASK, 0x7),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC175_MASK, 0x1f),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC203_MASK, 0x4),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC231_MASK, 0x11),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC239_MASK, 0xe),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC247_MASK, 0x29),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC251_MASK, 0x30),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC255_MASK, 0x1f)\n\t},\n\t.nv_gamma = {\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC0_MASK, 0),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC4_MASK, 0xd),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC8_MASK, 0x14),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC16_MASK, 0xe),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC24_MASK, 0x11),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC52_MASK, 0x6),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC80_MASK, 0x4),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC108_MASK, 0x8),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC147_MASK, 0x8),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC175_MASK, 0x20),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC203_MASK, 0x5),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC231_MASK, 0x13),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC239_MASK, 0x13),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC247_MASK, 0x26),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC251_MASK, 0x30),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC255_MASK, 0x1f)\n\t},\n\t.nlinv = 1,\n\t.vop_uv = 4800000,\n\t.vcom_uv = 1650000,\n\t.vgh_mv = 15000,\n\t.vgl_mv = -10170,\n\t.avdd_mv = 6600,\n\t.avcl_mv = -4400,\n\t.gamma_op_bias = OP_BIAS_MIDDLE,\n\t.input_op_bias = OP_BIAS_MIN,\n\t.output_op_bias = OP_BIAS_MIN,\n\t.t2d_ns = 1600,\n\t.t3d_ns = 10400,\n\t.eot_en = true,\n\t.gip_sequence = dmt028vghmcmi_1a_gip_sequence,\n};\n\nstatic const struct drm_display_mode kd50t048a_mode = {\n\t.clock          = 27500,\n\n\t.hdisplay       = 480,\n\t.hsync_start    = 480 + 2,\n\t.hsync_end      = 480 + 2 + 10,\n\t.htotal         = 480 + 2 + 10 + 2,\n\n\t.vdisplay       = 854,\n\t.vsync_start    = 854 + 2,\n\t.vsync_end      = 854 + 2 + 2,\n\t.vtotal         = 854 + 2 + 2 + 17,\n\n\t.width_mm       = 69,\n\t.height_mm      = 139,\n\n\t.type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,\n};\n\nstatic const struct st7701_panel_desc kd50t048a_desc = {\n\t.mode = &kd50t048a_mode,\n\t.lanes = 2,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.panel_sleep_delay = 0,\n\n\t.pv_gamma = {\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC0_MASK, 0),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC4_MASK, 0xd),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC8_MASK, 0x14),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC16_MASK, 0xd),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC24_MASK, 0x10),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC52_MASK, 0x5),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC80_MASK, 0x2),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC108_MASK, 0x8),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC147_MASK, 0x8),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC175_MASK, 0x1e),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC203_MASK, 0x5),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC231_MASK, 0x13),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC239_MASK, 0x11),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 2) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC247_MASK, 0x23),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC251_MASK, 0x29),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC255_MASK, 0x18)\n\t},\n\t.nv_gamma = {\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC0_MASK, 0),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC4_MASK, 0xc),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC8_MASK, 0x14),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC16_MASK, 0xc),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC24_MASK, 0x10),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC52_MASK, 0x5),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC80_MASK, 0x3),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC108_MASK, 0x8),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC147_MASK, 0x7),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC175_MASK, 0x20),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC203_MASK, 0x5),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC231_MASK, 0x13),\n\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC239_MASK, 0x11),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 2) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC247_MASK, 0x24),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC251_MASK, 0x29),\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_AJ_MASK, 0) |\n\t\tCFIELD_PREP(DSI_CMD2_BK0_GAMCTRL_VC255_MASK, 0x18)\n\t},\n\t.nlinv = 1,\n\t.vop_uv = 4887500,\n\t.vcom_uv = 937500,\n\t.vgh_mv = 15000,\n\t.vgl_mv = -9510,\n\t.avdd_mv = 6600,\n\t.avcl_mv = -4400,\n\t.gamma_op_bias = OP_BIAS_MIDDLE,\n\t.input_op_bias = OP_BIAS_MIN,\n\t.output_op_bias = OP_BIAS_MIN,\n\t.t2d_ns = 1600,\n\t.t3d_ns = 10400,\n\t.eot_en = true,\n\t.gip_sequence = kd50t048a_gip_sequence,\n};\n\nstatic int st7701_dsi_probe(struct mipi_dsi_device *dsi)\n{\n\tconst struct st7701_panel_desc *desc;\n\tstruct st7701 *st7701;\n\tint ret;\n\n\tst7701 = devm_kzalloc(&dsi->dev, sizeof(*st7701), GFP_KERNEL);\n\tif (!st7701)\n\t\treturn -ENOMEM;\n\n\tdesc = of_device_get_match_data(&dsi->dev);\n\tdsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |\n\t\t\t  MIPI_DSI_MODE_LPM | MIPI_DSI_CLOCK_NON_CONTINUOUS;\n\tdsi->format = desc->format;\n\tdsi->lanes = desc->lanes;\n\n\tst7701->supplies[0].supply = \"VCC\";\n\tst7701->supplies[1].supply = \"IOVCC\";\n\n\tret = devm_regulator_bulk_get(&dsi->dev, ARRAY_SIZE(st7701->supplies),\n\t\t\t\t      st7701->supplies);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tst7701->reset = devm_gpiod_get(&dsi->dev, \"reset\", GPIOD_OUT_LOW);\n\tif (IS_ERR(st7701->reset)) {\n\t\tdev_err(&dsi->dev, \"Couldn't get our reset GPIO\\n\");\n\t\treturn PTR_ERR(st7701->reset);\n\t}\n\n\tret = of_drm_get_panel_orientation(dsi->dev.of_node, &st7701->orientation);\n\tif (ret < 0)\n\t\treturn dev_err_probe(&dsi->dev, ret, \"Failed to get orientation\\n\");\n\n\tdrm_panel_init(&st7701->panel, &dsi->dev, &st7701_funcs,\n\t\t       DRM_MODE_CONNECTOR_DSI);\n\n\t \n\tst7701->sleep_delay = 120 + desc->panel_sleep_delay;\n\n\tret = drm_panel_of_backlight(&st7701->panel);\n\tif (ret)\n\t\treturn ret;\n\n\tdrm_panel_add(&st7701->panel);\n\n\tmipi_dsi_set_drvdata(dsi, st7701);\n\tst7701->dsi = dsi;\n\tst7701->desc = desc;\n\n\tret = mipi_dsi_attach(dsi);\n\tif (ret)\n\t\tgoto err_attach;\n\n\treturn 0;\n\nerr_attach:\n\tdrm_panel_remove(&st7701->panel);\n\treturn ret;\n}\n\nstatic void st7701_dsi_remove(struct mipi_dsi_device *dsi)\n{\n\tstruct st7701 *st7701 = mipi_dsi_get_drvdata(dsi);\n\n\tmipi_dsi_detach(dsi);\n\tdrm_panel_remove(&st7701->panel);\n}\n\nstatic const struct of_device_id st7701_of_match[] = {\n\t{ .compatible = \"densitron,dmt028vghmcmi-1a\", .data = &dmt028vghmcmi_1a_desc },\n\t{ .compatible = \"elida,kd50t048a\", .data = &kd50t048a_desc },\n\t{ .compatible = \"techstar,ts8550b\", .data = &ts8550b_desc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, st7701_of_match);\n\nstatic struct mipi_dsi_driver st7701_dsi_driver = {\n\t.probe\t\t= st7701_dsi_probe,\n\t.remove\t\t= st7701_dsi_remove,\n\t.driver = {\n\t\t.name\t\t= \"st7701\",\n\t\t.of_match_table\t= st7701_of_match,\n\t},\n};\nmodule_mipi_dsi_driver(st7701_dsi_driver);\n\nMODULE_AUTHOR(\"Jagan Teki <jagan@amarulasolutions.com>\");\nMODULE_DESCRIPTION(\"Sitronix ST7701 LCD Panel Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}