---
layout: default
title: Auto Generatorï¼ˆAITL-H FSMãƒ»PIDè‡ªå‹•ç”Ÿæˆãƒ„ãƒ¼ãƒ«ï¼‰
nav_order: 9
description: AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã«åŸºã¥ãFSMãƒ»PIDã‚’YAMLâ†’Câ†’Verilogã«å¤‰æ›ã™ã‚‹è‡ªå‹•ç”Ÿæˆæ”¯æ´ãƒ„ãƒ¼ãƒ«ç¾¤ã€‚
permalink: /AITL-H/auto_generator/
---

# âš™ï¸ auto_generator/README.md

ã“ã®ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã¯ã€AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã«åŸºã¥ãFSMãƒ»PIDã®æ§‹æˆã‚’  
**YAMLãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ â†’ Cã‚³ãƒ¼ãƒ‰ â†’ çµ±åˆC â†’ Verilogå¤‰æ›** ã¸ã¨å°ãè‡ªå‹•ç”Ÿæˆæ”¯æ´ãƒ„ãƒ¼ãƒ«ç¾¤ã‚’æ ¼ç´ã—ã¾ã™ã€‚  
_This directory contains auto-generation tools that support converting FSM and PID structures in the AITL-H architecture from **YAML templates â†’ C code â†’ unified C â†’ Verilog**._

---

## ğŸ§  å…¨ä½“ãƒ•ãƒ­ãƒ¼  
### Overall Flow

```mermaid
flowchart TD
    A[YAMLä»•æ§˜è¨˜è¿°<br>test_config.yaml] --> B[fsm_auto_gen.py<br>FSM Cç”Ÿæˆ]
    A --> C[pid_auto_gen.py<br>PID Cç”Ÿæˆ]
    B & C --> D[unified.c ä½œæˆ]
    D --> E[unified_to_verilog.md<br>ChatGPTã§VerilogåŒ–]
    E --> F[verilog_demo/<br>å‹•ä½œæ¤œè¨¼ã¸]
```

---

## ğŸ“¦ å«ã¾ã‚Œã‚‹ãƒ•ã‚¡ã‚¤ãƒ«  
### Included Files

| ãƒ•ã‚¡ã‚¤ãƒ«å / File Name           | å†…å®¹ / Description |
|----------------------------------|--------------------|
| `test_config.yaml`              | FSM / PID / LLMã®å‹•ä½œä»•æ§˜ï¼ˆYAMLå½¢å¼ï¼‰<br>_Operational specifications of FSM / PID / LLM (YAML format)_ |
| `fsm_auto_gen.py`               | YAMLã‹ã‚‰FSM Cã‚³ãƒ¼ãƒ‰ã‚’ç”Ÿæˆ<br>_Generates FSM C code from YAML_ |
| `pid_auto_gen.py`               | YAMLã‹ã‚‰PID Cã‚³ãƒ¼ãƒ‰ã‚’ç”Ÿæˆ<br>_Generates PID C code from YAML_ |
| `fsm_generated.c`               | FSMãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®Cå®Ÿè£…<br>_C implementation of FSM module_ |
| `pid_generated.c`               | PIDåˆ¶å¾¡ã®Cå®Ÿè£…<br>_C implementation of PID controller_ |
| `unified.c`                     | FSMï¼‹PIDã®çµ±åˆCã‚³ãƒ¼ãƒ‰<br>_Unified C code for FSM and PID_ |
| `unified_to_verilog.md`         | ChatGPTå‘ã‘Verilogç”Ÿæˆãƒ—ãƒ­ãƒ³ãƒ—ãƒˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ<br>_Prompt template for Verilog generation using ChatGPT_ |
| `streamlit_gui.py`              | YAML â†’ Cã‚³ãƒ¼ãƒ‰GUIãƒ„ãƒ¼ãƒ«ï¼ˆStreamlitï¼‰<br>_GUI tool for YAML â†’ C code (Streamlit)_ |
| `streamlit_gui_manual.md`       | GUIæ“ä½œãƒãƒ‹ãƒ¥ã‚¢ãƒ«<br>_Manual for the GUI tool_ |

---

## ğŸ’¡ æ´»ç”¨æ–¹æ³•  
### How to Use

1. `test_config.yaml` ã‚’ç·¨é›†ï¼ˆçŠ¶æ…‹é·ç§»ï¼PIDã‚²ã‚¤ãƒ³ãªã©è¨˜è¿°ï¼‰  
   _Edit `test_config.yaml` (define state transitions, PID gains, etc.)_

2. `fsm_auto_gen.py` ã¨ `pid_auto_gen.py` ã‚’å®Ÿè¡Œ â†’ Cã‚³ãƒ¼ãƒ‰ãŒç”Ÿæˆã•ã‚Œã‚‹  
   _Run `fsm_auto_gen.py` and `pid_auto_gen.py` to generate C code_

3. `unified.c` ã«çµ±åˆï¼ˆã¾ãŸã¯æ‰‹å‹•ã§çµåˆï¼‰  
   _Merge into `unified.c` (manually or automatically)_

4. `unified_to_verilog.md` ã‚’ä½¿ã„ã€ChatGPTã§Verilogå‡ºåŠ›  
   _Use `unified_to_verilog.md` with ChatGPT to generate Verilog code_

5. [`PoC/verilog_demo/`](../verilog_demo/) ã«ã¦ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã§æ¤œè¨¼å¯èƒ½  
   _Test the output using the testbench in [`PoC/verilog_demo/`](../verilog_demo/)_

---

## ğŸ”— é–¢é€£ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª  
### Related Directories

- [`PoC/verilog_demo/`](../verilog_demo/)ï¼šChatGPTç”ŸæˆVerilogã®å‹•ä½œæ¤œè¨¼  
  _Functional verification of Verilog generated via ChatGPT_

- [`logic_templates/`](../logic_templates/)ï¼šVerilogé››å½¢ã¨å…¥åŠ›ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆé›†  
  _Verilog templates and input prompt collections_

---

## ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹  
### License

MIT License  
æ•™è‚²ãƒ»ç ”ç©¶ãƒ»é–‹ç™ºç›®çš„ã§ã®è‡ªç”±ãªåˆ©ç”¨ã¨æ‹¡å¼µã‚’æ­“è¿ã—ã¾ã™ã€‚  
_Freely usable and extensible for educational, research, and development purposes._
