#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f8e750 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f8e8e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1f8f1c0 .functor NOT 1, L_0x1fcaad0, C4<0>, C4<0>, C4<0>;
L_0x1fca7e0 .functor XOR 1, L_0x1fca610, L_0x1fca740, C4<0>, C4<0>;
L_0x1fca9c0 .functor XOR 1, L_0x1fca7e0, L_0x1fca8f0, C4<0>, C4<0>;
v0x1fb9230_0 .net *"_ivl_10", 0 0, L_0x1fca8f0;  1 drivers
v0x1fb9330_0 .net *"_ivl_12", 0 0, L_0x1fca9c0;  1 drivers
v0x1fb9410_0 .net *"_ivl_2", 0 0, L_0x1fca570;  1 drivers
v0x1fb94d0_0 .net *"_ivl_4", 0 0, L_0x1fca610;  1 drivers
v0x1fb95b0_0 .net *"_ivl_6", 0 0, L_0x1fca740;  1 drivers
v0x1fb96e0_0 .net *"_ivl_8", 0 0, L_0x1fca7e0;  1 drivers
v0x1fb97c0_0 .var "clk", 0 0;
v0x1fb9860_0 .net "reset", 0 0, v0x1fb8610_0;  1 drivers
v0x1fb9900_0 .var/2u "stats1", 159 0;
v0x1fb9a70_0 .var/2u "strobe", 0 0;
v0x1fb9b30_0 .net "tb_match", 0 0, L_0x1fcaad0;  1 drivers
v0x1fb9bf0_0 .net "tb_mismatch", 0 0, L_0x1f8f1c0;  1 drivers
v0x1fb9cb0_0 .net "w", 0 0, v0x1fb86e0_0;  1 drivers
v0x1fb9d50_0 .net "z_dut", 0 0, v0x1fb8e80_0;  1 drivers
v0x1fb9df0_0 .net "z_ref", 0 0, L_0x1f809a0;  1 drivers
L_0x1fca570 .concat [ 1 0 0 0], L_0x1f809a0;
L_0x1fca610 .concat [ 1 0 0 0], L_0x1f809a0;
L_0x1fca740 .concat [ 1 0 0 0], v0x1fb8e80_0;
L_0x1fca8f0 .concat [ 1 0 0 0], L_0x1f809a0;
L_0x1fcaad0 .cmp/eeq 1, L_0x1fca570, L_0x1fca9c0;
S_0x1f8ea70 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1f8e8e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f5aa40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1f5aa80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1f5aac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1f5ab00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1f5ab40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1f5ab80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x1f809a0 .functor OR 1, L_0x1fca030, L_0x1fca2e0, C4<0>, C4<0>;
v0x1f80ba0_0 .net *"_ivl_0", 31 0, L_0x1fb9ec0;  1 drivers
L_0x7f64318ea0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f80c40_0 .net *"_ivl_11", 28 0, L_0x7f64318ea0a8;  1 drivers
L_0x7f64318ea0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1fb7830_0 .net/2u *"_ivl_12", 31 0, L_0x7f64318ea0f0;  1 drivers
v0x1fb7920_0 .net *"_ivl_14", 0 0, L_0x1fca2e0;  1 drivers
L_0x7f64318ea018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fb79e0_0 .net *"_ivl_3", 28 0, L_0x7f64318ea018;  1 drivers
L_0x7f64318ea060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1fb7b10_0 .net/2u *"_ivl_4", 31 0, L_0x7f64318ea060;  1 drivers
v0x1fb7bf0_0 .net *"_ivl_6", 0 0, L_0x1fca030;  1 drivers
v0x1fb7cb0_0 .net *"_ivl_8", 31 0, L_0x1fca1a0;  1 drivers
v0x1fb7d90_0 .net "clk", 0 0, v0x1fb97c0_0;  1 drivers
v0x1fb7ee0_0 .var "next", 2 0;
v0x1fb7fc0_0 .net "reset", 0 0, v0x1fb8610_0;  alias, 1 drivers
v0x1fb8080_0 .var "state", 2 0;
v0x1fb8160_0 .net "w", 0 0, v0x1fb86e0_0;  alias, 1 drivers
v0x1fb8220_0 .net "z", 0 0, L_0x1f809a0;  alias, 1 drivers
E_0x1f89ad0 .event anyedge, v0x1fb8080_0, v0x1fb8160_0;
E_0x1f88bf0 .event posedge, v0x1fb7d90_0;
L_0x1fb9ec0 .concat [ 3 29 0 0], v0x1fb8080_0, L_0x7f64318ea018;
L_0x1fca030 .cmp/eq 32, L_0x1fb9ec0, L_0x7f64318ea060;
L_0x1fca1a0 .concat [ 3 29 0 0], v0x1fb8080_0, L_0x7f64318ea0a8;
L_0x1fca2e0 .cmp/eq 32, L_0x1fca1a0, L_0x7f64318ea0f0;
S_0x1fb8360 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x1f8e8e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x1fb8550_0 .net "clk", 0 0, v0x1fb97c0_0;  alias, 1 drivers
v0x1fb8610_0 .var "reset", 0 0;
v0x1fb86e0_0 .var "w", 0 0;
E_0x1f88e50/0 .event negedge, v0x1fb7d90_0;
E_0x1f88e50/1 .event posedge, v0x1fb7d90_0;
E_0x1f88e50 .event/or E_0x1f88e50/0, E_0x1f88e50/1;
S_0x1fb87e0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1f8e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
v0x1fb8af0_0 .net "clk", 0 0, v0x1fb97c0_0;  alias, 1 drivers
v0x1fb8be0_0 .net "reset", 0 0, v0x1fb8610_0;  alias, 1 drivers
v0x1fb8cf0_0 .var "state", 2 0;
v0x1fb8d90_0 .net "w", 0 0, v0x1fb86e0_0;  alias, 1 drivers
v0x1fb8e80_0 .var "z", 0 0;
E_0x1f6f9f0 .event anyedge, v0x1fb8cf0_0;
E_0x1f98cf0 .event posedge, v0x1fb7fc0_0, v0x1fb7d90_0;
S_0x1fb9010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1f8e8e0;
 .timescale -12 -12;
E_0x1f99010 .event anyedge, v0x1fb9a70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb9a70_0;
    %nor/r;
    %assign/vec4 v0x1fb9a70_0, 0;
    %wait E_0x1f99010;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb8360;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f88e50;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1fb86e0_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1fb8610_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f8ea70;
T_2 ;
    %wait E_0x1f88bf0;
    %load/vec4 v0x1fb7fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fb8080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1fb7ee0_0;
    %assign/vec4 v0x1fb8080_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f8ea70;
T_3 ;
Ewait_0 .event/or E_0x1f89ad0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1fb8080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1fb8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1fb8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1fb8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1fb8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1fb8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1fb8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x1fb7ee0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1fb87e0;
T_4 ;
    %wait E_0x1f98cf0;
    %load/vec4 v0x1fb8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1fb8cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.12 ;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.14 ;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.16 ;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.18 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.20 ;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.22 ;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x1fb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
T_4.24 ;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fb8cf0_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fb87e0;
T_5 ;
    %wait E_0x1f6f9f0;
    %load/vec4 v0x1fb8cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8e80_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f8e8e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb9a70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f8e8e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb97c0_0;
    %inv;
    %store/vec4 v0x1fb97c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f8e8e0;
T_8 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fb8550_0, v0x1fb9bf0_0, v0x1fb97c0_0, v0x1fb9860_0, v0x1fb9cb0_0, v0x1fb9df0_0, v0x1fb9d50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f8e8e0;
T_9 ;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f8e8e0;
T_10 ;
    %wait E_0x1f88e50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb9900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9900_0, 4, 32;
    %load/vec4 v0x1fb9b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9900_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb9900_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9900_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fb9df0_0;
    %load/vec4 v0x1fb9df0_0;
    %load/vec4 v0x1fb9d50_0;
    %xor;
    %load/vec4 v0x1fb9df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9900_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fb9900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb9900_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/m2014_q6/iter2/response0/top_module.sv";
