Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 12 17:00:16 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_ddr3_hdmi_control_sets_placed.rpt
| Design       : top_ddr3_hdmi
| Device       : xc7a75t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   391 |
| Unused register locations in slices containing registers |   862 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           15 |
|      4 |            9 |
|      6 |           16 |
|      8 |           43 |
|     10 |           29 |
|     12 |           46 |
|     14 |            7 |
|    16+ |          226 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6908 |         1027 |
| No           | No                    | Yes                    |             558 |          103 |
| No           | Yes                   | No                     |            2664 |          502 |
| Yes          | No                    | No                     |            2880 |          425 |
| Yes          | No                    | Yes                    |             188 |           24 |
| Yes          | Yes                   | No                     |            4028 |          581 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                   Enable Signal                                                                                                                   |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | inst_rx_filter_buffer/rx_en_new_i_2_n_0                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                          | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                          | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                            | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              2 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |              2 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |              2 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |                1 |              4 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                      |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                  |                1 |              6 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                 |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                   | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                       |                1 |              6 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                     |                1 |              6 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                         |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                             |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                            |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                             |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                   |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                                 |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                            |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                          |                3 |              8 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/filter_cnt                                                                                                                                                                                                                  | inst_iddr_ctrl/SR[0]                                                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out1                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                 |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                                  |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                        |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                       |                2 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                          |                1 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/udp_sum[17]_i_1_n_0                                                                                                                                                                                                            | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                        |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                           |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                              |                1 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                            |                1 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                       |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | inst_user_wr_ctrl/rst0                                                                                                                                                                                                                  |                3 |              8 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                       |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                       |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/state[3]_i_1_n_0                                                                                                                                                                                                                       | inst_user_wr_ctrl/rst0                                                                                                                                                                                                                  |                1 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                3 |              8 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                          |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                4 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[6]_i_1_n_0                                                                                                          |                3 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                          |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4][0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |
|  ddr3_clk_gen_inst/inst/clk_out1                       |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                 |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                          |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                |                                                                                                                                                                                                                                         |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                     |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                          |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___65_n_0                                                                                                                                                                 |                3 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                          |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                          |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                          |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                          |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                      |                1 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                              |                3 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                   |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[5][0]                                                                                                                                                               |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                 |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                4 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                4 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                3 |             12 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                              |                1 |             12 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                   | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_dc_i[0]                                                                                                                            |                1 |             12 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                   | inst_user_wr_ctrl/rst0                                                                                                                                                                                                                  |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___14_n_0                                                                                                                                                                 |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                 |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                                                                           |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                               |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                4 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1_n_0                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                   |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                                  |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                     |                                                                                                                                                                                                                                         |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                    | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                       |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                       |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                4 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                         |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                    |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_2_n_0                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                3 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                   |                1 |             12 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_a7_ddr3_rd_ctrl/cmd_cnt01_out                                                                                                                                                                                                                | inst_a7_ddr3_rd_ctrl/cmd_cnt[6]_i_1_n_0                                                                                                                                                                                                 |                2 |             14 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                              | inst_a7_ddr3_rd_ctrl/data_cnt[6]_i_1_n_0                                                                                                                                                                                                |                2 |             14 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                              |                3 |             14 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                    | ila_inst_top/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                            |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |             14 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                               |                2 |             14 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                            |                3 |             14 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_a7_ddr3_wr_ctrl/data_cnt_reg[0]_0[0]                                                                                                                                                                                                         | inst_a7_ddr3_wr_ctrl/data_cnt[7]_i_1__0_n_0                                                                                                                                                                                             |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_a7_ddr3_wr_ctrl/p_1_in                                                                                                                                                                                                                       | inst_a7_ddr3_wr_ctrl/cmd_cnt[7]_i_1_n_0                                                                                                                                                                                                 |                2 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                4 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                3 |             16 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/wr_en                                                                                                                                                                                                                              | inst_bit8to128/rd_cnt[7]_i_1_n_0                                                                                                                                                                                                        |                3 |             16 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | inst_user_rd_ctrl/data_cnt                                                                                                                                                                                                                        | inst_user_rd_ctrl/data_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                2 |             16 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_crc32_d8_send_02/crc32_value[7]_i_1_n_0                                                                                                                                                                                            |                6 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_crc32_d8_send_02/dout[7]_i_1_n_0                                                                                                                                                                                                   |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                  |                4 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_crc32_d8_send_02/p_0_in__0                                                                                                                                                                                                         |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_gen_frame_ctrl/gen_frame_cnt[7]_i_1_n_0                                                                                                                                                                                            |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                          |                5 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_2_n_0                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                    |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                4 |             16 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/rd_en_dly                                                                                                                                                                                                                      | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                              |                4 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                3 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |             16 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |                4 |             18 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                | ila_inst_top/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                      |                2 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/rd_cmd_start                                                                                                                                                                                                                           | inst_user_wr_ctrl/rst0                                                                                                                                                                                                                  |                4 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                3 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                          |                5 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                       |                3 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                              |                2 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                2 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                     |                5 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                6 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/E[0]                                                                                                                                                                                                                                   | inst_user_wr_ctrl/rst0                                                                                                                                                                                                                  |                5 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_2_n_0                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                2 |             18 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_1_reg[0]                                                                                            |                2 |             20 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             20 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                     |                2 |             20 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                      | ila_inst_top/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             20 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                      | ila_inst_top/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                         |                2 |             20 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             20 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             22 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                 |                4 |             22 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                   | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                5 |             22 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |                5 |             22 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                4 |             22 |
|  ddr3_clk_gen_inst/inst/clk_out1                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                          |                3 |             22 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                |                4 |             22 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                   | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_dc_i[0]                                                                                              |                4 |             22 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[5][0]                                                                                                                           | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                3 |             24 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[5][0]                                                                                                                          | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                2 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |                3 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                       |                2 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/samp_edge_cnt1_r_reg[0]                                                                                                                                                               |                3 |             24 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[5][0]                                                                                                        |                                                                                                                                                                                                                                         |                2 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                  |                5 |             24 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_checksum_ctrl/rd_addr[0]_i_1_n_0                                                                                                                                                                                                   |                3 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[5][0]                                                                                                                     | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                |                3 |             24 |
|  hdmi_clk_gen_inst/inst/clk1x                          | inst_top_hdmi/inst_VGA_TIMING/ver_cnt[0]_i_1_n_0                                                                                                                                                                                                  | inst_top_hdmi/inst_hdmi_buffer/hor_cnt_reg[0]                                                                                                                                                                                           |                3 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             24 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                4 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/samp_edge_cnt1_r_reg[0]                                                                                                                                                               |                3 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                                     | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |                3 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[5][0]                                                                                                                      | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                 |                3 |             24 |
|  ddr3_clk_gen_inst/inst/clk_out1                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                       |                3 |             26 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                       |                8 |             26 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                        |               10 |             26 |
|  ddr3_clk_gen_inst/inst/clk_out1                       |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                 |                5 |             26 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_checksum_ctrl/data_cnt[0]_i_1_n_0                                                                                                                                                                                                  |                4 |             28 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | inst_iddr_ctrl/SR[0]                                                                                                                                                                                                                    |                4 |             28 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | inst_rx_filter_buffer/rx_buffer_rd_cnt[0]_i_1_n_0                                                                                                                                                                                       |                4 |             28 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             28 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_cnt_buf0                                                                                                                                                                                                                 | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                4 |             28 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                7 |             30 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                  | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                        |                6 |             30 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             30 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_counter_read_val_reg[8]_13                                                                                                                     |                4 |             30 |
|  ddr3_clk_gen_inst/inst/clk_out1                       |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                        |                3 |             30 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                6 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                 |                2 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                                          |                8 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  hdmi_clk_gen_inst/inst/clk1x                          | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              |                                                                                                                                                                                                                                         |                4 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                         | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                              |                4 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                4 |             32 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_get_images_pixels/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/ip_end                                                                                                                                                                                                                         | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                8 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/udp_end                                                                                                                                                                                                                        | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                6 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                    |                9 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                     |                8 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/shift_ip_en_reg_n_0                                                                                                                                                                                                            | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                4 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/shift_udp_en                                                                                                                                                                                                                   | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                2 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                         |                                                                                                                                                                                                                                         |                2 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/read_sta_en                                                                                                                                                                                                                 | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                6 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]           |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  clk_125_gen_inst/inst/clk_out1                        | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                               | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                 |                4 |             36 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                       |                5 |             36 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                      |                3 |             36 |
|  clk_125_gen_inst/inst/clk_out1                        | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                  |                4 |             36 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             36 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_user_wr_ctrl/p2_cmd_en                                                                                                                                                                                                                       | inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0                                                                                                                                                                                              |                5 |             38 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | inst_user_rd_ctrl/p1_cmd_en                                                                                                                                                                                                                       | inst_user_rd_ctrl/rd_cmd_addr_r[9]_i_1_n_0                                                                                                                                                                                              |                5 |             38 |
|  hdmi_clk_gen_inst/inst/clk1x                          | sel                                                                                                                                                                                                                                               | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |                5 |             38 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             40 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[95]                                                                                     |                9 |             40 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                           | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[43]                                                                                     |               10 |             40 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                        |               11 |             40 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                      | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                      |                5 |             40 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                       |                9 |             42 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                       |                8 |             42 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         |                                                                                                                                                                                                                                         |                3 |             48 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                         |                                                                                                                                                                                                                                         |                3 |             48 |
|  hdmi_clk_gen_inst/inst/clk1x                          | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_7_out                                                                                                           |                                                                                                                                                                                                                                         |                6 |             48 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                       |                9 |             48 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                            |               14 |             50 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                           |               10 |             52 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_7_out                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             52 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             54 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             54 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                8 |             54 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                             |                7 |             54 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/app_addr_r_reg[27]_0                                                                                                                                                                                                                   | inst_a7_ddr3_rd_ctrl/app_addr_r[0]_i_1_n_0                                                                                                                                                                                              |                8 |             56 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | inst_arbit/cmd_addr_reg[27]                                                                                                                                                                                                                       | inst_a7_ddr3_wr_ctrl/cmd_addr[0]_i_1_n_0                                                                                                                                                                                                |                9 |             56 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | ila_inst_top/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                9 |             56 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             56 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/shift_udp_flag                                                                                                                                                                                                                 | inst_checksum_ctrl/udp_sum[31]_i_1_n_0                                                                                                                                                                                                  |                8 |             56 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                        |               17 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             60 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             60 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             60 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             62 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | inst_rx_filter_buffer/inst_crc32_d8_rec_02/crc32_value[31]_i_1_n_0                                                                                                                                                                      |               13 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                         |                4 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             64 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | inst_checksum_ctrl/ip_add_flag                                                                                                                                                                                                                    | inst_checksum_ctrl/ip_sum[0]_i_1_n_0                                                                                                                                                                                                    |                8 |             64 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                       |               16 |             66 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             68 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                       |               13 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             68 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                        |               12 |             72 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                        |               12 |             74 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                 |                7 |             74 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                8 |             74 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             78 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                   | inst_top_hdmi/inst_hdmi_buffer/hor_cnt_reg[0]                                                                                                                                                                                           |               12 |             80 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                        |               27 |             80 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                   | inst_top_hdmi/inst_hdmi_buffer/AR[0]                                                                                                                                                                                                    |               21 |             84 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                        |               19 |             96 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                        |               19 |             96 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                        |               15 |             96 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             98 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |               21 |            112 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            126 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |               18 |            128 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                               |                                                                                                                                                                                                                                         |               23 |            128 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                        |                                                                                                                                                                                                                                         |               24 |            128 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                       | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_pb                                                                                         |               17 |            128 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   | inst_checksum_ctrl/rst                                                                                                                                                                                                                  |               23 |            128 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                  |                                                                                                                                                                                                                                         |               14 |            128 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                         |               11 |            176 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                         |               11 |            176 |
|  ddr3_clk_gen_inst/inst/clk_out3                       | ila_inst_top/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            206 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                         |               13 |            208 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                         |               14 |            224 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                         |               14 |            224 |
|  hdmi_clk_gen_inst/inst/clk1x                          |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               44 |            224 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                         |               14 |            224 |
|  clk_125_gen_inst/inst/clk_out1                        | inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                         |               26 |            256 |
|  hdmi_clk_gen_inst/inst/p1_clk                         | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |               19 |            256 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   | inst_user_wr_ctrl/rst0                                                                                                                                                                                                                  |               19 |            264 |
|  hdmi_clk_gen_inst/inst/p1_clk                         |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               45 |            284 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                       | wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                |               29 |            288 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                            |                                                                                                                                                                                                                                         |               38 |            288 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we |                                                                                                                                                                                                                                         |               22 |            352 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |            384 |
|  clk_125_gen_inst/inst/clk_out1                        |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               78 |            584 |
|  ddr3_clk_gen_inst/inst/clk_out3                       |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              172 |           1382 |
|  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              686 |           4462 |
+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


