[INF:CM0023] Creating log file ../../build/regression/Value4States/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<68> s<67> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<65> c<2> s<35> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:14> el<2:19>
n<31> u<8> t<IntConst> p<9> l<2:21> el<2:23>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:21> el<2:23>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:21> el<2:23>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:21> el<2:23>
n<0> u<12> t<IntConst> p<13> l<2:24> el<2:25>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:24> el<2:25>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:24> el<2:25>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:24> el<2:25>
n<> u<16> t<Constant_range> p<17> c<11> l<2:21> el<2:25>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:20> el<2:26>
n<> u<18> t<Data_type> p<19> c<7> l<2:14> el<2:26>
n<> u<19> t<Data_type_or_implicit> p<29> c<18> s<28> l<2:14> el<2:26>
n<P1> u<20> t<StringConst> p<27> s<26> l<2:27> el<2:29>
n<x> u<21> t<X> p<22> l<2:32> el<2:34>
n<> u<22> t<Primary_literal> p<23> c<21> l<2:32> el<2:34>
n<> u<23> t<Constant_primary> p<24> c<22> l<2:32> el<2:34>
n<> u<24> t<Constant_expression> p<25> c<23> l<2:32> el<2:34>
n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<2:32> el<2:34>
n<> u<26> t<Constant_param_expression> p<27> c<25> l<2:32> el<2:34>
n<> u<27> t<Param_assignment> p<28> c<20> l<2:27> el<2:34>
n<> u<28> t<List_of_param_assignments> p<29> c<27> l<2:27> el<2:34>
n<> u<29> t<Parameter_declaration> p<30> c<19> l<2:4> el<2:34>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<2:4> el<2:35>
n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<2:4> el<2:35>
n<> u<32> t<Module_common_item> p<33> c<31> l<2:4> el<2:35>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<2:4> el<2:35>
n<> u<34> t<Non_port_module_item> p<35> c<33> l<2:4> el<2:35>
n<> u<35> t<Module_item> p<65> c<34> s<64> l<2:4> el<2:35>
n<> u<36> t<IntVec_TypeLogic> p<47> s<46> l<3:14> el<3:19>
n<31> u<37> t<IntConst> p<38> l<3:21> el<3:23>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:21> el<3:23>
n<> u<39> t<Constant_primary> p<40> c<38> l<3:21> el<3:23>
n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<3:21> el<3:23>
n<0> u<41> t<IntConst> p<42> l<3:24> el<3:25>
n<> u<42> t<Primary_literal> p<43> c<41> l<3:24> el<3:25>
n<> u<43> t<Constant_primary> p<44> c<42> l<3:24> el<3:25>
n<> u<44> t<Constant_expression> p<45> c<43> l<3:24> el<3:25>
n<> u<45> t<Constant_range> p<46> c<40> l<3:21> el<3:25>
n<> u<46> t<Packed_dimension> p<47> c<45> l<3:20> el<3:26>
n<> u<47> t<Data_type> p<48> c<36> l<3:14> el<3:26>
n<> u<48> t<Data_type_or_implicit> p<58> c<47> s<57> l<3:14> el<3:26>
n<P2> u<49> t<StringConst> p<56> s<55> l<3:27> el<3:29>
n<z> u<50> t<Z> p<51> l<3:32> el<3:34>
n<> u<51> t<Primary_literal> p<52> c<50> l<3:32> el<3:34>
n<> u<52> t<Constant_primary> p<53> c<51> l<3:32> el<3:34>
n<> u<53> t<Constant_expression> p<54> c<52> l<3:32> el<3:34>
n<> u<54> t<Constant_mintypmax_expression> p<55> c<53> l<3:32> el<3:34>
n<> u<55> t<Constant_param_expression> p<56> c<54> l<3:32> el<3:34>
n<> u<56> t<Param_assignment> p<57> c<49> l<3:27> el<3:34>
n<> u<57> t<List_of_param_assignments> p<58> c<56> l<3:27> el<3:34>
n<> u<58> t<Parameter_declaration> p<59> c<48> l<3:4> el<3:34>
n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<3:4> el<3:35>
n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<3:4> el<3:35>
n<> u<61> t<Module_common_item> p<62> c<60> l<3:4> el<3:35>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<3:4> el<3:35>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<3:4> el<3:35>
n<> u<64> t<Module_item> p<65> c<63> l<3:4> el<3:35>
n<> u<65> t<Module_declaration> p<66> c<6> l<1:1> el<4:10>
n<> u<66> t<Description> p<67> c<65> l<1:1> el<4:10>
n<> u<67> t<Source_text> p<68> c<66> l<1:1> el<4:10>
n<> u<68> t<Top_level_rule> c<1> l<1:1> el<6:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Value4States/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Value4States/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Value4States/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.P1), line:2:27, endln:2:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |BIN:X
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:26
      |vpiParent:
      \_parameter: (work@top.P1), line:2:27, endln:2:29
      |vpiRange:
      \_range: , line:2:20, endln:2:26
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:23
          |vpiParent:
          \_range: , line:2:20, endln:2:26
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:24, endln:2:25
          |vpiParent:
          \_range: , line:2:20, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P1
    |vpiFullName:work@top.P1
  |vpiParameter:
  \_parameter: (work@top.P2), line:3:27, endln:3:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |BIN:Z
    |vpiTypespec:
    \_logic_typespec: , line:3:14, endln:3:26
      |vpiParent:
      \_parameter: (work@top.P2), line:3:27, endln:3:29
      |vpiRange:
      \_range: , line:3:20, endln:3:26
        |vpiLeftRange:
        \_constant: , line:3:21, endln:3:23
          |vpiParent:
          \_range: , line:3:20, endln:3:26
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
          |vpiParent:
          \_range: , line:3:20, endln:3:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P2
    |vpiFullName:work@top.P2
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:2:32, endln:2:34
      |vpiDecompile:'X
      |vpiSize:32
      |BIN:X
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:26
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.P1), line:2:27, endln:2:29
  |vpiParamAssign:
  \_param_assign: , line:3:27, endln:3:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:32, endln:3:34
      |vpiDecompile:'Z
      |vpiSize:32
      |BIN:Z
      |vpiTypespec:
      \_logic_typespec: , line:3:14, endln:3:26
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.P2), line:3:27, endln:3:29
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.P1), line:2:27, endln:2:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |BIN:X
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:26
      |vpiParent:
      \_parameter: (work@top.P1), line:2:27, endln:2:29
      |vpiRange:
      \_range: , line:2:20, endln:2:26
        |vpiParent:
        \_logic_typespec: , line:2:14, endln:2:26
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:23
          |vpiParent:
          \_range: , line:2:20, endln:2:26
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:24, endln:2:25
          |vpiParent:
          \_range: , line:2:20, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P1
    |vpiFullName:work@top.P1
  |vpiParameter:
  \_parameter: (work@top.P2), line:3:27, endln:3:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |BIN:Z
    |vpiTypespec:
    \_logic_typespec: , line:3:14, endln:3:26
      |vpiParent:
      \_parameter: (work@top.P2), line:3:27, endln:3:29
      |vpiRange:
      \_range: , line:3:20, endln:3:26
        |vpiParent:
        \_logic_typespec: , line:3:14, endln:3:26
        |vpiLeftRange:
        \_constant: , line:3:21, endln:3:23
          |vpiParent:
          \_range: , line:3:20, endln:3:26
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
          |vpiParent:
          \_range: , line:3:20, endln:3:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P2
    |vpiFullName:work@top.P2
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:2:32, endln:2:34
      |vpiDecompile:32'bX
      |vpiSize:32
      |BIN:X
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:26
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.P1), line:2:27, endln:2:29
  |vpiParamAssign:
  \_param_assign: , line:3:27, endln:3:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:32, endln:3:34
      |vpiDecompile:32'bZ
      |vpiSize:32
      |BIN:Z
      |vpiTypespec:
      \_logic_typespec: , line:3:14, endln:3:26
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.P2), line:3:27, endln:3:29
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Value4States/dut.sv | ${SURELOG_DIR}/build/regression/Value4States/roundtrip/dut_000.sv | 2 | 4 | 

