INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_and2_1_1/sim/full_add_1B_xup_and2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_and2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_and2_2_1/sim/full_add_1B_xup_and2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_and2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_or3_0_1/sim/full_add_1B_xup_or3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_or3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_xor2_0_1/sim/full_add_1B_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_xor2_1_1/sim/full_add_1B_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/src/full_add_1B_xup_and2_0_2/sim/full_add_1B_xup_and2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B_xup_and2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ipshared/c12f/sim/full_add_1B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add_1B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_0_0/sim/full_adder_4B_full_add_1B_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_1_0/sim/full_adder_4B_full_add_1B_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_1_1/sim/full_adder_4B_full_add_1B_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_full_add_1B_1_2/sim/full_adder_4B_full_add_1B_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_full_add_1B_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ipshared/f156/xup_nor4.srcs/sources_1/new/xup_nor4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nor4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xup_nor4_0_0/sim/full_adder_4B_xup_nor4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_nor4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xup_xor2_0_0/sim/full_adder_4B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xup_xor2_0_1/sim/full_adder_4B_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xup_xor2_0_2/sim/full_adder_4B_xup_xor2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xup_xor2_0_3/sim/full_adder_4B_xup_xor2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xlconcat_0_0/sim/full_adder_4B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/ip/full_adder_4B_xup_xor2_4_0/sim/full_adder_4B_xup_xor2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_xup_xor2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.ip_user_files/bd/full_adder_4B/sim/full_adder_4B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Nathan/Professional/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_adder_4B/hdl/full_adder_4B_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4B_wrapper
