{"sha": "2359d013c45d2d37a9be9c466cc12771710ca80e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjM1OWQwMTNjNDVkMmQzN2E5YmU5YzQ2NmNjMTI3NzE3MTBjYTgwZQ==", "commit": {"author": {"name": "Richard Sandiford", "email": "rsandifo@redhat.com", "date": "2001-08-10T13:01:31Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2001-08-10T13:01:31Z"}, "message": "mips.md (reload_outcc): Use HARD_REGNO_NREGS to access the second half of the TFmode scratch operand.\n\n\t* config/mips/mips.md (reload_outcc): Use HARD_REGNO_NREGS to\n\taccess the second half of the TFmode scratch operand.\n\nFrom-SVN: r44759", "tree": {"sha": "11044688c3ea55e5971db054834a5b3804eb0455", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/11044688c3ea55e5971db054834a5b3804eb0455"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2359d013c45d2d37a9be9c466cc12771710ca80e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2359d013c45d2d37a9be9c466cc12771710ca80e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2359d013c45d2d37a9be9c466cc12771710ca80e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2359d013c45d2d37a9be9c466cc12771710ca80e/comments", "author": null, "committer": null, "parents": [{"sha": "ca11a2e95972ffc3385f8ce648c01f1525778c77", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ca11a2e95972ffc3385f8ce648c01f1525778c77", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ca11a2e95972ffc3385f8ce648c01f1525778c77"}], "stats": {"total": 14, "additions": 12, "deletions": 2}, "files": [{"sha": "366b53362d8098a943c5eee297a0fdd552685a91", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2359d013c45d2d37a9be9c466cc12771710ca80e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2359d013c45d2d37a9be9c466cc12771710ca80e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2359d013c45d2d37a9be9c466cc12771710ca80e", "patch": "@@ -1,3 +1,8 @@\n+2001-08-10  Richard Sandiford  <rsandifo@redhat.com>\n+\n+\t* config/mips/mips.md (reload_outcc): Use HARD_REGNO_NREGS to\n+\taccess the second half of the TFmode scratch operand.\n+\n 2001-08-10  Anthony Green  <green@redhat.com>\n \n \t* java/class.c (emit_register_classes): Conditionalize code on"}, {"sha": "d0ab2a32059fcf3595df8795010ea1767832104c", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 7, "deletions": 2, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2359d013c45d2d37a9be9c466cc12771710ca80e/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2359d013c45d2d37a9be9c466cc12771710ca80e/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=2359d013c45d2d37a9be9c466cc12771710ca80e", "patch": "@@ -5667,6 +5667,7 @@ move\\\\t%0,%z4\\\\n\\\\\n {\n   rtx source;\n   rtx fp1, fp2;\n+  int regno;\n \n   /* This is called when are copying some value into a condition code\n      register.  Operand 0 is the condition code register.  Operand 1\n@@ -5685,8 +5686,12 @@ move\\\\t%0,%z4\\\\n\\\\\n   else\n     source = operands[1];\n \n-  fp1 = gen_rtx_REG (SFmode, REGNO (operands[2]));\n-  fp2 = gen_rtx_REG (SFmode, REGNO (operands[2]) + 1);\n+  /* FP1 and FP2 are the two halves of the TFmode scratch operand.  They\n+     will be single registers in 64-bit mode and register pairs in 32-bit\n+     mode.  SOURCE is loaded into FP1 and zero is loaded into FP2.  */\n+  regno = REGNO (operands[2]);\n+  fp1 = gen_rtx_REG (SFmode, regno);\n+  fp2 = gen_rtx_REG (SFmode, regno + HARD_REGNO_NREGS (regno, DFmode));\n \n   emit_insn (gen_move_insn (fp1, source));\n   emit_insn (gen_move_insn (fp2, gen_rtx_REG (SFmode, 0)));"}]}