VERSION : 1.0;

INFO
  TIME_UNIT : 1e-9;
END_INFO

CLASS RODINIA
  IsDefault : YES;
END_CLASS

FAMILY ALTA
  CLASS     : RODINIA;
  IsDefault : YES;
END_FAMILY

FAMILY AG
  CLASS : RODINIA;
END_FAMILY

FAMILY AG_10K
  CLASS : RODINIA;
END_FAMILY

CHARACTER HJ180D_GV0
  SOURCE    : P0000G0;
  IsDefault : YES;
  PROCESS   : HJ180D;
  GRADE     : G;
  REVISION  : 0;
  DERATE    : 1.0;
  SCALE     : 1.0;
END_CHARACTER

CHARACTER SMIC055D_GV0
  SOURCE    : P1000G0;
  IsDefault : NO;
  PROCESS   : SMIC055D;
  GRADE     : G;
  REVISION  : 0;
  DERATE    : 1.0;
  SCALE     : 0.7;
END_CHARACTER

CHARACTER SMIC055D_10K_GV0
  SOURCE    : P1010G0;
  IsDefault : NO;
  PROCESS   : SMIC055D;
  GRADE     : G;
  REVISION  : 0;
  DERATE    : 1.0;
  SCALE     : 0.7;
END_CHARACTER

CHARACTER SMIC055D_15K_GV0
  SOURCE    : P1020G0;
  IsDefault : NO;
  PROCESS   : SMIC055D;
  GRADE     : G;
  REVISION  : 0;
  DERATE    : 1.0;
  SCALE     : 0.7;
END_CHARACTER

CHARACTER SMIC055D_NPV0
  SOURCE    : P1000NP0;
  IsDefault : NO;
  PROCESS   : SMIC055D;
  GRADE     : G;
  REVISION  : 0;
  DERATE    : 1.0;
  SCALE     : 0.85;
END_CHARACTER

CHARACTER SMIC055D_LPV0
  SOURCE    : P1000LP0;
  IsDefault : NO;
  PROCESS   : SMIC055D;
  GRADE     : LP;
  REVISION  : 0;
  DERATE    : 1.0;
  SCALE     : 1.0;
END_CHARACTER

CHARACTER SMIC055D_LPV0X
  SOURCE    : P1000G0;
  IsDefault : NO;
  PROCESS   : SMIC055D;
  GRADE     : LP;
  REVISION  : 0;
  DERATE    : 1.5;
  SCALE     : 1.0;
END_CHARACTER

CHIP ALTA1400T144
  IsHidden   : YES;
  FAMILY     : ALTA;
  CHARACTER  : HJ180D_GV0;
  SIZE       : 15 10;
  DeviceID   : 0x00140011;
  FlashType  : PARALLEL;
  FlashPrgIdle : 0.01;
  FlashSimIdle : 20;
  StartPin   : PIN_57;
  FirstPin   : PIN_1;
  DevOePin   : PIN_60;
  DevClrnPin : PIN_61;

  LOGIC LOGIC0
    DIMENSION : 1 1 13 8;
    SIZE : 88;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 1;
    FROM_GRID  : Default 0;
    TO_TERMS   : SEAM 0 1;
    TO_GRIDS   : ALL 0;

    FROM_TERMS : clkout0 clkout1 UFM_JTAG_gclk_0 UFM_JTAG_gclk_1 UFM_JTAG_gclk_2;
    FROM_GRID  : Default 0;
    TO_TERMS   : clkout0 clkout1 UFM_JTAG_gclk_0 UFM_JTAG_gclk_1 UFM_JTAG_gclk_2;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_cfgdone     CHIP_CFG_DONE;
      OUTPUT : o_init_b      CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb   CHIP_RSTB;
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
    GROUP io
      INPUT  : i_sysclk     CLKOSC_9M;
      INPUT  : i_reset_n    POR_TOP_PORB;
      OUTPUT : o_bst_clk    BST_CLOCK ;
      OUTPUT : o_bst_highz  BST_HIGHZ ;
      OUTPUT : o_bst_mode   BST_MODE  ;
      OUTPUT : o_bst_shift  BST_SHIFT ;
      OUTPUT : o_bst_update BST_UPDATE;
      OUTPUT : o_bst_sdi    BST_SDI   ;
      INPUT  : i_bst_sdo    BST_SDO   ;
      OUTPUT : o_io_update  CFG_EN    ;
      OUTPUT : o_io_dev_oe  DEV_OE_IO ;
      OUTPUT : o_io_cf_clk  IO_CLK    ;
      OUTPUT : o_io_read_en IO_READ_EN;
      OUTPUT : o_io_shift   IO_SHIFT  ;
      OUTPUT : o_io_porb    PORB      ;
      OUTPUT : o_io_shiftin SHIFT_IN  ;
      INPUT  : i_io_rdata   IO_RDATA  ;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 9;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
    GROUP PARALLEL
      INPUT  : i_busy        i_busy        1;
      INPUT  : i_wr_fail     i_wr_fail     1;
      INPUT  : im_flash_dout im_flash_dout 16;
      OUTPUT : o_flash_cs    o_flash_cs    1;
      OUTPUT : o_flash_read  o_flash_read  1;
      OUTPUT : o_flash_rst_n o_flash_rst_n 1;
      OUTPUT : o_flash_write o_flash_write 1;
      OUTPUT : om_flash_addr om_flash_addr 14;
      OUTPUT : om_flash_din  om_flash_din  16;
    END_GROUP
  END_CCB

  IO_CHAIN
    CHAIN SINGLE 0
      // Config name : default_in default_out
      PRG_DELAYB : 1'b1    1'b1;
      RX_SEL     : 1'b1    1'b0;
      PU         : 4'b0000 4'b1000;
      PDCNTL     : 2'b01   2'b11;
      NDCNTL     : 2'b01   2'b11;
      PRG_SLR    : 1'b0    1'b0;
      CFG_KEEP   : 2'b00   2'b00;
    END_CHAIN
    CHAIN DIFFN 1
      PRG_SLR_N        : 1'b0             1'b0;
      PDCNTL_N         : 2'b01            2'b11;
      NDCNTL_N         : 2'b01            2'b11;
      PRG_DELAYB_P     : 1'b0             1'b0;
      PRG_DELAYB_N     : 1'b0             1'b0;
      RX_SEL_P         : 1'b1             1'b0;
      RX_SEL_N         : 1'b1             1'b0;
      PU               : 4'b0000          4'b1000;
      PDCNTL_P         : 2'b01            2'b11;
      NDCNTL_P         : 2'b01            2'b11;
      PRG_SLR_P        : 1'b0             1'b0;
      LVDS_RSDS_IREF   : 12'b110000000000 12'b110000000000;
      CFG_LVDS_RSDS_EN : 1'b0             1'b0;
      CFG_KEEP_N       : 2'b00            2'b00;
      CFG_KEEP_P       : 2'b00            2'b00;
    END_CHAIN
    CHAIN DIFFP 2;
    END_CHAIN
    CHAIN DEDICATE_IN 3
    END_CHAIN
    CHAIN DEDICATE_OUT 4
    END_CHAIN
  END_IO_CHAIN

  IO IOW
    DIRECTION : W;
    DIMENSION : 0 3 0 8;
    IO_COUNT   : 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 2 0 0 0;
    // PIN_INFO: each line corresponds to one io tile defined above
    // format: pin_name bank pad_id io_type, pin_name bank pad_id io_type, ...
    PIN_INFO
      IOTILE : 0 PIN_29 IOBANK1 DIFFP,  1 PIN_30 IOBANK1 DIFFN,  2 PIN_31 IOBANK1 DIFFP,  3 PIN_32 IOBANK1 DIFFN;
      IOTILE : 0 PIN_23 IOBANK1 DIFFP,  1 PIN_24 IOBANK1 DIFFN,  2 PIN_27 IOBANK1 SINGLE, 3 PIN_28 IOBANK1 SINGLE;
      IOTILE : 0 PIN_18 IOBANK1 SINGLE, 1 PIN_20 IOBANK1 SINGLE, 2 PIN_21 IOBANK1 DIFFP,  3 PIN_22 IOBANK1 DIFFN;
      IOTILE : 3 PIN_12 IOBANK1 SINGLE, 4 PIN_13 IOBANK1 DIFFP,  5 PIN_14 IOBANK1 DIFFN,  6 PIN_15 IOBANK1 DIFFP, 7 PIN_16 IOBANK1 DIFFN;
      IOTILE : 4 PIN_6  IOBANK1 SINGLE, 5 PIN_7  IOBANK1 DIFFP,  6 PIN_8  IOBANK1 DIFFN,  7 PIN_11 IOBANK1 SINGLE;
      IOTILE : 3 PIN_1  IOBANK1 SINGLE, 4 PIN_2  IOBANK1 DIFFP,  5 PIN_3  IOBANK1 DIFFN,  6 PIN_4  IOBANK1 DIFFP, 7 PIN_5  IOBANK1 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION : E;
    DIMENSION : 14 1 14 8;
    IO_COUNT   : 8 8 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 0 0 2 0 0 0;
    PIN_INFO
      IOTILE : 2 PIN_73  IOBANK3 DIFFN, 1 PIN_74  IOBANK3 DIFFP, 0 PIN_75  IOBANK3 SINGLE;
      IOTILE : 2 PIN_76  IOBANK3 DIFFN, 1 PIN_77  IOBANK3 DIFFP, 0 PIN_78  IOBANK3 SINGLE;
      IOTILE : 3 PIN_79  IOBANK3 DIFFN, 2 PIN_80  IOBANK3 DIFFP, 1 PIN_81  IOBANK3 DIFFN,  0 PIN_84  IOBANK3 DIFFP;
      IOTILE : 1 PIN_85  IOBANK3 DIFFN, 0 PIN_86  IOBANK3 DIFFP;
      IOTILE : 3 PIN_87  IOBANK3 DIFFN, 2 PIN_88  IOBANK3 DIFFP, 1 PIN_89  IOBANK3 SINGLE, 0 PIN_91  IOBANK3 SINGLE;
      IOTILE : 7 PIN_93  IOBANK3 DIFFN, 6 PIN_94  IOBANK3 DIFFP, 5 PIN_95  IOBANK3 DIFFN,  4 PIN_96  IOBANK3 DIFFP;
      IOTILE : 7 PIN_97  IOBANK3 DIFFN, 6 PIN_98  IOBANK3 DIFFP, 5 PIN_101 IOBANK3 DIFFN,  4 PIN_102 IOBANK3 DIFFP,  3 PIN_103 IOBANK3 SINGLE;
      IOTILE : 7 PIN_104 IOBANK3 DIFFN, 6 PIN_105 IOBANK3 DIFFP, 5 PIN_106 IOBANK3 DIFFN,  4 PIN_107 IOBANK3 DIFFP,  3 PIN_108 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION : S;
    DIMENSION : 1 2 7 2;
    IO_COUNT   : 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_37 IOBANK4 SINGLE, 1 PIN_38 IOBANK4 DIFFP, 2 PIN_39 IOBANK4 DIFFN;
      IOTILE : 0 PIN_40 IOBANK4 DIFFP,  1 PIN_41 IOBANK4 DIFFN, 2 PIN_42 IOBANK4 SINGLE;
      IOTILE : 0 PIN_43 IOBANK4 DIFFP,  1 PIN_44 IOBANK4 DIFFN, 2 PIN_45 IOBANK4 SINGLE;
      IOTILE : 0 PIN_48 IOBANK4 DIFFP,  1 PIN_49 IOBANK4 DIFFN;
      IOTILE : 0 PIN_50 IOBANK4 DIFFP,  1 PIN_51 IOBANK4 DIFFN, 2 PIN_52 IOBANK4 DIFFP, 3 PIN_53 IOBANK4 DIFFN;
      IOTILE : 2 PIN_55 IOBANK4 DIFFP,  3 PIN_57 IOBANK4 DIFFN;
      IOTILE : 2 PIN_58 IOBANK4 DIFFP,  3 PIN_59 IOBANK4 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION : S;
    DIMENSION : 9 0 13 0;
    IO_COUNT   : 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0;
    PIN_INFO
      IOTILE : 2 PIN_60 IOBANK4 DIFFP,  3 PIN_61 IOBANK4 DIFFN;
      IOTILE : 4 PIN_62 IOBANK4 DIFFP,  5 PIN_63 IOBANK4 DIFFN;
      IOTILE : 3 PIN_66 IOBANK4 DIFFP,  4 PIN_67 IOBANK4 DIFFN, 5 PIN_68 IOBANK4 SINGLE;
      IOTILE : 4 PIN_69 IOBANK4 SINGLE, 5 PIN_70 IOBANK4 SINGLE;
      IOTILE : 4 PIN_71 IOBANK4 DIFFP,  5 PIN_72 IOBANK4 DIFFN;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION : N;
    DIMENSION : 1 9 13 9;
    IO_COUNT   : 6 6 6 6 6 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0 0 0 0 0 0;
    PIN_INFO
       IOTILE : 0 PIN_144 IOBANK2 SINGLE, 1 PIN_143 IOBANK2 SINGLE, 2 PIN_142 IOBANK2 SINGLE;
       IOTILE : 0 PIN_141 IOBANK2 DIFFP,  1 PIN_140 IOBANK2 DIFFN;
       IOTILE : 0 PIN_139 IOBANK2 DIFFP,  1 PIN_138 IOBANK2 DIFFN,  2 PIN_137 IOBANK2 SINGLE;
       IOTILE : 0 PIN_134 IOBANK2 SINGLE, 1 PIN_133 IOBANK2 DIFFP,  2 PIN_132 IOBANK2 DIFFN;
       IOTILE : 1 PIN_131 IOBANK2 SINGLE, 2 PIN_130 IOBANK2 DIFFP,  3 PIN_129 IOBANK2 DIFFN;
       IOTILE : 2 PIN_127 IOBANK2 DIFFP,  3 PIN_125 IOBANK2 DIFFN;
       IOTILE : 2 PIN_124 IOBANK2 DIFFP,  3 PIN_123 IOBANK2 DIFFN;
       IOTILE : 2 PIN_122 IOBANK2 DIFFP,  3 PIN_121 IOBANK2 DIFFN;
       IOTILE : 4 PIN_120 IOBANK2 SINGLE, 5 PIN_119 IOBANK2 SINGLE;
       IOTILE : 4 PIN_118 IOBANK2 DIFFP,  5 PIN_117 IOBANK2 DIFFN;
       IOTILE : 4 PIN_114 IOBANK2 SINGLE, 5 PIN_113 IOBANK2 SINGLE;
       IOTILE : 4 PIN_112 IOBANK2 SINGLE, 5 PIN_111 IOBANK2 SINGLE;
       IOTILE : 4 PIN_110 IOBANK2 DIFFP,  5 PIN_109 IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO

  BB CFM0
    TILE_TYPE : EmptyTILE;
    DIMENSION : 1 0 7 1;
  END_BB

  BB UFM_JTAG
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : UFM;
    DIMENSION   : 8 2 8 2;
    HAS_SRAM    : YES;
    CONST       : i_ufm_set;
    GCLK_OUTPUT : UFM_JTAG_gclk_0 SLICE_UFM_GDDD IO_GCLK_IN;
    GCLK_OUTPUT : UFM_JTAG_gclk_1 SLICE_UFM_GDDD IO_GCLK_IN;
    GCLK_OUTPUT : UFM_JTAG_gclk_2 SLICE_UFM_GDDD IO_GCLK_IN;
    PIN_INFO
      DIRECTION : E;
      INPUT  : i_program;
      INPUT  : i_erase;
      INPUT  : i_osc_ena;
      INPUT  : i_arclk;
      INPUT  : i_arshift;
      OUTPUT : o_tdi_u;
      OUTPUT : o_tms_u;
      OUTPUT : o_tck_u;
      OUTPUT : o_shift_u;
      OUTPUT : o_update_u;
      OUTPUT : o_runidle_u;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : N;
      INPUT  : i_ardin;
      INPUT  : i_drdin;
      INPUT  : i_drclk;
      INPUT  : i_drshift;
      INPUT  : i_tdo_u;
      OUTPUT : o_rtp_busy;
      OUTPUT : o_ufm_busy;
      OUTPUT : o_osc;
      OUTPUT : o_drdout;
      OUTPUT : o_user1_valid;
      OUTPUT : o_user0_valid;
    END_PIN_INFO
  END_BB

  BB UFM1
    TILE_TYPE : EmptyTILE;
    DIMENSION : 8 1 8 1;
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 5 8 9;
    BL_MSB_FIRST : 0;
  END_DECODER
  DECODER
    NAME         : wl3 l1;
    ID           : 1;
    DIMENSION    : 0 2 8 4;
    BL_MSB_FIRST : 0;
  END_DECODER
  DECODER
    NAME         : wl1 r0;
    ID           : 2;
    DIMENSION    : 9 5 14 9;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl2 r1;
    ID           : 3;
    DIMENSION    : 9 0 14 4;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP ALTA1400T100
  MASTER     : ALTA1400T144;
  IsHidden   : YES;
  FlashPrgIdle : 0.004;
  StartPin   : PIN_40;
  FirstPin   : NC_1;
  DevOePin   : PIN_43;
  DevClrnPin : PIN_44;

  IO IOW
    DIRECTION : W;
    DIMENSION : 0 3 0 8;
    IO_COUNT   : 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 2 0 0 0;
    // PIN_INFO: each line corresponds to one io tile defined above
    // format: pin_name bank pad_id io_type, pin_name bank pad_id io_type, ...
    PIN_INFO
      IOTILE : 0 NC_29  IOBANK1 DIFFP,  1 PIN_19 IOBANK1 DIFFN,  2 PIN_20 IOBANK1 DIFFP,  3 PIN_21 IOBANK1 DIFFN;
      IOTILE : 0 PIN_17 IOBANK1 DIFFP,  1 PIN_18 IOBANK1 DIFFN,  2 NC_27  IOBANK1 SINGLE, 3 NC_28  IOBANK1 SINGLE;
      IOTILE : 0 PIN_12 IOBANK1 SINGLE, 1 PIN_14 IOBANK1 SINGLE, 2 PIN_15 IOBANK1 DIFFP,  3 PIN_16 IOBANK1 DIFFN;
      IOTILE : 3 NC_12  IOBANK1 SINGLE, 4 NC_13  IOBANK1 DIFFP,  5 NC_14  IOBANK1 DIFFN,  6 NC_15  IOBANK1 DIFFP,  7 NC_16 IOBANK1 DIFFN;
      IOTILE : 4 PIN_6  IOBANK1 SINGLE, 5 PIN_7  IOBANK1 DIFFP,  6 PIN_8  IOBANK1 DIFFN,  7 NC_11  IOBANK1 SINGLE;
      IOTILE : 3 NC_1   IOBANK1 SINGLE, 4 PIN_2  IOBANK1 DIFFP,  5 PIN_3  IOBANK1 DIFFN,  6 PIN_4  IOBANK1 DIFFP,  7 PIN_5 IOBANK1 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION : E;
    DIMENSION : 14 1 14 8;
    IO_COUNT   : 8 8 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 0 0 2 0 0 0;
    PIN_INFO
      IOTILE : 2 NC_73  IOBANK3 DIFFN, 1 PIN_52 IOBANK3 DIFFP, 0 PIN_53 IOBANK3 SINGLE;
      IOTILE : 2 PIN_54 IOBANK3 DIFFN, 1 PIN_55 IOBANK3 DIFFP, 0 PIN_56 IOBANK3 SINGLE;
      IOTILE : 3 PIN_57 IOBANK3 DIFFN, 2 PIN_58 IOBANK3 DIFFP, 1 NC_81  IOBANK3 DIFFN,  0 NC_84  IOBANK3 DIFFP;
      IOTILE : 1 NC_85  IOBANK3 DIFFN, 0 PIN_61 IOBANK3 DIFFP;
      IOTILE : 3 NC_87  IOBANK3 DIFFN, 2 NC_88  IOBANK3 DIFFP, 1 PIN_62 IOBANK3 SINGLE, 0 PIN_64 IOBANK3 SINGLE;
      IOTILE : 7 PIN_66 IOBANK3 DIFFN, 6 PIN_67 IOBANK3 DIFFP, 5 PIN_68 IOBANK3 DIFFN,  4 NC_96  IOBANK3 DIFFP;
      IOTILE : 7 NC_97  IOBANK3 DIFFN, 6 NC_98  IOBANK3 DIFFP, 5 NC_101 IOBANK3 DIFFN,  4 PIN_69 IOBANK3 DIFFP,  3 PIN_70 IOBANK3 SINGLE;
      IOTILE : 7 PIN_71 IOBANK3 DIFFN, 6 PIN_72 IOBANK3 DIFFP, 5 PIN_73 IOBANK3 DIFFN,  4 PIN_74 IOBANK3 DIFFP,  3 PIN_75 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION : S;
    DIMENSION : 1 2 7 2;
    IO_COUNT   : 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_37  IOBANK4 SINGLE, 1 NC_38  IOBANK4 DIFFP, 2 NC_39  IOBANK4 DIFFN;
      IOTILE : 0 PIN_26 IOBANK4 DIFFP,  1 PIN_27 IOBANK4 DIFFN, 2 PIN_28 IOBANK4 SINGLE;
      IOTILE : 0 PIN_29 IOBANK4 DIFFP,  1 PIN_30 IOBANK4 DIFFN, 2 NC_45  IOBANK4 SINGLE;
      IOTILE : 0 NC_48  IOBANK4 DIFFP,  1 NC_49  IOBANK4 DIFFN;
      IOTILE : 0 PIN_33 IOBANK4 DIFFP,  1 PIN_34 IOBANK4 DIFFN, 2 PIN_35 IOBANK4 DIFFP,  3 PIN_36 IOBANK4 DIFFN;
      IOTILE : 2 PIN_38 IOBANK4 DIFFP,  3 PIN_40 IOBANK4 DIFFN;
      IOTILE : 2 PIN_41 IOBANK4 DIFFP,  3 PIN_42 IOBANK4 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION : S;
    DIMENSION : 9 0 13 0;
    IO_COUNT   : 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0;
    PIN_INFO
      IOTILE : 2 PIN_43 IOBANK4 DIFFP,  3 PIN_44 IOBANK4 DIFFN;
      IOTILE : 4 NC_62  IOBANK4 DIFFP,  5 NC_63  IOBANK4 DIFFN;
      IOTILE : 3 PIN_47 IOBANK4 DIFFP,  4 PIN_48 IOBANK4 DIFFN,  5 PIN_49 IOBANK4 SINGLE;
      IOTILE : 4 PIN_50 IOBANK4 SINGLE, 5 NC_70  IOBANK4 SINGLE;
      IOTILE : 4 PIN_51 IOBANK4 DIFFP,  5 NC_72  IOBANK4 DIFFN;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION : N;
    DIMENSION : 1 9 13 9;
    IO_COUNT   : 6 6 6 6 6 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0 0 0 0 0 0;
    PIN_INFO
       IOTILE : 0 NC_144 IOBANK2 SINGLE, 1 PIN_1  IOBANK2 SINGLE, 2 PIN_100 IOBANK2 SINGLE;
       IOTILE : 0 PIN_99 IOBANK2 DIFFP,  1 PIN_98 IOBANK2 DIFFN;
       IOTILE : 0 PIN_97 IOBANK2 DIFFP,  1 PIN_96 IOBANK2 DIFFN,  2 PIN_95  IOBANK2 SINGLE;
       IOTILE : 0 PIN_92 IOBANK2 SINGLE, 1 PIN_91 IOBANK2 DIFFP,  2 NC_132  IOBANK2 DIFFN;
       IOTILE : 1 NC_131 IOBANK2 SINGLE, 2 NC_130 IOBANK2 DIFFP,  3 NC_129  IOBANK2 DIFFN;
       IOTILE : 2 PIN_89 IOBANK2 DIFFP,  3 PIN_87 IOBANK2 DIFFN;
       IOTILE : 2 PIN_86 IOBANK2 DIFFP,  3 PIN_85 IOBANK2 DIFFN;
       IOTILE : 2 PIN_84 IOBANK2 DIFFP,  3 PIN_83 IOBANK2 DIFFN;
       IOTILE : 4 NC_120 IOBANK2 SINGLE, 5 NC_119 IOBANK2 SINGLE;
       IOTILE : 4 PIN_82 IOBANK2 DIFFP,  5 PIN_81 IOBANK2 DIFFN;
       IOTILE : 4 NC_114 IOBANK2 SINGLE, 5 NC_113 IOBANK2 SINGLE;
       IOTILE : 4 NC_112 IOBANK2 SINGLE, 5 PIN_78 IOBANK2 SINGLE;
       IOTILE : 4 PIN_77 IOBANK2 DIFFP,  5 PIN_76 IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO

END_CHIP

CHIP ALTA1400B256
  IsHidden   : YES;
  FAMILY     : ALTA;
  SIZE       : 15 10;
  DeviceID   : 0x00140020;
  FlashType  : PARALLEL;
  FlashPrgIdle : 0.01;
  FlashSimIdle : 20;
  StartPin   : PIN_101;
  FirstPin   : PIN_1;
  DevOePin   : PIN_103;
  DevClrnPin : PIN_104;

  LOGIC LOGIC0
    DIMENSION : 1 1 13 8;
    SIZE : 88;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 1;
    FROM_GRID  : Default 0;
    TO_TERMS   : SEAM 0 1;
    TO_GRIDS   : ALL 0;

    FROM_TERMS : clkout0 clkout1 UFM_JTAG_gclk_0 UFM_JTAG_gclk_1 UFM_JTAG_gclk_2;
    FROM_GRID  : Default 0;
    TO_TERMS   : clkout0 clkout1 UFM_JTAG_gclk_0 UFM_JTAG_gclk_1 UFM_JTAG_gclk_2;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_cfgdone     CHIP_CFG_DONE;
      OUTPUT : o_init_b      CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb   CHIP_RSTB;
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
    GROUP io
      INPUT  : i_sysclk     CLKOSC_9M;
      INPUT  : i_reset_n    POR_TOP_PORB;
      OUTPUT : o_bst_clk    BST_CLOCK ;
      OUTPUT : o_bst_highz  BST_HIGHZ ;
      OUTPUT : o_bst_mode   BST_MODE  ;
      OUTPUT : o_bst_shift  BST_SHIFT ;
      OUTPUT : o_bst_update BST_UPDATE;
      OUTPUT : o_bst_sdi    BST_SDI   ;
      INPUT  : i_bst_sdo    BST_SDO   ;
      OUTPUT : o_io_update  CFG_EN    ;
      OUTPUT : o_io_dev_oe  DEV_OE_IO ;
      OUTPUT : o_io_cf_clk  IO_CLK    ;
      OUTPUT : o_io_read_en IO_READ_EN;
      OUTPUT : o_io_shift   IO_SHIFT  ;
      OUTPUT : o_io_porb    PORB      ;
      OUTPUT : o_io_shiftin SHIFT_IN  ;
      INPUT  : i_io_rdata   IO_RDATA  ;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 9;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
    GROUP PARALLEL
      INPUT  : i_busy        i_busy        1;
      INPUT  : i_wr_fail     i_wr_fail     1;
      INPUT  : im_flash_dout im_flash_dout 16;
      OUTPUT : o_flash_cs    o_flash_cs    1;
      OUTPUT : o_flash_read  o_flash_read  1;
      OUTPUT : o_flash_rst_n o_flash_rst_n 1;
      OUTPUT : o_flash_write o_flash_write 1;
      OUTPUT : om_flash_addr om_flash_addr 14;
      OUTPUT : om_flash_din  om_flash_din  16;
    END_GROUP
  END_CCB

  IO_CHAIN
    CHAIN SINGLE 0
      // Config name : default_in default_out
      PRG_DELAYB : 1'b1    1'b1;
      RX_SEL     : 1'b1    1'b0;
      PU         : 4'b0000 4'b1000;
      PDCNTL     : 2'b01   2'b11;
      NDCNTL     : 2'b01   2'b11;
      PRG_SLR    : 1'b0    1'b0;
      CFG_KEEP   : 2'b00   2'b00;
    END_CHAIN
    CHAIN DIFFN 1
    END_CHAIN
    CHAIN DIFFP 2
    END_CHAIN
    CHAIN DEDICATE_IN 3
    END_CHAIN
    CHAIN DEDICATE_OUT 4
    END_CHAIN
    ALIAS : SINGLEP   SINGLE;
    ALIAS : SINGLEN   SINGLE;
    ALIAS : NC_SINGLE SINGLE;
  END_IO_CHAIN

  IO IOW
    DIRECTION : W;
    DIMENSION : 0 3 0 8;
    IO_COUNT   : 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 2 0 0 0;
    // PIN_INFO: each line corresponds to one io tile defined above
    // format: pin_name bank pad_id io_type, pin_name bank pad_id io_type, ...
    PIN_INFO
      IOTILE : 0 PIN_52 IOBANK1 SINGLE, 1 PIN_55 IOBANK1 SINGLE, 2 PIN_56 IOBANK1 SINGLE, 3 PIN_57 IOBANK1 SINGLE, 4 PIN_58 IOBANK1 SINGLE, 5 PIN_59 IOBANK1 SINGLE, 6 PIN_60 IOBANK1 SINGLE, 7 PIN_65 IOBANK1 SINGLE;
      IOTILE : 0 PIN_44 IOBANK1 SINGLE, 1 PIN_45 IOBANK1 SINGLE, 2 PIN_46 IOBANK1 SINGLE, 3 PIN_47 IOBANK1 SINGLE, 4 PIN_48 IOBANK1 SINGLE, 5 PIN_49 IOBANK1 SINGLE, 6 PIN_50 IOBANK1 SINGLE, 7 PIN_51 IOBANK1 SINGLE;
      IOTILE : 0 PIN_35 IOBANK1 SINGLE, 1 PIN_36 IOBANK1 SINGLE, 2 PIN_37 IOBANK1 SINGLE, 3 PIN_38 IOBANK1 SINGLE, 4 PIN_41 IOBANK1 SINGLE, 5 PIN_42 IOBANK1 SINGLE, 6 PIN_43 IOBANK1 SINGLE;
      IOTILE : 0 PIN_25 IOBANK1 SINGLE, 1 PIN_26 IOBANK1 SINGLE, 2 PIN_27 IOBANK1 SINGLE, 3 PIN_28 IOBANK1 SINGLE, 4 PIN_29 IOBANK1 SINGLE, 5 PIN_30 IOBANK1 SINGLE, 6 PIN_32 IOBANK1 SINGLE, 7 PIN_34 IOBANK1 SINGLE;
      IOTILE : 0 PIN_15 IOBANK1 SINGLE, 1 PIN_16 IOBANK1 SINGLE, 2 PIN_17 IOBANK1 SINGLE, 3 PIN_18 IOBANK1 SINGLE, 4 PIN_19 IOBANK1 SINGLE, 5 PIN_20 IOBANK1 SINGLE, 6 PIN_21 IOBANK1 SINGLE, 7 PIN_22 IOBANK1 SINGLE;
      IOTILE : 0 PIN_5  IOBANK1 SINGLE, 1 PIN_6  IOBANK1 SINGLE, 2 PIN_7  IOBANK1 SINGLE, 3 PIN_8  IOBANK1 SINGLE, 4 PIN_9  IOBANK1 SINGLE, 5 PIN_10 IOBANK1 SINGLE, 6 PIN_13 IOBANK1 SINGLE, 7 PIN_14 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION : E;
    DIMENSION : 14 1 14 8;
    IO_COUNT   : 8 8 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 0 0 2 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_135 IOBANK3 SINGLE, 1 PIN_134 IOBANK3 SINGLE, 2 PIN_133 IOBANK3 SINGLE, 3 PIN_132 IOBANK3 SINGLE, 4 PIN_131 IOBANK3 SINGLE, 5 PIN_130 IOBANK3 SINGLE, 6 PIN_129 IOBANK3 SINGLE;
      IOTILE : 1 PIN_144 IOBANK3 SINGLE, 2 PIN_143 IOBANK3 SINGLE, 3 PIN_142 IOBANK3 SINGLE, 4 PIN_141 IOBANK3 SINGLE, 5 PIN_140 IOBANK3 SINGLE, 6 PIN_137 IOBANK3 SINGLE, 7 PIN_136 IOBANK3 SINGLE;
      IOTILE : 0 PIN_151 IOBANK3 SINGLE, 1 PIN_150 IOBANK3 SINGLE, 2 PIN_149 IOBANK3 SINGLE, 3 PIN_148 IOBANK3 SINGLE, 4 PIN_147 IOBANK3 SINGLE, 5 PIN_146 IOBANK3 SINGLE, 6 PIN_145 IOBANK3 SINGLE;
      IOTILE : 1 PIN_161 IOBANK3 SINGLE, 2 PIN_159 IOBANK3 SINGLE, 3 PIN_158 IOBANK3 SINGLE, 4 PIN_157 IOBANK3 SINGLE, 5 PIN_156 IOBANK3 SINGLE, 6 PIN_155 IOBANK3 SINGLE, 7 PIN_154 IOBANK3 SINGLE;
      IOTILE : 0 PIN_168 IOBANK3 SINGLE, 1 PIN_167 IOBANK3 SINGLE, 2 PIN_166 IOBANK3 SINGLE, 3 PIN_165 IOBANK3 SINGLE, 4 PIN_164 IOBANK3 SINGLE, 5 PIN_163 IOBANK3 SINGLE;
      IOTILE : 1 PIN_177 IOBANK3 SINGLE, 2 PIN_176 IOBANK3 SINGLE, 3 PIN_175 IOBANK3 SINGLE, 4 PIN_174 IOBANK3 SINGLE, 5 PIN_173 IOBANK3 SINGLE, 6 PIN_172 IOBANK3 SINGLE, 7 PIN_171 IOBANK3 SINGLE;
      IOTILE : 0 PIN_186 IOBANK3 SINGLE, 1 PIN_185 IOBANK3 SINGLE, 2 PIN_182 IOBANK3 SINGLE, 3 PIN_181 IOBANK3 SINGLE, 4 PIN_180 IOBANK3 SINGLE, 5 PIN_179 IOBANK3 SINGLE, 6 PIN_178 IOBANK3 SINGLE;
      IOTILE : 1 PIN_193 IOBANK3 SINGLE, 2 PIN_192 IOBANK3 SINGLE, 3 PIN_191 IOBANK3 SINGLE, 4 PIN_190 IOBANK3 SINGLE, 5 PIN_189 IOBANK3 SINGLE, 6 PIN_188 IOBANK3 SINGLE, 7 PIN_187 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION : S;
    DIMENSION : 1 2 7 2;
    IO_COUNT   : 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_66 IOBANK4 SINGLE, 1 PIN_67  IOBANK4 SINGLE, 2 PIN_68  IOBANK4 SINGLE, 3 PIN_69  IOBANK4 SINGLE;
      IOTILE : 1 PIN_70 IOBANK4 SINGLE, 2 PIN_71  IOBANK4 SINGLE, 3 PIN_72  IOBANK4 SINGLE, 4 PIN_75  IOBANK4 SINGLE, 5 PIN_76 IOBANK4 SINGLE;
      IOTILE : 0 PIN_77 IOBANK4 SINGLE, 1 PIN_78  IOBANK4 SINGLE, 2 PIN_79  IOBANK4 SINGLE, 3 PIN_80  IOBANK4 SINGLE;
      IOTILE : 1 PIN_81 IOBANK4 SINGLE, 2 PIN_82  IOBANK4 SINGLE, 3 PIN_83  IOBANK4 SINGLE, 4 PIN_84  IOBANK4 SINGLE, 5 PIN_85 IOBANK4 SINGLE;
      IOTILE : 0 PIN_86 IOBANK4 SINGLE, 1 PIN_87  IOBANK4 SINGLE, 2 PIN_90  IOBANK4 SINGLE, 3 PIN_91  IOBANK4 SINGLE;
      IOTILE : 1 PIN_92 IOBANK4 SINGLE, 2 PIN_93  IOBANK4 SINGLE, 3 PIN_94  IOBANK4 SINGLE, 4 PIN_95  IOBANK4 SINGLE, 5 PIN_97 IOBANK4 SINGLE;
      IOTILE : 0 PIN_99 IOBANK4 SINGLE, 1 PIN_100 IOBANK4 SINGLE, 2 PIN_101 IOBANK4 SINGLE, 3 PIN_102 IOBANK4 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION : S;
    DIMENSION : 9 0 13 0;
    IO_COUNT   : 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0;
    PIN_INFO
      IOTILE : 1 PIN_103 IOBANK4 SINGLE, 2 PIN_104 IOBANK4 SINGLE, 3 PIN_105 IOBANK4 SINGLE, 4 PIN_108 IOBANK4 SINGLE, 5 PIN_109 IOBANK4 SINGLE;
      IOTILE : 0 PIN_110 IOBANK4 SINGLE, 1 PIN_111 IOBANK4 SINGLE, 2 PIN_112 IOBANK4 SINGLE, 3 PIN_113 IOBANK4 SINGLE;
      IOTILE : 1 PIN_114 IOBANK4 SINGLE, 2 PIN_115 IOBANK4 SINGLE, 3 PIN_116 IOBANK4 SINGLE, 4 PIN_117 IOBANK4 SINGLE, 5 PIN_118 IOBANK4 SINGLE;
      IOTILE : 0 PIN_119 IOBANK4 SINGLE, 1 PIN_122 IOBANK4 SINGLE, 2 PIN_123 IOBANK4 SINGLE, 3 PIN_124 IOBANK4 SINGLE;
      IOTILE : 1 PIN_125 IOBANK4 SINGLE, 2 PIN_126 IOBANK4 SINGLE, 3 PIN_127 IOBANK4 SINGLE, 4 PIN_128 IOBANK4 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION : N;
    DIMENSION : 1 9 13 9;
    IO_COUNT   : 6 6 6 6 6 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_4   IOBANK1 SINGLE, 1 PIN_3   IOBANK1 SINGLE, 2 PIN_2   IOBANK1 SINGLE, 3 PIN_1   IOBANK1 SINGLE;
      IOTILE : 0 PIN_256 IOBANK2 SINGLE, 1 PIN_255 IOBANK2 SINGLE, 2 PIN_254 IOBANK2 SINGLE, 3 PIN_253 IOBANK2 SINGLE;
      IOTILE : 1 PIN_252 IOBANK2 SINGLE, 2 PIN_251 IOBANK2 SINGLE, 3 PIN_248 IOBANK2 SINGLE, 4 PIN_247 IOBANK2 SINGLE, 5 PIN_246 IOBANK2 SINGLE;
      IOTILE : 0 PIN_245 IOBANK2 SINGLE, 1 PIN_244 IOBANK2 SINGLE, 2 PIN_243 IOBANK2 SINGLE, 3 PIN_242 IOBANK2 SINGLE;
      IOTILE : 1 PIN_241 IOBANK2 SINGLE, 2 PIN_240 IOBANK2 SINGLE, 3 PIN_239 IOBANK2 SINGLE, 4 PIN_238 IOBANK2 SINGLE, 5 PIN_237 IOBANK2 SINGLE;
      IOTILE : 0 PIN_236 IOBANK2 SINGLE, 1 PIN_235 IOBANK2 SINGLE, 2 PIN_232 IOBANK2 SINGLE, 3 PIN_231 IOBANK2 SINGLE;
      IOTILE : 1 PIN_230 IOBANK2 SINGLE, 2 PIN_229 IOBANK2 SINGLE, 3 PIN_228 IOBANK2 SINGLE, 4 PIN_227 IOBANK2 SINGLE, 5 PIN_225 IOBANK2 SINGLE;
      IOTILE : 0 PIN_223 IOBANK2 SINGLE, 1 PIN_222 IOBANK2 SINGLE, 2 PIN_221 IOBANK2 SINGLE, 3 PIN_220 IOBANK2 SINGLE;
      IOTILE : 1 PIN_219 IOBANK2 SINGLE, 2 PIN_218 IOBANK2 SINGLE, 3 PIN_217 IOBANK2 SINGLE, 4 PIN_216 IOBANK2 SINGLE, 5 PIN_215 IOBANK2 SINGLE;
      IOTILE : 0 PIN_212 IOBANK2 SINGLE, 1 PIN_211 IOBANK2 SINGLE, 2 PIN_210 IOBANK2 SINGLE, 3 PIN_209 IOBANK2 SINGLE;
      IOTILE : 1 PIN_208 IOBANK2 SINGLE, 2 PIN_207 IOBANK2 SINGLE, 3 PIN_206 IOBANK2 SINGLE, 4 PIN_205 IOBANK2 SINGLE, 5 PIN_204 IOBANK2 SINGLE;
      IOTILE : 0 PIN_203 IOBANK2 SINGLE, 1 PIN_202 IOBANK2 SINGLE, 2 PIN_201 IOBANK2 SINGLE, 3 PIN_198 IOBANK2 SINGLE;
      IOTILE : 1 PIN_197 IOBANK2 SINGLE, 2 PIN_196 IOBANK2 SINGLE, 3 PIN_195 IOBANK2 SINGLE, 4 PIN_194 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO

  BB CFM0
    TILE_TYPE : EmptyTILE;
    DIMENSION : 1 0 7 1;
  END_BB

  BB UFM_JTAG
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : UFM;
    DIMENSION   : 8 2 8 2;
    HAS_SRAM    : YES;
    CONST       : i_ufm_set;
    GCLK_OUTPUT : UFM_JTAG_gclk_0 SLICE_UFM_GDDD IO_GCLK_IN;
    GCLK_OUTPUT : UFM_JTAG_gclk_1 SLICE_UFM_GDDD IO_GCLK_IN;
    GCLK_OUTPUT : UFM_JTAG_gclk_2 SLICE_UFM_GDDD IO_GCLK_IN;
    PIN_INFO
      DIRECTION : E;
      INPUT  : i_program;
      INPUT  : i_erase;
      INPUT  : i_osc_ena;
      INPUT  : i_arclk;
      INPUT  : i_arshift;
      OUTPUT : o_tdi_u;
      OUTPUT : o_tms_u;
      OUTPUT : o_tck_u;
      OUTPUT : o_shift_u;
      OUTPUT : o_update_u;
      OUTPUT : o_runidle_u;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : N;
      INPUT  : i_ardin;
      INPUT  : i_drdin;
      INPUT  : i_drclk;
      INPUT  : i_drshift;
      INPUT  : i_tdo_u;
      OUTPUT : o_rtp_busy;
      OUTPUT : o_ufm_busy;
      OUTPUT : o_osc;
      OUTPUT : o_drdout;
      OUTPUT : o_user1_valid;
      OUTPUT : o_user0_valid;
    END_PIN_INFO
  END_BB

  BB UFM1
    TILE_TYPE : EmptyTILE;
    DIMENSION : 8 1 8 1;
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 5 8 9;
    BL_MSB_FIRST : 0;
  END_DECODER
  DECODER
    NAME         : wl3 l1;
    ID           : 1;
    DIMENSION    : 0 2 8 4;
    BL_MSB_FIRST : 0;
  END_DECODER
  DECODER
    NAME         : wl1 r0;
    ID           : 2;
    DIMENSION    : 9 5 14 9;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl2 r1;
    ID           : 3;
    DIMENSION    : 9 0 14 4;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP ALTA1400T144F2
  MASTER     : ALTA1400B256;
  IsHidden   : YES;
  DeviceID   : 0x00140020;
  StartPin   : PIN_59;
  FirstPin   : NC_1;
  DevOePin   : PIN_61;
  DevClrnPin : PIN_62;

  IO IOW
    DIRECTION : W;
    DIMENSION : 0 3 0 8;
    IO_COUNT   : 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 2 0 0 0;
    // PIN_INFO: each line corresponds to one io tile defined above
    // format: pin_name bank pad_id io_type, pin_name bank pad_id io_type, ...
    PIN_INFO
      IOTILE : 0 NC_52  IOBANK1 NC_SINGLE, 1 NC_55  IOBANK1 NC_SINGLE, 2 PIN_31 IOBANK1 SINGLEP,   3 PIN_32 IOBANK1 SINGLEN,   4 NC_58  IOBANK1 NC_SINGLE, 5 NC_59  IOBANK1 NC_SINGLE, 6 NC_60  IOBANK1 NC_SINGLE, 7 NC_65  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_44  IOBANK1 NC_SINGLE, 1 NC_45  IOBANK1 NC_SINGLE, 2 PIN_27 IOBANK1 SINGLE,    3 PIN_28 IOBANK1 SINGLE,    4 NC_48  IOBANK1 NC_SINGLE, 5 NC_49  IOBANK1 NC_SINGLE, 6 PIN_29 IOBANK1 SINGLEP,   7 PIN_30 IOBANK1 SINGLEN;
      IOTILE : 0 PIN_21 IOBANK1 SINGLE,    1 PIN_22 IOBANK1 SINGLE,    2 PIN_23 IOBANK1 SINGLEP,   3 PIN_24 IOBANK1 SINGLEN,   4 NC_41  IOBANK1 NC_SINGLE, 5 NC_42  IOBANK1 NC_SINGLE, 6 NC_43  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_11 IOBANK1 SINGLE,    1 PIN_12 IOBANK1 SINGLE,    2 PIN_13 IOBANK1 SINGLEP,   3 PIN_14 IOBANK1 SINGLEN,   4 PIN_15 IOBANK1 SINGLEP,   5 PIN_16 IOBANK1 SINGLEN,   6 PIN_18 IOBANK1 SINGLEP,   7 PIN_20 IOBANK1 SINGLEN;
      IOTILE : 0 NC_15  IOBANK1 NC_SINGLE, 1 NC_16  IOBANK1 NC_SINGLE, 2 NC_17  IOBANK1 NC_SINGLE, 3 NC_18  IOBANK1 NC_SINGLE, 4 PIN_6  IOBANK1 SINGLE,    5 PIN_7  IOBANK1 SINGLEP,   6 PIN_8  IOBANK1 SINGLEN,   7 NC_22  IOBANK1 SINGLE;
      IOTILE : 0 NC_5   IOBANK1 NC_SINGLE, 1 NC_6   IOBANK1 NC_SINGLE, 2 NC_7   IOBANK1 NC_SINGLE, 3 PIN_1  IOBANK1 SINGLE,    4 PIN_2  IOBANK1 SINGLEP,   5 PIN_3  IOBANK1 SINGLEN,   6 PIN_4  IOBANK1 SINGLEP,   7 PIN_5  IOBANK1 SINGLEN;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION : E;
    DIMENSION : 14 1 14 8;
    IO_COUNT   : 8 8 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 0 0 2 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_75 IOBANK3 SINGLE,    1 PIN_74 IOBANK3 SINGLEP,   2 PIN_73  IOBANK3 SINGLEN,   3 NC_132  IOBANK3 NC_SINGLE, 4 NC_131  IOBANK3 NC_SINGLE, 5 NC_130  IOBANK3 NC_SINGLE, 6 NC_129  IOBANK3 NC_SINGLE;
      IOTILE : 1 PIN_78 IOBANK3 SINGLE,    2 PIN_77 IOBANK3 SINGLEP,   3 PIN_76  IOBANK3 SINGLEN,   4 NC_141  IOBANK3 NC_SINGLE, 5 NC_140  IOBANK3 NC_SINGLE, 6 NC_137  IOBANK3 NC_SINGLE, 7 NC_136  IOBANK3 NC_SINGLE;
      IOTILE : 0 NC_151 IOBANK3 NC_SINGLE, 1 PIN_81 IOBANK3 SINGLEN,   2 PIN_80  IOBANK3 SINGLEP,   3 PIN_79  IOBANK3 SINGLEN,   4 NC_147  IOBANK3 NC_SINGLE, 5 NC_146  IOBANK3 NC_SINGLE, 6 NC_145  IOBANK3 NC_SINGLE;
      IOTILE : 1 PIN_91 IOBANK3 SINGLE,    2 PIN_89 IOBANK3 SINGLE,    3 PIN_88  IOBANK3 SINGLEP,   4 PIN_87  IOBANK3 SINGLEN,   5 PIN_86  IOBANK3 SINGLEP,   6 PIN_85  IOBANK3 SINGLEN,   7 PIN_84  IOBANK3 SINGLE;
      IOTILE : 0 PIN_98 IOBANK3 SINGLEP,   1 PIN_97 IOBANK3 SINGLEN,   2 PIN_96  IOBANK3 SINGLEP,   3 PIN_95  IOBANK3 SINGLEN,   4 PIN_94  IOBANK3 SINGLEP,   5 PIN_93  IOBANK3 SINGLEN;
      IOTILE : 1 NC_177 IOBANK3 NC_SINGLE, 2 NC_176 IOBANK3 NC_SINGLE, 3 NC_175  IOBANK3 NC_SINGLE, 4 NC_174  IOBANK3 NC_SINGLE, 5 NC_173  IOBANK3 NC_SINGLE, 6 NC_172  IOBANK3 NC_SINGLE, 7 NC_171  IOBANK3 NC_SINGLE;
      IOTILE : 0 NC_186 IOBANK3 NC_SINGLE, 1 NC_185 IOBANK3 NC_SINGLE, 2 PIN_103 IOBANK3 SINGLE,    3 PIN_102 IOBANK3 SINGLEP,   4 PIN_101 IOBANK3 SINGLEN,   5 NC_179  IOBANK3 NC_SINGLE, 6 NC_178  IOBANK3 NC_SINGLE;
      IOTILE : 1 NC_193 IOBANK3 NC_SINGLE, 2 NC_192 IOBANK3 NC_SINGLE, 3 PIN_108 IOBANK3 SINGLE,    4 PIN_107 IOBANK3 SINGLEP,   5 PIN_106 IOBANK3 SINGLEN,   6 PIN_105 IOBANK3 SINGLEP,   7 PIN_104 IOBANK3 SINGLEN;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION : S;
    DIMENSION : 1 2 7 2;
    IO_COUNT   : 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_37 IOBANK4 SINGLE,    1 PIN_38 IOBANK4 SINGLEP,   2 PIN_39 IOBANK4 SINGLEN,   3 NC_69  IOBANK4 NC_SINGLE;
      IOTILE : 1 PIN_40 IOBANK4 SINGLEP,   2 PIN_41 IOBANK4 SINGLEN,   3 PIN_42 IOBANK4 SINGLE,    4 NC_75  IOBANK4 NC_SINGLE, 5 NC_76  IOBANK4 NC_SINGLE;
      IOTILE : 0 PIN_43 IOBANK4 SINGLEP,   1 PIN_44 IOBANK4 SINGLEN,   2 PIN_45 IOBANK4 SINGLE,    3 NC_80  IOBANK4 NC_SINGLE;
      IOTILE : 1 NC_81  IOBANK4 NC_SINGLE, 2 NC_82  IOBANK4 NC_SINGLE, 3 NC_83  IOBANK4 NC_SINGLE, 4 NC_84  IOBANK4 NC_SINGLE, 5 NC_85  IOBANK4 NC_SINGLE;
      IOTILE : 0 NC_86  IOBANK4 NC_SINGLE, 1 NC_87  IOBANK4 NC_SINGLE, 2 PIN_48 IOBANK4 SINGLEP,   3 PIN_49 IOBANK4 SINGLEN;
      IOTILE : 1 PIN_50 IOBANK4 SINGLEP,   2 PIN_51 IOBANK4 SINGLEN,   3 PIN_52 IOBANK4 SINGLEP,   4 PIN_53 IOBANK4 SINGLEN,   5 PIN_55 IOBANK4 SINGLE;
      IOTILE : 0 PIN_57 IOBANK4 SINGLE,    1 PIN_58 IOBANK4 SINGLEP,   2 PIN_59 IOBANK4 SINGLEN,   3 PIN_60 IOBANK4 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION : S;
    DIMENSION : 9 0 13 0;
    IO_COUNT   : 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0;
    PIN_INFO
      IOTILE : 1 PIN_61 IOBANK4 SINGLE,    2 PIN_62 IOBANK4 SINGLEP,   3 PIN_63 IOBANK4 SINGLEN,   4 NC_108 IOBANK4 NC_SINGLE, 5 NC_109 IOBANK4 NC_SINGLE;
      IOTILE : 0 NC_110 IOBANK4 NC_SINGLE, 1 NC_111 IOBANK4 NC_SINGLE, 2 NC_112 IOBANK4 NC_SINGLE, 3 NC_113 IOBANK4 NC_SINGLE;
      IOTILE : 1 NC_114 IOBANK4 NC_SINGLE, 2 NC_115 IOBANK4 NC_SINGLE, 3 PIN_66 IOBANK4 SINGLEP,   4 PIN_67 IOBANK4 SINGLEN,   5 PIN_68 IOBANK4 SINGLE;
      IOTILE : 0 NC_119 IOBANK4 NC_SINGLE, 1 NC_122 IOBANK4 NC_SINGLE, 2 PIN_69 IOBANK4 SINGLE,    3 PIN_70 IOBANK4 SINGLE;
      IOTILE : 1 NC_125 IOBANK4 NC_SINGLE, 2 NC_126 IOBANK4 NC_SINGLE, 3 PIN_71 IOBANK4 SINGLEP,   4 PIN_72 IOBANK4 SINGLEN;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION : N;
    DIMENSION : 1 9 13 9;
    IO_COUNT   : 6 6 6 6 6 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_4    IOBANK1 NC_SINGLE, 1 NC_3    IOBANK1 NC_SINGLE, 2 NC_2    IOBANK1 NC_SINGLE, 3 NC_1    IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_144 IOBANK2 SINGLE,    1 PIN_143 IOBANK2 SINGLE,    2 PIN_142 IOBANK2 SINGLE,    3 NC_253  IOBANK2 NC_SINGLE;
      IOTILE : 1 PIN_141 IOBANK2 SINGLEP,   2 PIN_140 IOBANK2 SINGLEN,   3 PIN_139 IOBANK2 SINGLEP,   4 PIN_138 IOBANK2 SINGLEN,   5 NC_246  IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_137 IOBANK2 SINGLE,    1 NC_244  IOBANK2 NC_SINGLE, 2 NC_243  IOBANK2 NC_SINGLE, 3 NC_242  IOBANK2 NC_SINGLE;
      IOTILE : 1 NC_241  IOBANK2 NC_SINGLE, 2 NC_240  IOBANK2 NC_SINGLE, 3 NC_239  IOBANK2 NC_SINGLE, 4 NC_238  IOBANK2 NC_SINGLE, 5 NC_237  IOBANK2 NC_SINGLE;
      IOTILE : 0 NC_236  IOBANK2 NC_SINGLE, 1 NC_235  IOBANK2 NC_SINGLE, 2 PIN_134 IOBANK2 SINGLE,    3 PIN_133 IOBANK2 SINGLE;
      IOTILE : 1 PIN_132 IOBANK2 SINGLE,    2 PIN_131 IOBANK2 SINGLE,    3 PIN_130 IOBANK2 SINGLEP,   4 PIN_129 IOBANK2 SINGLEN,   5 PIN_127 IOBANK2 SINGLE;
      IOTILE : 0 PIN_125 IOBANK2 SINGLE,    1 PIN_124 IOBANK2 SINGLEP,   2 PIN_123 IOBANK2 SINGLEN,   3 PIN_122 IOBANK2 SINGLE;
      IOTILE : 1 PIN_121 IOBANK2 SINGLE,    2 PIN_120 IOBANK2 SINGLE,    3 PIN_119 IOBANK2 SINGLE,    4 PIN_118 IOBANK2 SINGLEP,   5 PIN_117 IOBANK2 SINGLEN;
      IOTILE : 0 NC_212  IOBANK2 NC_SINGLE, 1 NC_211  IOBANK2 NC_SINGLE, 2 NC_210  IOBANK2 NC_SINGLE, 3 NC_209  IOBANK2 NC_SINGLE;
      IOTILE : 1 NC_208  IOBANK2 NC_SINGLE, 2 NC_207  IOBANK2 NC_SINGLE, 3 NC_206  IOBANK2 NC_SINGLE, 4 PIN_114 IOBANK2 SINGLE,    5 PIN_113 IOBANK2 SINGLE;
      IOTILE : 0 NC_203  IOBANK2 NC_SINGLE, 1 NC_202  IOBANK2 NC_SINGLE, 2 PIN_112 IOBANK2 SINGLE,    3 PIN_111 IOBANK2 SINGLE;
      IOTILE : 1 NC_197  IOBANK2 NC_SINGLE, 2 NC_196  IOBANK2 NC_SINGLE, 3 PIN_110 IOBANK2 SINGLEP,   4 PIN_109 IOBANK2 SINGLEN;
    END_PIN_INFO
  END_IO

END_CHIP

CHIP ALTA576B256
  IsHidden   : YES;
  FAMILY     : ALTA;
  SIZE       : 10 7;
  DeviceID   : 0x00057610;
  FlashType  : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 4;
  StartPin   : PIN_74;
  FirstPin   : PIN_3;
  DevOePin   : PIN_81;
  DevClrnPin : PIN_82;
  SpiSignatureStart : 0; // in frames
  SpiSignatureEnd   : 199; // This frame is not included in signature
  SpiSignatureCheck : 299;

  LOGIC LOGIC0
    DIMENSION : 1 1 8 5;
    SIZE : 36;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 1 SEAM_PIN 0 1 UFM_GCLK0;
    FROM_GRID  : Default 0;
    TO_TERMS   : SEAM 0 1 SEAM_PIN 0 1 UFM_GCLK0;
    TO_GRIDS   : ALL 0;

    FROM_TERMS : clkout0 clkout1 pfden pllen resetn lock;
    FROM_GRID  : Default 0;
    TO_TERMS   : clkout0 clkout1 pfden pllen resetn lock;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_cfgdone     CHIP_CFG_DONE;
      OUTPUT : o_init_b      CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb   CHIP_RSTB;
      INPUT  : i_device_diff 1'b1;
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
    GROUP io
      INPUT  : i_sysclk     CLKOSC_9M;
      INPUT  : i_reset_n    POR_TOP_PORB;
      OUTPUT : o_bst_clk    BST_CLOCK ;
      OUTPUT : o_bst_highz  BST_HIGHZ ;
      OUTPUT : o_bst_mode   BST_MODE  ;
      OUTPUT : o_bst_shift  BST_SHIFT ;
      OUTPUT : o_bst_update BST_UPDATE;
      OUTPUT : o_bst_sdi    BST_SDI   ;
      INPUT  : i_bst_sdo    BST_SDO   ;
      OUTPUT : o_io_update  CFG_EN    ;
      OUTPUT : o_io_dev_oe  DEV_OE_IO ;
      OUTPUT : o_io_cf_clk  IO_CLK    ;
      OUTPUT : o_io_read_en IO_READ_EN;
      OUTPUT : o_io_shift   IO_SHIFT  ;
      OUTPUT : o_io_porb    PORB      ;
      OUTPUT : o_io_shiftin SHIFT_IN  ;
      INPUT  : i_io_rdata   IO_RDATA  ;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 8;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
    GROUP SPI
      INPUT  : i_flash_sdo;
      OUTPUT : o_flash_csn;
      OUTPUT : o_flash_holdn;
      OUTPUT : o_flash_sclk;
      OUTPUT : o_flash_sdi;
      OUTPUT : o_flash_wpn;
    END_GROUP
  END_CCB

  IO_CHAIN
    CHAIN SINGLE 0
      // Config name : default_in default_out
      PRG_DELAYB : 1'b1    1'b1;
      RX_SEL     : 1'b1    1'b0;
      PU         : 4'b0000 4'b1000;
      PDCNTL     : 2'b01   2'b11;
      NDCNTL     : 2'b01   2'b11;
      PRG_SLR    : 1'b0    1'b0;
      CFG_KEEP   : 2'b00   2'b00;
    END_CHAIN
    CHAIN DEDICATE_IN 3
    END_CHAIN
    CHAIN DEDICATE_OUT 4
    END_CHAIN
    ALIAS : NC_SINGLE SINGLE;
  END_IO_CHAIN

  IO IOW
    DIRECTION  : W;
    DIMENSION  : 0 2 0 5;
    IO_COUNT   : 8 7 8 8;
    GCLK_COUNT : 0 2 0 0;
    PIN_INFO
      IOTILE : 0 PIN_36 IOBANK1 SINGLE, 1 PIN_37 IOBANK1 SINGLE, 2 PIN_38 IOBANK1 SINGLE, 3 PIN_39 IOBANK1 SINGLE, 4 PIN_40 IOBANK1 SINGLE, 5 PIN_41 IOBANK1 SINGLE, 6 PIN_42 IOBANK1 SINGLE, 7 PIN_43 IOBANK1 SINGLE;
      IOTILE : 0 PIN_26 IOBANK1 SINGLE, 1 PIN_28 IOBANK1 SINGLE, 2 PIN_29 IOBANK1 SINGLE, 3 PIN_30 IOBANK1 SINGLE, 4 PIN_31 IOBANK1 SINGLE, 5 PIN_32 IOBANK1 SINGLE, 6 PIN_35 IOBANK1 SINGLE;
      IOTILE : 0 PIN_15 IOBANK1 SINGLE, 1 PIN_16 IOBANK1 SINGLE, 2 PIN_19 IOBANK1 SINGLE, 3 PIN_20 IOBANK1 SINGLE, 4 PIN_21 IOBANK1 SINGLE, 5 PIN_22 IOBANK1 SINGLE, 6 PIN_23 IOBANK1 SINGLE, 7 PIN_24 IOBANK1 SINGLE;
      IOTILE : 0 PIN_7  IOBANK1 SINGLE, 1 PIN_8  IOBANK1 SINGLE, 2 PIN_9  IOBANK1 SINGLE, 3 PIN_10 IOBANK1 SINGLE, 4 PIN_11 IOBANK1 SINGLE, 5 PIN_12 IOBANK1 SINGLE, 6 PIN_13 IOBANK1 SINGLE, 7 PIN_14 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION  : S;
    DIMENSION  : 1 1 3 1;
    IO_COUNT   : 6 6 6;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_44 IOBANK1 SINGLE, 1 PIN_45 IOBANK1 SINGLE, 2 PIN_46 IOBANK1 SINGLE, 3 PIN_53 IOBANK1 SINGLE, 4 PIN_54 IOBANK1 SINGLE, 5 PIN_55 IOBANK1 SINGLE;
      IOTILE : 0 PIN_56 IOBANK1 SINGLE, 1 PIN_57 IOBANK1 SINGLE, 2 PIN_58 IOBANK1 SINGLE, 3 PIN_59 IOBANK1 SINGLE, 4 PIN_60 IOBANK1 SINGLE, 5 PIN_61 IOBANK1 SINGLE;
      IOTILE : 0 PIN_62 IOBANK1 SINGLE, 1 PIN_63 IOBANK1 SINGLE, 2 PIN_64 IOBANK1 SINGLE, 3 PIN_65 IOBANK1 SINGLE, 4 PIN_66 IOBANK1 SINGLE, 5 PIN_69 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION  : S;
    DIMENSION  : 5 0 8 0;
    IO_COUNT   : 6 6 6 6;
    GCLK_COUNT : 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_70 IOBANK1 SINGLE, 1 PIN_71 IOBANK1 SINGLE, 2 PIN_72 IOBANK1 SINGLE, 3 PIN_73 IOBANK1 SINGLE, 4 PIN_74 IOBANK1 SINGLE, 5 PIN_76 IOBANK1 SINGLE;
      IOTILE : 0 PIN_78 IOBANK1 SINGLE, 1 PIN_79 IOBANK1 SINGLE, 2 PIN_80 IOBANK1 SINGLE, 3 PIN_81 IOBANK1 SINGLE, 4 PIN_82 IOBANK1 SINGLE, 5 PIN_83 IOBANK1 SINGLE;
      IOTILE : 0 PIN_84 IOBANK1 SINGLE, 1 PIN_87 IOBANK1 SINGLE, 2 PIN_88 IOBANK1 SINGLE, 3 PIN_89 IOBANK1 SINGLE, 4 PIN_90 IOBANK1 SINGLE, 5 PIN_91 IOBANK1 SINGLE;
      IOTILE : 0 PIN_92 IOBANK1 SINGLE, 1 PIN_95 IOBANK1 SINGLE, 2 PIN_96 IOBANK1 SINGLE, 3 PIN_97 IOBANK1 SINGLE, 4 PIN_98 IOBANK1 SINGLE, 5 PIN_99 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION  : E;
    DIMENSION  : 9 1 9 5;
    IO_COUNT   : 8 8 7 8 8;
    GCLK_COUNT : 0 0 2 0 0;
    PIN_INFO
      IOTILE : 0 PIN_111 IOBANK2 SINGLE, 1 PIN_110 IOBANK2 SINGLE, 2 PIN_109 IOBANK2 SINGLE, 3 PIN_108 IOBANK2 SINGLE, 4 PIN_107 IOBANK2 SINGLE, 5 PIN_106 IOBANK2 SINGLE, 6 PIN_105 IOBANK2 SINGLE, 7 PIN_100 IOBANK1 SINGLE;
      IOTILE : 0 PIN_119 IOBANK2 SINGLE, 1 PIN_118 IOBANK2 SINGLE, 2 PIN_117 IOBANK2 SINGLE, 3 PIN_116 IOBANK2 SINGLE, 4 PIN_115 IOBANK2 SINGLE, 5 PIN_114 IOBANK2 SINGLE, 6 PIN_113 IOBANK2 SINGLE, 7 PIN_112 IOBANK2 SINGLE;
      IOTILE : 0 PIN_129 IOBANK2 SINGLE, 1 PIN_127 IOBANK2 SINGLE, 2 PIN_126 IOBANK2 SINGLE, 3 PIN_125 IOBANK2 SINGLE, 4 PIN_124 IOBANK2 SINGLE, 5 PIN_123 IOBANK2 SINGLE, 6 PIN_122 IOBANK2 SINGLE;
      IOTILE : 0 PIN_140 IOBANK2 SINGLE, 1 PIN_139 IOBANK2 SINGLE, 2 PIN_136 IOBANK2 SINGLE, 3 PIN_135 IOBANK2 SINGLE, 4 PIN_134 IOBANK2 SINGLE, 5 PIN_133 IOBANK2 SINGLE, 6 PIN_132 IOBANK2 SINGLE, 7 PIN_131 IOBANK2 SINGLE;
      IOTILE : 0 PIN_148 IOBANK2 SINGLE, 1 PIN_147 IOBANK2 SINGLE, 2 PIN_146 IOBANK2 SINGLE, 3 PIN_145 IOBANK2 SINGLE, 4 PIN_144 IOBANK2 SINGLE, 5 PIN_143 IOBANK2 SINGLE, 6 PIN_142 IOBANK2 SINGLE, 7 PIN_141 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION  : N;
    DIMENSION  : 1 6 8 6;
    IO_COUNT   : 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_6   IOBANK1 SINGLE, 1 PIN_5   IOBANK1 SINGLE, 2 PIN_4   IOBANK1 SINGLE, 3 PIN_3   IOBANK1 SINGLE, 4 PIN_202 IOBANK2 SINGLE, 5 PIN_201 IOBANK2 SINGLE;
      IOTILE : 0 PIN_200 IOBANK2 SINGLE, 1 PIN_199 IOBANK2 SINGLE, 2 PIN_198 IOBANK2 SINGLE, 3 PIN_195 IOBANK2 SINGLE, 4 PIN_194 IOBANK2 SINGLE, 5 PIN_193 IOBANK2 SINGLE;
      IOTILE : 0 PIN_192 IOBANK2 SINGLE, 1 PIN_191 IOBANK2 SINGLE, 2 PIN_190 IOBANK2 SINGLE, 3 PIN_189 IOBANK2 SINGLE, 4 PIN_188 IOBANK2 SINGLE, 5 PIN_185 IOBANK2 SINGLE;
      IOTILE : 0 PIN_184 IOBANK2 SINGLE, 1 PIN_183 IOBANK2 SINGLE, 2 PIN_182 IOBANK2 SINGLE, 3 PIN_181 IOBANK2 SINGLE, 4 PIN_180 IOBANK2 SINGLE, 5 PIN_178 IOBANK2 SINGLE;
      IOTILE : 0 PIN_176 IOBANK2 SINGLE, 1 PIN_175 IOBANK2 SINGLE, 2 PIN_174 IOBANK2 SINGLE, 3 PIN_173 IOBANK2 SINGLE, 4 PIN_172 IOBANK2 SINGLE, 5 PIN_171 IOBANK2 SINGLE;
      IOTILE : 0 PIN_170 IOBANK2 SINGLE, 1 PIN_169 IOBANK2 SINGLE, 2 PIN_168 IOBANK2 SINGLE, 3 PIN_165 IOBANK2 SINGLE, 4 PIN_164 IOBANK2 SINGLE, 5 PIN_163 IOBANK2 SINGLE;
      IOTILE : 0 PIN_162 IOBANK2 SINGLE, 1 PIN_161 IOBANK2 SINGLE, 2 PIN_160 IOBANK2 SINGLE, 3 PIN_159 IOBANK2 SINGLE, 4 PIN_158 IOBANK2 SINGLE, 5 PIN_157 IOBANK2 SINGLE;
      IOTILE : 0 PIN_156 IOBANK2 SINGLE, 1 PIN_155 IOBANK2 SINGLE, 2 PIN_152 IOBANK2 SINGLE, 3 PIN_151 IOBANK2 SINGLE, 4 PIN_150 IOBANK2 SINGLE, 5 PIN_149 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO

  BB UFM_PLL
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : UFMS;
    DIMENSION   : 4 1 4 1;
    HAS_SRAM    : YES;
    CONST       : i_ufm_set;
    GCLK_OUTPUT : UFM_GCLK0 SLICE_UFM_GDDD IO_GCLK_IN;
    PIN_INFO
      DIRECTION : N;
      INPUT  : i_osc_ena;
      INPUT  : i_ufm_flash_csn;
      INPUT  : i_ufm_flash_sclk;
      INPUT  : i_ufm_flash_sdi;
      BYPASSED_INPUT  : pllen  SLICE_UFM_GDDD PLL_PLLEN;
      BYPASSED_INPUT  : resetn SLICE_UFM_GDDD PLL_RESETN;
      BYPASSED_INPUT  : pfden  SLICE_UFM_GDDD PLL_PFDEN;
      OUTPUT : o_osc;
      OUTPUT : o_ufm_flash_sdo;
      BYPASSED_OUTPUT : lock SLICE_UFM_GDDD PLL_LOCK;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : E;
    END_PIN_INFO
  END_BB

  BB PLL
    TILE_TYPE : PLLTILE;
    CELL_TYPE  : PLL;
    DIMENSION : 1 0 1 0;
    TERM_INPUT : SEAM_PIN0 SEAM_PIN1;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3;
    TERM_INPUT : pllen;
    TERM_INPUT : resetn;
    TERM_INPUT : pfden;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    TERM_OUTPUT : lock;

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll_read_en READ_EN ;
      CHAIN_INPUT  : o_pll_update  UPDATE  ;
      CHAIN_INPUT  : o_pll_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll_porb    PORB    ;
      CHAIN_OUTPUT : i_pll_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS   : CFG_DLYNUM_G1   6'b0;
      CHAIN_BITS   : CFG_M_G2        6'b0;
      CHAIN_BITS   : CFG_M_G1        6'b0;
      CHAIN_BITS   : CFG_M_M         6'b0;
      CHAIN_BITS   : CFG_M_N         6'b0;
      CHAIN_BITS   : CFG_PllSeamMUX  2'b0;
      CHAIN_BITS   : CFG_DLYNUM_G2   6'b0;
      CHAIN_BITS   : CFG_PllClkFbMUX 2'b0;
      CHAIN_BITS   : CFG_SELCLK_G2   3'b0;
      CHAIN_BITS   : CFG_SELCLK_G1   3'b0;
      CHAIN_BITS   : CFG_CP          3'b010;
      CHAIN_BITS   : CFG_RREF        2'b01;
      CHAIN_BITS   : CFG_RVI         2'b01;
      CHAIN_BITS   : CFG_PllClkInMUX 1'b0;
      CHAIN_BITS   : CFG_RLPF        2'b01;
      CHAIN_BITS   : CFG_PLL_EN_FLAG 1'b1;
    END_CONFIG_CHAIN
  END_BB

  BB PLL_CCB
    TILE_TYPE : EmptyTILE;
    DIMENSION : 2 0 4 0;
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 3 4 6;
    BL_MSB_FIRST : 0;
  END_DECODER
  DECODER
    NAME         : wl3 l1;
    ID           : 1;
    DIMENSION    : 0 1 4 2;
    BL_MSB_FIRST : 0;
  END_DECODER
  DECODER
    NAME         : wl1 r0;
    ID           : 2;
    DIMENSION    : 5 3 9 6;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl2 r1;
    ID           : 3;
    DIMENSION    : 5 0 9 2;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP ALTA576T144
  MASTER     : ALTA576B256;
  IsHidden   : YES;
  DeviceID   : 0x00057610;
  StartPin   : PIN_53;
  FirstPin   : NC_3;
  DevOePin   : PIN_60;
  DevClrnPin : PIN_61;

  IO IOW
    DIRECTION  : W;
    DIMENSION  : 0 2 0 5;
    IO_COUNT   : 8 7 8 8;
    GCLK_COUNT : 0 2 0 0;
    PIN_INFO
      IOTILE : 0 PIN_27 IOBANK1 SINGLE,    1 NC_37  IOBANK1 NC_SINGLE, 2 PIN_28 IOBANK1 SINGLE, 3 PIN_29 IOBANK1 SINGLE,    4 NC_40  IOBANK1 NC_SINGLE, 5 PIN_30 IOBANK1 SINGLE, 6 PIN_31 IOBANK1 SINGLE,    7 PIN_32 IOBANK1 SINGLE;
      IOTILE : 0 PIN_18 IOBANK1 SINGLE,    1 PIN_20 IOBANK1 SINGLE,    2 PIN_21 IOBANK1 SINGLE, 3 PIN_22 IOBANK1 SINGLE,    4 PIN_23 IOBANK1 SINGLE,    5 PIN_24 IOBANK1 SINGLE, 6 NC_35  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_15  IOBANK1 NC_SINGLE, 1 NC_16  IOBANK1 NC_SINGLE, 2 PIN_11 IOBANK1 SINGLE, 3 PIN_12 IOBANK1 SINGLE,    4 PIN_13 IOBANK1 SINGLE,    5 PIN_14 IOBANK1 SINGLE, 6 PIN_15 IOBANK1 SINGLE,    7 PIN_16 IOBANK1 SINGLE;
      IOTILE : 0 PIN_2  IOBANK1 SINGLE,    1 PIN_3  IOBANK1 SINGLE,    2 PIN_4  IOBANK1 SINGLE, 3 NC_10  IOBANK1 NC_SINGLE, 4 PIN_5  IOBANK1 SINGLE,    5 PIN_6  IOBANK1 SINGLE, 6 PIN_7  IOBANK1 SINGLE,    7 PIN_8  IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION  : S;
    DIMENSION  : 1 1 3 1;
    IO_COUNT   : 6 6 6;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_44  IOBANK1 NC_SINGLE, 1 NC_45  IOBANK1 NC_SINGLE, 2 NC_46  IOBANK1 NC_SINGLE, 3 PIN_37 IOBANK1 SINGLE,    4 PIN_38 IOBANK1 SINGLE,    5 NC_55  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_39 IOBANK1 SINGLE,    1 NC_57  IOBANK1 NC_SINGLE, 2 PIN_40 IOBANK1 SINGLE,    3 PIN_41 IOBANK1 SINGLE,    4 NC_60  IOBANK1 NC_SINGLE, 5 PIN_42 IOBANK1 SINGLE;
      IOTILE : 0 PIN_43 IOBANK1 SINGLE,    1 PIN_44 IOBANK1 SINGLE,    2 NC_64  IOBANK1 NC_SINGLE, 3 NC_65  IOBANK1 NC_SINGLE, 4 PIN_45 IOBANK1 SINGLE,    5 PIN_48 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION  : S;
    DIMENSION  : 5 0 8 0;
    IO_COUNT   : 6 6 6 6;
    GCLK_COUNT : 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_49 IOBANK1 SINGLE, 1 PIN_50 IOBANK1 SINGLE,    2 PIN_51 IOBANK1 SINGLE,    3 PIN_52 IOBANK1 SINGLE,    4 PIN_53 IOBANK1 SINGLE, 5 PIN_55 IOBANK1 SINGLE;
      IOTILE : 0 PIN_57 IOBANK1 SINGLE, 1 PIN_58 IOBANK1 SINGLE,    2 PIN_59 IOBANK1 SINGLE,    3 PIN_60 IOBANK1 SINGLE,    4 PIN_61 IOBANK1 SINGLE, 5 PIN_62 IOBANK1 SINGLE;
      IOTILE : 0 PIN_63 IOBANK1 SINGLE, 1 NC_87  IOBANK1 NC_SINGLE, 2 PIN_66 IOBANK1 SINGLE,    3 PIN_67 IOBANK1 SINGLE,    4 PIN_68 IOBANK1 SINGLE, 5 NC_91  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_69 IOBANK1 SINGLE, 1 PIN_70 IOBANK1 SINGLE,    2 NC_96  IOBANK1 NC_SINGLE, 3 NC_97  IOBANK1 NC_SINGLE, 4 PIN_71 IOBANK1 SINGLE, 5 PIN_72 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION  : E;
    DIMENSION  : 9 1 9 5;
    IO_COUNT   : 8 8 7 8 8;
    GCLK_COUNT : 0 0 2 0 0;
    PIN_INFO
      IOTILE : 0 NC_111  IOBANK2 NC_SINGLE, 1 NC_110  IOBANK2 NC_SINGLE, 2 PIN_76 IOBANK2 SINGLE,    3 NC_108  IOBANK2 NC_SINGLE, 4 PIN_75  IOBANK2 SINGLE, 5 PIN_74 IOBANK2 SINGLE,    6 PIN_73 IOBANK2 SINGLE,    7 NC_100  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_119  IOBANK2 NC_SINGLE, 1 NC_118  IOBANK2 NC_SINGLE, 2 PIN_81 IOBANK2 SINGLE,    3 PIN_80  IOBANK2 SINGLE,    4 PIN_79  IOBANK2 SINGLE, 5 PIN_78 IOBANK2 SINGLE,    6 NC_113 IOBANK2 NC_SINGLE, 7 PIN_77  IOBANK2 SINGLE;
      IOTILE : 0 PIN_91  IOBANK2 SINGLE,    1 PIN_89  IOBANK2 SINGLE,    2 PIN_88 IOBANK2 SINGLE,    3 PIN_87  IOBANK2 SINGLE,    4 PIN_86  IOBANK2 SINGLE, 5 PIN_85 IOBANK2 SINGLE,    6 PIN_84 IOBANK2 SINGLE;
      IOTILE : 0 PIN_102 IOBANK2 SINGLE,    1 PIN_101 IOBANK2 SINGLE,    2 PIN_98 IOBANK2 SINGLE,    3 PIN_97  IOBANK2 SINGLE,    4 PIN_96  IOBANK2 SINGLE, 5 PIN_95 IOBANK2 SINGLE,    6 PIN_94 IOBANK2 SINGLE,    7 PIN_93  IOBANK2 SINGLE;
      IOTILE : 0 NC_148  IOBANK2 NC_SINGLE, 1 PIN_106 IOBANK2 SINGLE,    2 NC_146 IOBANK2 NC_SINGLE, 3 PIN_105 IOBANK2 SINGLE,    4 PIN_104 IOBANK2 SINGLE, 5 NC_143 IOBANK2 NC_SINGLE, 6 NC_142 IOBANK2 NC_SINGLE, 7 PIN_103 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION  : N;
    DIMENSION  : 1 6 8 6;
    IO_COUNT   : 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_6    IOBANK1 NC_SINGLE, 1 NC_5    IOBANK1 NC_SINGLE, 2 PIN_1   IOBANK1 SINGLE,    3 NC_3    IOBANK1 NC_SINGLE, 4 PIN_144 IOBANK2 SINGLE,    5 NC_201  IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_143 IOBANK2 SINGLE,    1 NC_199  IOBANK2 NC_SINGLE, 2 NC_198  IOBANK2 NC_SINGLE, 3 PIN_142 IOBANK2 SINGLE,    4 PIN_141 IOBANK2 SINGLE,    5 PIN_140 IOBANK2 SINGLE;
      IOTILE : 0 NC_192  IOBANK2 NC_SINGLE, 1 NC_191  IOBANK2 NC_SINGLE, 2 PIN_139 IOBANK2 SINGLE,    3 PIN_138 IOBANK2 SINGLE,    4 PIN_137 IOBANK2 SINGLE,    5 PIN_134 IOBANK2 SINGLE;
      IOTILE : 0 PIN_133 IOBANK2 SINGLE,    1 PIN_132 IOBANK2 SINGLE,    2 PIN_131 IOBANK2 SINGLE,    3 PIN_130 IOBANK2 SINGLE,    4 PIN_129 IOBANK2 SINGLE,    5 PIN_127 IOBANK2 SINGLE;
      IOTILE : 0 PIN_125 IOBANK2 SINGLE,    1 PIN_124 IOBANK2 SINGLE,    2 PIN_123 IOBANK2 SINGLE,    3 PIN_122 IOBANK2 SINGLE,    4 PIN_121 IOBANK2 SINGLE,    5 PIN_120 IOBANK2 SINGLE;
      IOTILE : 0 PIN_119 IOBANK2 SINGLE,    1 PIN_118 IOBANK2 SINGLE,    2 PIN_117 IOBANK2 SINGLE,    3 NC_165  IOBANK2 NC_SINGLE, 4 PIN_114 IOBANK2 SINGLE,    5 NC_163  IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_113 IOBANK2 SINGLE,    1 NC_161  IOBANK2 NC_SINGLE, 2 PIN_112 IOBANK2 SINGLE,    3 NC_159  IOBANK2 NC_SINGLE, 4 PIN_111 IOBANK2 SINGLE,    5 PIN_110 IOBANK2 SINGLE;
      IOTILE : 0 PIN_109 IOBANK2 SINGLE,    1 NC_155  IOBANK2 NC_SINGLE, 2 NC_152  IOBANK2 NC_SINGLE, 3 PIN_108 IOBANK2 SINGLE,    4 NC_150  IOBANK2 NC_SINGLE, 5 PIN_107 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO

END_CHIP

CHIP ALTA576T100
  MASTER     : ALTA576B256;
  IsHidden   : YES;
  DeviceID   : 0x00057610;
  StartPin   : PIN_36;
  FirstPin   : NC_3;
  DevOePin   : PIN_43;
  DevClrnPin : PIN_44;

  IO IOW
    DIRECTION  : W;
    DIMENSION  : 0 2 0 5;
    IO_COUNT   : 8 7 8 8;
    GCLK_COUNT : 0 2 0 0;
    PIN_INFO
      IOTILE : 0 NC_36  IOBANK1 NC_SINGLE, 1 NC_37  IOBANK1 NC_SINGLE, 2 NC_38  IOBANK1 NC_SINGLE, 3 NC_39  IOBANK1 NC_SINGLE, 4 NC_40  IOBANK1 NC_SINGLE, 5 PIN_19 IOBANK1 SINGLE,    6 PIN_20 IOBANK1 SINGLE,    7 PIN_21 IOBANK1 SINGLE;
      IOTILE : 0 PIN_12 IOBANK1 SINGLE,    1 PIN_14 IOBANK1 SINGLE,    2 PIN_15 IOBANK1 SINGLE,    3 PIN_16 IOBANK1 SINGLE,    4 PIN_17 IOBANK1 SINGLE,    5 PIN_18 IOBANK1 SINGLE,    6 NC_35  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_15  IOBANK1 NC_SINGLE, 1 NC_16  IOBANK1 NC_SINGLE, 2 NC_19  IOBANK1 NC_SINGLE, 3 NC_20  IOBANK1 NC_SINGLE, 4 NC_21  IOBANK1 NC_SINGLE, 5 NC_22  IOBANK1 NC_SINGLE, 6 NC_23  IOBANK1 NC_SINGLE, 7 NC_24  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_2  IOBANK1 SINGLE,    1 PIN_3  IOBANK1 SINGLE,    2 PIN_4  IOBANK1 SINGLE,    3 NC_10  IOBANK1 NC_SINGLE, 4 PIN_5  IOBANK1 SINGLE,    5 PIN_6  IOBANK1 SINGLE,    6 PIN_7  IOBANK1 SINGLE,    7 PIN_8  IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION  : S;
    DIMENSION  : 1 1 3 1;
    IO_COUNT   : 6 6 6;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_44  IOBANK1 NC_SINGLE, 1 NC_45  IOBANK1 NC_SINGLE, 2 NC_46  IOBANK1 NC_SINGLE, 3 NC_53  IOBANK1 NC_SINGLE, 4 NC_54 IOBANK1 NC_SINGLE, 5 NC_55 IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_56  IOBANK1 NC_SINGLE, 1 NC_57  IOBANK1 NC_SINGLE, 2 PIN_26 IOBANK1 SINGLE,    3 PIN_27 IOBANK1 SINGLE,    4 NC_60 IOBANK1 NC_SINGLE, 5 NC_61 IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_28 IOBANK1 SINGLE,    1 PIN_29 IOBANK1 SINGLE,    2 PIN_30 IOBANK1 SINGLE,    3 NC_65  IOBANK1 NC_SINGLE, 4 NC_66 IOBANK1 NC_SINGLE, 5 NC_69 IOBANK1 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION  : S;
    DIMENSION  : 5 0 8 0;
    IO_COUNT   : 6 6 6 6;
    GCLK_COUNT : 0 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_70  IOBANK1 NC_SINGLE, 1 PIN_33 IOBANK1 SINGLE,    2 PIN_34 IOBANK1 SINGLE,    3 PIN_35 IOBANK1 SINGLE,    4 PIN_36 IOBANK1 SINGLE, 5 PIN_38 IOBANK1 SINGLE;
      IOTILE : 0 PIN_40 IOBANK1 SINGLE,    1 PIN_41 IOBANK1 SINGLE,    2 PIN_42 IOBANK1 SINGLE,    3 PIN_43 IOBANK1 SINGLE,    4 PIN_44 IOBANK1 SINGLE, 5 NC_83  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_84  IOBANK1 NC_SINGLE, 1 NC_87  IOBANK1 NC_SINGLE, 2 PIN_47 IOBANK1 SINGLE,    3 PIN_48 IOBANK1 SINGLE,    4 PIN_49 IOBANK1 SINGLE, 5 NC_91  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_50 IOBANK1 SINGLE,    1 NC_95  IOBANK1 NC_SINGLE, 2 NC_96  IOBANK1 NC_SINGLE, 3 NC_97  IOBANK1 NC_SINGLE, 4 PIN_51 IOBANK1 SINGLE, 5 NC_99  IOBANK1 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION  : E;
    DIMENSION  : 9 1 9 5;
    IO_COUNT   : 8 8 7 8 8;
    GCLK_COUNT : 0 0 2 0 0;
    PIN_INFO
      IOTILE : 0 NC_111 IOBANK2 NC_SINGLE, 1 NC_110 IOBANK2 NC_SINGLE, 2 PIN_54 IOBANK2 SINGLE,    3 NC_108 IOBANK2 NC_SINGLE, 4 PIN_53 IOBANK2 SINGLE,    5 PIN_52 IOBANK2 SINGLE,    6 NC_105 IOBANK2 NC_SINGLE, 7 NC_100 IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_119 IOBANK2 NC_SINGLE, 1 NC_118 IOBANK2 NC_SINGLE, 2 NC_117 IOBANK2 NC_SINGLE, 3 PIN_58 IOBANK2 SINGLE,    4 PIN_57 IOBANK2 SINGLE,    5 PIN_56 IOBANK2 SINGLE,    6 NC_113 IOBANK2 NC_SINGLE, 7 PIN_55 IOBANK2 SINGLE;
      IOTILE : 0 PIN_64 IOBANK2 SINGLE,    1 PIN_62 IOBANK2 SINGLE,    2 NC_126 IOBANK2 NC_SINGLE, 3 NC_125 IOBANK2 NC_SINGLE, 4 PIN_61 IOBANK2 SINGLE,    5 NC_123 IOBANK2 NC_SINGLE, 6 NC_122 IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_69 IOBANK2 SINGLE,    1 NC_139 IOBANK2 NC_SINGLE, 2 NC_136 IOBANK2 NC_SINGLE, 3 NC_135 IOBANK2 NC_SINGLE, 4 NC_134 IOBANK2 NC_SINGLE, 5 PIN_68 IOBANK2 SINGLE,    6 PIN_67 IOBANK2 SINGLE,    7 PIN_66 IOBANK2 SINGLE;
      IOTILE : 0 PIN_74 IOBANK2 SINGLE,    1 PIN_73 IOBANK2 SINGLE,    2 NC_146 IOBANK2 NC_SINGLE, 3 PIN_72 IOBANK2 SINGLE,    4 PIN_71 IOBANK2 SINGLE,    5 NC_143 IOBANK2 NC_SINGLE, 6 NC_142 IOBANK2 NC_SINGLE, 7 PIN_70 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION  : N;
    DIMENSION  : 1 6 8 6;
    IO_COUNT   : 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_6   IOBANK1 NC_SINGLE, 1 NC_5   IOBANK1 NC_SINGLE, 2 NC_4   IOBANK1 NC_SINGLE, 3 NC_3    IOBANK1 NC_SINGLE, 4 NC_202 IOBANK2 NC_SINGLE, 5 NC_201 IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_1  IOBANK2 SINGLE,    1 NC_199 IOBANK2 NC_SINGLE, 2 NC_198 IOBANK2 NC_SINGLE, 3 PIN_100 IOBANK2 SINGLE,    4 PIN_99 IOBANK2 SINGLE,    5 PIN_98 IOBANK2 SINGLE;
      IOTILE : 0 NC_192 IOBANK2 NC_SINGLE, 1 NC_191 IOBANK2 NC_SINGLE, 2 PIN_97 IOBANK2 SINGLE,    3 PIN_96  IOBANK2 SINGLE,    4 PIN_95 IOBANK2 SINGLE,    5 NC_185 IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_92 IOBANK2 SINGLE,    1 PIN_91 IOBANK2 SINGLE,    2 NC_182 IOBANK2 NC_SINGLE, 3 NC_181  IOBANK2 NC_SINGLE, 4 NC_180 IOBANK2 NC_SINGLE, 5 PIN_89 IOBANK2 SINGLE;
      IOTILE : 0 PIN_87 IOBANK2 SINGLE,    1 PIN_86 IOBANK2 SINGLE,    2 PIN_85 IOBANK2 SINGLE,    3 PIN_84  IOBANK2 SINGLE,    4 PIN_83 IOBANK2 SINGLE,    5 NC_171 IOBANK2 NC_SINGLE;
      IOTILE : 0 NC_170 IOBANK2 NC_SINGLE, 1 PIN_82 IOBANK2 SINGLE,    2 PIN_81 IOBANK2 SINGLE,    3 NC_165  IOBANK2 NC_SINGLE, 4 NC_164 IOBANK2 NC_SINGLE, 5 NC_163 IOBANK2 NC_SINGLE;
      IOTILE : 0 NC_162 IOBANK2 NC_SINGLE, 1 NC_161 IOBANK2 NC_SINGLE, 2 NC_160 IOBANK2 NC_SINGLE, 3 NC_159  IOBANK2 NC_SINGLE, 4 PIN_78 IOBANK2 SINGLE,    5 PIN_77 IOBANK2 SINGLE;
      IOTILE : 0 PIN_76 IOBANK2 SINGLE,    1 NC_155 IOBANK2 NC_SINGLE, 2 NC_152 IOBANK2 NC_SINGLE, 3 PIN_75  IOBANK2 SINGLE,    4 NC_150 IOBANK2 NC_SINGLE, 5 NC_149 IOBANK2 NC_SINGLE;
    END_PIN_INFO
  END_IO

END_CHIP

CHIP ALTA576T100A
  // Same as 576T100 except for 4 extra user io to match 240 pin-out
  MASTER     : ALTA576B256;
  IsHidden   : YES;
  DeviceID   : 0x00057610;
  StartPin   : PIN_38;
  FirstPin   : NC_3;
  DevOePin   : PIN_43;
  DevClrnPin : PIN_44;

  IO IOW
    DIRECTION  : W;
    DIMENSION  : 0 2 0 5;
    IO_COUNT   : 8 7 8 8;
    GCLK_COUNT : 0 2 0 0;
    PIN_INFO
      IOTILE : 0 NC_36  IOBANK1 NC_SINGLE, 1 NC_37  IOBANK1 NC_SINGLE, 2 NC_38  IOBANK1 NC_SINGLE, 3 NC_39  IOBANK1 NC_SINGLE, 4 NC_40  IOBANK1 NC_SINGLE, 5 PIN_19 IOBANK1 SINGLE,    6 PIN_20 IOBANK1 SINGLE,    7 PIN_21 IOBANK1 SINGLE;
      IOTILE : 0 PIN_12 IOBANK1 SINGLE,    1 PIN_14 IOBANK1 SINGLE,    2 PIN_15 IOBANK1 SINGLE,    3 PIN_16 IOBANK1 SINGLE,    4 PIN_17 IOBANK1 SINGLE,    5 PIN_18 IOBANK1 SINGLE,    6 NC_35  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_15  IOBANK1 NC_SINGLE, 1 NC_16  IOBANK1 NC_SINGLE, 2 NC_19  IOBANK1 NC_SINGLE, 3 NC_20  IOBANK1 NC_SINGLE, 4 NC_21  IOBANK1 NC_SINGLE, 5 NC_22  IOBANK1 NC_SINGLE, 6 NC_23  IOBANK1 NC_SINGLE, 7 NC_24  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_2  IOBANK1 SINGLE,    1 PIN_3  IOBANK1 SINGLE,    2 PIN_4  IOBANK1 SINGLE,    3 NC_10  IOBANK1 NC_SINGLE, 4 PIN_5  IOBANK1 SINGLE,    5 PIN_6  IOBANK1 SINGLE,    6 PIN_7  IOBANK1 SINGLE,    7 PIN_8  IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION  : S;
    DIMENSION  : 1 1 3 1;
    IO_COUNT   : 6 6 6;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_44  IOBANK1 NC_SINGLE, 1 NC_45  IOBANK1 NC_SINGLE, 2 NC_46  IOBANK1 NC_SINGLE, 3 NC_53  IOBANK1 NC_SINGLE, 4 NC_54 IOBANK1 NC_SINGLE, 5 NC_55  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_56  IOBANK1 NC_SINGLE, 1 NC_57  IOBANK1 NC_SINGLE, 2 PIN_26 IOBANK1 SINGLE,    3 PIN_27 IOBANK1 SINGLE,    4 NC_60 IOBANK1 NC_SINGLE, 5 NC_61  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_28 IOBANK1 SINGLE,    1 PIN_29 IOBANK1 SINGLE,    2 PIN_30 IOBANK1 SINGLE,    3 NC_65  IOBANK1 NC_SINGLE, 4 NC_66 IOBANK1 NC_SINGLE, 5 PIN_33 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION  : S;
    DIMENSION  : 5 0 8 0;
    IO_COUNT   : 6 6 6 6;
    GCLK_COUNT : 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_34 IOBANK1 SINGLE,    1 PIN_35 IOBANK1 SINGLE,    2 PIN_36 IOBANK1 SINGLE,    3 PIN_37 IOBANK1 SINGLE,    4 PIN_38 IOBANK1 SINGLE, 5 PIN_39 IOBANK1 SINGLE;
      IOTILE : 0 PIN_40 IOBANK1 SINGLE,    1 PIN_41 IOBANK1 SINGLE,    2 PIN_42 IOBANK1 SINGLE,    3 PIN_43 IOBANK1 SINGLE,    4 PIN_44 IOBANK1 SINGLE, 5 NC_83  IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_84  IOBANK1 NC_SINGLE, 1 NC_87  IOBANK1 NC_SINGLE, 2 PIN_47 IOBANK1 SINGLE,    3 PIN_48 IOBANK1 SINGLE,    4 PIN_49 IOBANK1 SINGLE, 5 NC_91  IOBANK1 NC_SINGLE;
      IOTILE : 0 PIN_50 IOBANK1 SINGLE,    1 NC_95  IOBANK1 NC_SINGLE, 2 NC_96  IOBANK1 NC_SINGLE, 3 NC_97  IOBANK1 NC_SINGLE, 4 PIN_51 IOBANK1 SINGLE, 5 NC_99  IOBANK1 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION  : E;
    DIMENSION  : 9 1 9 5;
    IO_COUNT   : 8 8 7 8 8;
    GCLK_COUNT : 0 0 2 0 0;
    PIN_INFO
      IOTILE : 0 NC_111 IOBANK2 NC_SINGLE, 1 NC_110 IOBANK2 NC_SINGLE, 2 PIN_54 IOBANK2 SINGLE,    3 NC_108 IOBANK2 NC_SINGLE, 4 PIN_53 IOBANK2 SINGLE,    5 PIN_52 IOBANK2 SINGLE,    6 NC_105 IOBANK2 NC_SINGLE, 7 NC_100 IOBANK1 NC_SINGLE;
      IOTILE : 0 NC_119 IOBANK2 NC_SINGLE, 1 NC_118 IOBANK2 NC_SINGLE, 2 NC_117 IOBANK2 NC_SINGLE, 3 PIN_58 IOBANK2 SINGLE,    4 PIN_57 IOBANK2 SINGLE,    5 PIN_56 IOBANK2 SINGLE,    6 NC_113 IOBANK2 NC_SINGLE, 7 PIN_55 IOBANK2 SINGLE;
      IOTILE : 0 PIN_64 IOBANK2 SINGLE,    1 PIN_62 IOBANK2 SINGLE,    2 NC_126 IOBANK2 NC_SINGLE, 3 NC_125 IOBANK2 NC_SINGLE, 4 PIN_61 IOBANK2 SINGLE,    5 NC_123 IOBANK2 NC_SINGLE, 6 NC_122 IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_69 IOBANK2 SINGLE,    1 NC_139 IOBANK2 NC_SINGLE, 2 NC_136 IOBANK2 NC_SINGLE, 3 NC_135 IOBANK2 NC_SINGLE, 4 NC_134 IOBANK2 NC_SINGLE, 5 PIN_68 IOBANK2 SINGLE,    6 PIN_67 IOBANK2 SINGLE,    7 PIN_66 IOBANK2 SINGLE;
      IOTILE : 0 PIN_74 IOBANK2 SINGLE,    1 PIN_73 IOBANK2 SINGLE,    2 NC_146 IOBANK2 NC_SINGLE, 3 PIN_72 IOBANK2 SINGLE,    4 PIN_71 IOBANK2 SINGLE,    5 NC_143 IOBANK2 NC_SINGLE, 6 NC_142 IOBANK2 NC_SINGLE, 7 PIN_70 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION  : N;
    DIMENSION  : 1 6 8 6;
    IO_COUNT   : 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 NC_6   IOBANK1 NC_SINGLE, 1 NC_5   IOBANK1 NC_SINGLE, 2 NC_4   IOBANK1 NC_SINGLE, 3 NC_3    IOBANK1 NC_SINGLE, 4 NC_202 IOBANK2 NC_SINGLE, 5 NC_201 IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_1  IOBANK2 SINGLE,    1 NC_199 IOBANK2 NC_SINGLE, 2 NC_198 IOBANK2 NC_SINGLE, 3 PIN_100 IOBANK2 SINGLE,    4 PIN_99 IOBANK2 SINGLE,    5 PIN_98 IOBANK2 SINGLE;
      IOTILE : 0 NC_192 IOBANK2 NC_SINGLE, 1 NC_191 IOBANK2 NC_SINGLE, 2 PIN_97 IOBANK2 SINGLE,    3 PIN_96  IOBANK2 SINGLE,    4 PIN_95 IOBANK2 SINGLE,    5 NC_185 IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_92 IOBANK2 SINGLE,    1 PIN_91 IOBANK2 SINGLE,    2 NC_182 IOBANK2 NC_SINGLE, 3 PIN_90  IOBANK2 SINGLE,    4 PIN_89 IOBANK2 SINGLE,    5 PIN_88 IOBANK2 SINGLE;
      IOTILE : 0 PIN_87 IOBANK2 SINGLE,    1 PIN_86 IOBANK2 SINGLE,    2 PIN_85 IOBANK2 SINGLE,    3 PIN_84  IOBANK2 SINGLE,    4 PIN_83 IOBANK2 SINGLE,    5 NC_171 IOBANK2 NC_SINGLE;
      IOTILE : 0 NC_170 IOBANK2 NC_SINGLE, 1 PIN_82 IOBANK2 SINGLE,    2 PIN_81 IOBANK2 SINGLE,    3 NC_165  IOBANK2 NC_SINGLE, 4 NC_164 IOBANK2 NC_SINGLE, 5 NC_163 IOBANK2 NC_SINGLE;
      IOTILE : 0 NC_162 IOBANK2 NC_SINGLE, 1 NC_161 IOBANK2 NC_SINGLE, 2 NC_160 IOBANK2 NC_SINGLE, 3 NC_159  IOBANK2 NC_SINGLE, 4 PIN_78 IOBANK2 SINGLE,    5 PIN_77 IOBANK2 SINGLE;
      IOTILE : 0 PIN_76 IOBANK2 SINGLE,    1 NC_155 IOBANK2 NC_SINGLE, 2 NC_152 IOBANK2 NC_SINGLE, 3 PIN_75  IOBANK2 SINGLE,    4 NC_150 IOBANK2 NC_SINGLE, 5 NC_149 IOBANK2 NC_SINGLE;
    END_PIN_INFO
  END_IO

END_CHIP

CHIP ALTA576S1B256
  MASTER   : ALTA576B256;
  IsHidden : YES;
  DeviceID : 0x00057620;
END_CHIP

CHIP AG576SL144
  MASTER   : ALTA576T144;
  IsHidden : NO;
  DeviceID : 0x00057620;
END_CHIP

CHIP AG576SL100
  MASTER   : ALTA576T100A;
  IsHidden : NO;
  DeviceID : 0x00057620;
END_CHIP

CHIP AG272SL100
  MASTER   : ALTA576T100A;
  IsHidden : NO;
  DeviceID : 0x00026020;
  RESTRICT : 9 4;
  CCB
    GROUP global
      OUTPUT : o_cfgdone     CHIP_CFG_DONE;
      OUTPUT : o_init_b      CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb   CHIP_RSTB;
      INPUT  : i_device_diff 1'b0;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG256SL100
  IsHidden   : NO;
  FAMILY     : ALTA;
  SIZE       : 8 5;
  DeviceID   : 0x00025610;
  FlashType  : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 4;
  GclkInverted : NO;
  StartPin   : PIN_30;
  FirstPin   : PIN_3;
  DevOePin   : PIN_43;
  DevClrnPin : PIN_44;
  SpiSignatureStart : 0; // in frames
  SpiSignatureEnd   : 199; // This frame is not included in signature
  SpiSignatureCheck : 299;

  LOGIC LOGIC0
    DIMENSION : 1 1 6 3;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 1 SEAM_PIN 0 1 UFM_GCLK0;
    FROM_GRID  : Default 0;
    TO_TERMS   : SEAM 0 1 SEAM_PIN 0 1 UFM_GCLK0;
    TO_GRIDS   : ALL 0;

    FROM_TERMS : clkout0 clkout1 lock;
    FROM_GRID  : Default 0;
    TO_TERMS   : clkout0 clkout1 lock;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_cfgdone     CHIP_CFG_DONE;
      OUTPUT : o_init_b      CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb   CHIP_RSTB;
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
    GROUP io
      INPUT  : i_sysclk     CLKOSC_9M;
      INPUT  : i_reset_n    POR_TOP_PORB;
      OUTPUT : o_bst_clk    BST_CLOCK ;
      OUTPUT : o_bst_highz  BST_HIGHZ ;
      OUTPUT : o_bst_mode   BST_MODE  ;
      OUTPUT : o_bst_shift  BST_SHIFT ;
      OUTPUT : o_bst_update BST_UPDATE;
      OUTPUT : o_bst_sdi    BST_SDI   ;
      INPUT  : i_bst_sdo    BST_SDO   ;
      OUTPUT : o_io_update  CFG_EN    ;
      OUTPUT : o_io_dev_oe  DEV_OE_IO ;
      OUTPUT : o_io_cf_clk  IO_CLK    ;
      OUTPUT : o_io_read_en IO_READ_EN;
      OUTPUT : o_io_shift   IO_SHIFT  ;
      OUTPUT : o_io_porb    PORB      ;
      OUTPUT : o_io_shiftin SHIFT_IN  ;
      INPUT  : i_io_rdata   IO_RDATA  ;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 8;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
    GROUP SPI
      INPUT  : i_flash_sdo;
      OUTPUT : o_flash_csn;
      OUTPUT : o_flash_holdn;
      OUTPUT : o_flash_sclk;
      OUTPUT : o_flash_sdi;
      OUTPUT : o_flash_wpn;
    END_GROUP
  END_CCB

  IO_CHAIN
    CHAIN SINGLE 0
      // Config name : default_in default_out
      PRG_DELAYB : 1'b1    1'b1;
      RX_SEL     : 1'b1    1'b0;
      PU         : 4'b0000 4'b1000;
      PDCNTL     : 2'b01   2'b11;
      NDCNTL     : 2'b01   2'b11;
      PRG_SLR    : 1'b0    1'b0;
      CFG_KEEP   : 2'b00   2'b00;
    END_CHAIN
    CHAIN DEDICATE_IN 3
    END_CHAIN
    CHAIN DEDICATE_OUT 4
    END_CHAIN
    ALIAS : NC_SINGLE SINGLE;
  END_IO_CHAIN

  IO IOW
    DIRECTION  : W;
    DIMENSION  : 0 2 0 3;
    IO_COUNT   : 7 8;
    GCLK_COUNT : 2 0;
    PIN_INFO
      IOTILE : 0 PIN_12 IOBANK1 SINGLE, 1 PIN_14 IOBANK1 SINGLE, 2 PIN_15 IOBANK1 SINGLE, 3 PIN_16 IOBANK1 SINGLE, 4 PIN_17 IOBANK1 SINGLE, 5 PIN_18 IOBANK1 SINGLE, 6 PIN_19 IOBANK1 SINGLE;
      IOTILE : 0 PIN_3  IOBANK1 SINGLE, 1 PIN_4  IOBANK1 SINGLE, 2 PIN_5  IOBANK1 SINGLE, 4 PIN_6  IOBANK1 SINGLE, 5 PIN_7  IOBANK1 SINGLE, 6 PIN_8  IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOWD
    DIRECTION : W;
    DIMENSION : 0 1 0 1;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO IOSL
    DIRECTION  : S;
    DIMENSION  : 1 1 1 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 PIN_20 IOBANK1 SINGLE, 1 PIN_21 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOSR
    DIRECTION  : S;
    DIMENSION  : 3 0 6 0;
    IO_COUNT   : 6 6 6 6;
    GCLK_COUNT : 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_26 IOBANK1 SINGLE, 1 PIN_27 IOBANK1 SINGLE, 2 PIN_28 IOBANK1 SINGLE, 3 PIN_29 IOBANK1 SINGLE, 4 PIN_30 IOBANK1 SINGLE;
      IOTILE : 0 PIN_33 IOBANK1 SINGLE, 1 PIN_34 IOBANK1 SINGLE, 2 PIN_35 IOBANK1 SINGLE, 3 PIN_36 IOBANK1 SINGLE, 4 PIN_37 IOBANK1 SINGLE, 5 PIN_38 IOBANK1 SINGLE;
      IOTILE : 0 PIN_39 IOBANK1 SINGLE, 1 PIN_40 IOBANK1 SINGLE, 2 PIN_41 IOBANK1 SINGLE, 3 PIN_42 IOBANK1 SINGLE, 4 PIN_43 IOBANK1 SINGLE;
      IOTILE : 0 PIN_44 IOBANK1 SINGLE, 1 PIN_47 IOBANK1 SINGLE, 2 PIN_48 IOBANK1 SINGLE, 3 PIN_49 IOBANK1 SINGLE, 4 PIN_50 IOBANK1 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOE
    DIRECTION  : E;
    DIMENSION  : 7 1 7 3;
    IO_COUNT   : 8 7 8;
    GCLK_COUNT : 0 2 0;
    PIN_INFO
      IOTILE : 0 PIN_56 IOBANK2 SINGLE, 1 PIN_55 IOBANK2 SINGLE, 2 PIN_54 IOBANK2 SINGLE, 3 PIN_53 IOBANK2 SINGLE, 4 PIN_52 IOBANK2 SINGLE, 5 PIN_51 IOBANK2 SINGLE;
      IOTILE : 0 PIN_64 IOBANK2 SINGLE, 1 PIN_62 IOBANK2 SINGLE, 2 PIN_61 IOBANK2 SINGLE, 3 PIN_58 IOBANK2 SINGLE, 4 PIN_57 IOBANK2 SINGLE;
      IOTILE : 0 PIN_73 IOBANK2 SINGLE, 1 PIN_72 IOBANK2 SINGLE, 2 PIN_71 IOBANK2 SINGLE, 3 PIN_70 IOBANK2 SINGLE, 4 PIN_69 IOBANK2 SINGLE, 5 PIN_68 IOBANK2 SINGLE, 6 PIN_67 IOBANK2 SINGLE, 7 PIN_66 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION
    DIRECTION  : N;
    DIMENSION  : 1 4 6 4;
    IO_COUNT   : 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_2   IOBANK1 SINGLE, 1 PIN_1  IOBANK2 SINGLE;
      IOTILE : 0 PIN_100 IOBANK2 SINGLE, 1 PIN_99 IOBANK2 SINGLE, 2 PIN_98 IOBANK2 SINGLE, 3 PIN_97 IOBANK2 SINGLE, 4 PIN_96 IOBANK2 SINGLE, 5 PIN_95 IOBANK2 SINGLE;
      IOTILE : 0 PIN_92  IOBANK2 SINGLE, 1 PIN_91 IOBANK2 SINGLE, 2 PIN_90 IOBANK2 SINGLE, 3 PIN_89 IOBANK2 SINGLE, 4 PIN_88 IOBANK2 SINGLE;
      IOTILE : 0 PIN_87  IOBANK2 SINGLE, 1 PIN_86 IOBANK2 SINGLE, 2 PIN_85 IOBANK2 SINGLE, 3 PIN_84 IOBANK2 SINGLE, 4 PIN_83 IOBANK2 SINGLE;
      IOTILE : 0 PIN_82  IOBANK2 SINGLE, 1 PIN_81 IOBANK2 SINGLE, 2 PIN_78 IOBANK2 SINGLE, 3 PIN_77 IOBANK2 SINGLE, 4 PIN_76 IOBANK2 SINGLE;
      IOTILE : 4 PIN_75  IOBANK2 SINGLE, 5 PIN_74 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO

  BB UFM_PLL
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : UFMS;
    DIMENSION   : 2 1 2 1;
    HAS_SRAM    : YES;
    CONST       : i_ufm_set;
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : UFM_GCLK0 SLICE_UFM_GDDD IO_GCLK_IN;
    SIM_LINE   : assign clkout00_O \= 1'b1\;;
    SIM_LINE   : assign clkout10_O \= 1'b1\;;
    PIN_INFO
      DIRECTION : N;
      INPUT  : i_osc_ena;
      INPUT  : i_ufm_flash_csn;
      INPUT  : i_ufm_flash_sclk;
      INPUT  : i_ufm_flash_sdi;
      BYPASSED_INPUT  : pllen  SLICE_UFM_GDDD PLL_PLLEN;
      BYPASSED_INPUT  : resetn SLICE_UFM_GDDD PLL_RESETN;
      BYPASSED_INPUT  : pfden  SLICE_UFM_GDDD PLL_PFDEN;
      OUTPUT : o_osc;
      OUTPUT : o_ufm_flash_sdo;
      BYPASSED_OUTPUT : lock SLICE_UFM_GDDD PLL_LOCK;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : E;
    END_PIN_INFO
  END_BB

  BB CCB
    TILE_TYPE : EmptyTILE;
    DIMENSION : 0 0 2 0;
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 7 4;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP X
  IsHidden   : YES;
  FAMILY     : ALTA;
  SIZE       : 0 0;
  HasIoChain : NO;
  DeviceID   : 0xFFFFFF00;

  LOGIC LOGIC0
    DIMENSION : 1 1 -2 -2;
    SIZE : 0;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 1;
    FROM_GRID  : Default 0;
    TO_TERMS   : SEAM 0 1;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  IO IOW
    DIRECTION : W;
    DIMENSION : 0 3 0 -2;
    IO_COUNT   : 8 7 8 8 8;
    GCLK_COUNT : 0 2 0 0 0;
  END_IO
  IO IOE
    DIRECTION : E;
    DIMENSION : -1 1 -1 -2;
    IO_COUNT   : 8 8 8 7 8 8 8;
    GCLK_COUNT : 0 0 0 2 0 0 0;
  END_IO
  IO IOSL
    DIRECTION : S;
    DIMENSION : 1 0 6 0;
    IO_COUNT   : 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0;
  END_IO
  IO IOSR
    DIRECTION : S;
    DIMENSION : 8 0 -2 0;
    IO_COUNT   : 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0;
  END_IO
  IO ION
    DIRECTION : N;
    DIMENSION : 1 -1 -2 -1;
    IO_COUNT   : 6 6 6 6 6 6 6 6 6 6 6 6 6 6;
    GCLK_COUNT : 0 0 0 0 0 0 0 0 0 0 0 0 0 0;
  END_IO
END_CHIP

CHIP Z
  MASTER     : ALTA1400T144;
  IsHidden   : YES;
END_CHIP

CHIP AG1200
  IsHidden     : YES;
  FAMILY       : AG;
  CHARACTER    : SMIC055D_GV0;
  SIZE         : 14 10;
  DeviceID     : 0x00120010;
  ConfigSuffix : _bram;
  GclkInverted : NO;
  FlashType    : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 4;
  FlashCrc     : Yes;
  StartPin     : PIN_11_CBSEL0;
  FirstPin     : PIN_1;
  SEAM_COUNT   : 8;
  IO_TYPE      : RIO;

  LOGIC LOGIC0
    DIMENSION : 0 1 12 8;
    SIZE : 80;
    SLICE_RAM : SRAM;
  END_LOGIC

  LOGIC ROGIC0
    TILE_TYPE : RogicTILE;
    DIMENSION : 13 1 13 8;
    SIZE : 8;
  END_LOGIC

  LOGIC BRAM0
    TILE_TYPE : BramTILE;
    CELL_TYPE : BRAM;
    DIMENSION : 3 2 3 8;
    SIZE : 7;
  END_LOGIC

  LOGIC BRAM1
    TILE_TYPE : BramTILE;
    CELL_TYPE : BRAM;
    DIMENSION : 10 1 10 8;
    SIZE : 8;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 SEAM_PIN 0 SEAM_PIN 2 SEAM_PIN 4 UFM_GCLK0;
    TO_TERMS   : SEAM 0 SEAM_PIN 0 SEAM_PIN 2 SEAM_PIN 4 UFM_GCLK0;
    FROM_GRID  : Default 0;
    TO_GRIDS   : ALL 0;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout0en clkout1en clkout2en clkout3en pllen resetn lock;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout0en clkout1en clkout2en clkout3en pllen resetn lock;
    FROM_GRID  : Default 0;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  GLOBAL_PINWIRES
    OUTPUT : CDONE    CHIP_CFG_DONE;
    INPUT  : CRESET_B CRESETB;
    INPUT  : POR_TEST EXT_POR_EN;
  END_GLOBAL_PINWIRES

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_cfgdone   CHIP_CFG_DONE;
      OUTPUT : o_init_b    CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb CHIP_RSTB;
      OUTPUT : o_init_emb  INIT_EMB;
    END_GROUP
    GROUP io
      OUTPUT : o_spi_dir         SPI_DIR;
      OUTPUT : o_dedicate_io_enb MODE;
      OUTPUT : o_ext_fp_csn      CS_CCB;
      OUTPUT : o_ext_fp_sclk     SCK_CCB;
      OUTPUT : o_ext_fp_sdo      SO_CCB;
      OUTPUT : o_io_update       CFG_EN;
      OUTPUT : o_io_dev_oe       GHIZ;
      OUTPUT : o_io_cf_clk       IO_CLK;
      OUTPUT : o_io_read_en      IO_READ_EN;
      OUTPUT : o_io_shift        IO_SHIFT;
      OUTPUT : o_io_porb         PORB;
      OUTPUT : o_io_shiftin      SHIFT_IN;
      INPUT  : i_io_rdata        IO_RDATA;
    END_GROUP
    GROUP osc_por
      INPUT  : i_sysclk       CLKOSC_CCB;
      INPUT  : i_reset_n      PORB_CCB;
      OUTPUT : o_osc_por_down STDBY;
    END_GROUP
    GROUP DUAL_IO_INPUT
      INPUT : i_ext_fp_sdi  X11_Y0_SLICE_IO03_O;
      INPUT : i_ext_fp_csn  X12_Y0_SLICE_IO00_O;
      INPUT : i_ext_fp_sclk X12_Y0_SLICE_IO02_O;
      INPUT : im_cbsel      {X6_Y1_SLICE_IO03_O\,X6_Y1_SLICE_IO02_O};
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 10;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
  END_CCB

  IO_CHAIN
    CHAIN DEDICATE_IN 0
    END_CHAIN
    CHAIN DEDICATE_OUT 1
    END_CHAIN
    CHAIN DEDICATE_OPENDRAIN 2
    END_CHAIN
    CHAIN SINGLE 3
      // Config name : default_in default_out
      CFG_OPEN_DRAIN : 1'b0  1'b0;
      CFG_PDRCTRL    : 2'b01 2'b01;
      CFG_KEEP       : 2'b00 2'b01;
    END_CHAIN
    ALIAS : NC_SINGLE SINGLE;
    ALIAS : SINGLE_D0 SINGLE 4; // Dual purpose input
    ALIAS : SINGLE_D1 SINGLE 5; // Dual purpose output
    ALIAS : SINGLE_D2 SINGLE 6; // Dual purpose inout
    ALIAS : SINGLE_D3 SINGLE 7; // Dual purpose inout with open drain
  END_IO_CHAIN

  IO IOS0
    DIRECTION  : S;
    DIMENSION  : 0 1 2 1;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : ;
      IOTILE : ;
      IOTILE : 0 PIN_1 IOBANK2 SINGLE, 2 PIN_2, IOBANK2, SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS1
    DIRECTION  : S;
    DIMENSION  : 4 1 7 1;
    IO_COUNT   : 4 4 4 4;
    GCLK_COUNT : 1 1 1 1;
    PIN_INFO
      IOTILE : 0 PIN_3_GB        IOBANK2 SINGLE,    2 PIN_4  IOBANK2 SINGLE;
      IOTILE : 0 PIN_5_GB        IOBANK2 SINGLE,    1 PIN_6  IOBANK2 SINGLE,       2 PIN_7         IOBANK2 SINGLE,      3 PIN_8         IOBANK2 SINGLE;
      IOTILE : 0 PIN_9_GB        IOBANK2 SINGLE,    1 PIN_10 IOBANK2 SINGLE,       2 PIN_11_CBSEL0 IOBANK2 SINGLE_D0,   3 PIN_12_CBSEL1 IOBANK2 SINGLE_D0;
      IOTILE : 0 PIN_13_GB_CDONE IOBANK2 SINGLE_D3, 1 CDONE  IOBANK2 DEDICATE_OUT, 2 CRESET_B      IOBANK2 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOS2
    DIRECTION : S;
    DIMENSION : 9 0 9 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_14 IOBANK2 SINGLE, 3 PIN_15 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS3
    DIRECTION : S;
    DIMENSION : 11 0 12 0;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 PIN_16_SDO IOBANK0 SINGLE_D1, 3 PIN_17_SDI IOBANK0 SINGLE_D0;
      IOTILE : 0 PIN_18_SS  IOBANK0 SINGLE_D2, 2 PIN_19_SCK IOBANK0 SINGLE_D2;
    END_PIN_INFO
  END_IO
  IO ION0
    DIRECTION  : N;
    DIMENSION  : 0 9 2 9;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_40 IOBANK0 SINGLE, 2 PIN_39 IOBANK0 SINGLE;
      IOTILE : 1 PIN_38 IOBANK0 SINGLE, 3 PIN_37 IOBANK0 SINGLE;
      IOTILE : 0 PIN_36 IOBANK0 SINGLE, 2 PIN_35 IOBANK0 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION1
    DIRECTION  : N;
    DIMENSION  : 4 9 9 9;
    IO_COUNT   : 4 4 4 4 4 4;
    GCLK_COUNT : 1 1 1 1 0 0;
    PIN_INFO
      IOTILE : 0 PIN_34_GB IOBANK0 SINGLE,      2 PIN_33 IOBANK0 SINGLE;
      IOTILE : 0 PIN_32_GB IOBANK0 SINGLE,      1 PIN_31 IOBANK0 SINGLE,      2 PIN_30 IOBANK0 SINGLE,       3 PIN_29 IOBANK0 SINGLE;
      IOTILE : 0 PIN_28_GB IOBANK0 SINGLE,      2 PIN_27 IOBANK0 SINGLE;
      IOTILE : 0 PIN_26_GB IOBANK0 SINGLE,      1 TDI    IOBANK0 DEDICATE_IN, 2 TCK    IOBANK0 DEDICATE_IN,  3 PIN_25 IOBANK0 SINGLE;
      IOTILE : 0 PIN_24    IOBANK0 SINGLE,      1 TMS    IOBANK0 DEDICATE_IN, 2 TDO    IOBANK0 DEDICATE_OUT, 3 PIN_23 IOBANK0 SINGLE;
      IOTILE : 0 POR_TEST  IOBANK0 DEDICATE_IN, 1 PIN_22 IOBANK0 SINGLE,      3 PIN_21 IOBANK0 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION2
    DIRECTION  : N;
    DIMENSION  : 11 9 12 9;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 PIN_20 IOBANK0 SINGLE;
      IOTILE : ;
    END_PIN_INFO
  END_IO

  BB BOOT_PLL
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : BOOT;
    DIMENSION   : 8 1 8 1;
    HAS_SRAM    : YES;
    GCLK_OUTPUT : UFM_GCLK0 SLICE_UFM_GDDD IO_GCLK_IN;
    PIN_INFO
      DIRECTION : N;
      INPUT  : i_boot;
      INPUTS : im_vector_sel 2;
      INPUT  : i_osc_enb;
      OUTPUT : o_osc;
      BYPASSED_OUTPUT : lock SLICE_UFM_GDDD PLL_LOCK;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : E;
      BYPASSED_INPUT : pllen  SLICE_UFM_GDDD PLLX_PLLEN;
      BYPASSED_INPUT : resetn SLICE_UFM_GDDD PLLX_RESETN;
      BYPASSED_INPUT : clkout0en SLICE_UFM_GDDD PLLX_CLKOUT0EN;
      BYPASSED_INPUT : clkout1en SLICE_UFM_GDDD PLLX_CLKOUT1EN;
      BYPASSED_INPUT : clkout2en SLICE_UFM_GDDD PLLX_CLKOUT2EN;
      BYPASSED_INPUT : clkout3en SLICE_UFM_GDDD PLLX_CLKOUT3EN;
    END_PIN_INFO
  END_BB

  BB PLL
    TILE_TYPE : PLLTILE;
    CELL_TYPE  : PLLX;
    DIMENSION : 1 0 1 0;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 SEAM6 SEAM7 SEAM_PIN0 SEAM_PIN2 SEAM_PIN4;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 SEAM6 SEAM7;
    TERM_INPUT : pllen;
    TERM_INPUT : resetn;
    TERM_INPUT : clkout0en;
    TERM_INPUT : clkout1en;
    TERM_INPUT : clkout2en;
    TERM_INPUT : clkout3en;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    TERM_OUTPUT : lock;

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll_read_en READ_EN ;
      CHAIN_INPUT  : o_pll_update  UPDATE  ;
      CHAIN_INPUT  : o_pll_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll_porb    PORB    ;
      CHAIN_OUTPUT : i_pll_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_PllClkFbMUX  1'b0;
      CHAIN_BITS : CFG_SELCLK_G3    3'b0;
      CHAIN_BITS : CFG_SELCLK_G4    3'b0;
      CHAIN_BITS : CFG_CLK_EN3      1'b0;
      CHAIN_BITS : CFG_M_G3         6'b0;
      CHAIN_BITS : CFG_CLK_EN4      1'b0;
      CHAIN_BITS : CFG_M_G4         6'b0;
      CHAIN_BITS : CFG_DLYNUM_G3    6'b0;
      CHAIN_BITS : CFG_DLYNUM_G4    6'b0;
      CHAIN_BITS : CFG_DLYNUM_G1    6'b0;
      CHAIN_BITS : CFG_CLK_EN2      1'b0;
      CHAIN_BITS : CFG_M_G2         6'b0;
      CHAIN_BITS : CFG_CLK_EN1      1'b0;
      CHAIN_BITS : CFG_M_G1         6'b0;
      CHAIN_BITS : CFG_M_M          6'b0;
      CHAIN_BITS : CFG_M_N          6'b0;
      CHAIN_BITS : CFG_PllSeamMUX1  3'b0;
      CHAIN_BITS : CFG_PllSeamMUX0  3'b0;
      CHAIN_BITS : CFG_DLYNUM_G2    6'b0;
      CHAIN_BITS : CFG_PllIntFbMUX  2'b0;
      CHAIN_BITS : CFG_SELCLK_G2    3'b0;
      CHAIN_BITS : CFG_SELCLK_G1    3'b0;
      CHAIN_BITS : CFG_CP           3'b010;
      CHAIN_BITS : CFG_RREF         2'b01;
      CHAIN_BITS : CFG_RVI          2'b01;
      CHAIN_BITS : CFG_PllClkInMUX  2'b0;
      CHAIN_BITS : CFG_RLPF         2'b01;
      CHAIN_BITS : CFG_PLL_EN_FLAG  1'b1;
    END_CONFIG_CHAIN
  END_BB

  BB BB0
    TILE_TYPE : EmptyTILE;
    DIMENSION : 3 1 3 1;
  END_BB

  BB PLL_CCB
    TILE_TYPE : EmptyTILE;
    DIMENSION : 2 0 8 0;
  END_BB

  BB POR_TOP
    TILE_TYPE : EmptyTILE;
    DIMENSION : 10 0 10 0;
    TERM_INPUT  : STDBY;
    TERM_INPUT  : CRESETB;
    TERM_INPUT  : EXT_POR_EN;
    TERM_OUTPUT : CLKOSC_CCB;
    TERM_OUTPUT : PORB_CCB;
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 13 9;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP AG1200NP
  MASTER    : AG1200;
  IsHidden  : YES;
  CHARACTER : SMIC055D_NPV0;
END_CHIP

CHIP AG1200LP
  MASTER    : AG1200;
  IsHidden  : YES;
  CHARACTER : SMIC055D_LPV0;
END_CHIP

CHIP AG1280Q48
  MASTER     : AG1200LP;
  IsHidden   : NO;
  StartPin   : PIN_22;
  FirstPin   : PIN_11;
  SpiSignatureStart : 0; // in frames
  SpiSignatureEnd   : 199; // This frame is not included in signature
  SpiSignatureCheck : 299;

  IO IOS0
    DIRECTION  : S;
    DIMENSION  : 0 1 2 1;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : ;
      IOTILE : ;
      IOTILE : 0 PIN_11 IOBANK2 SINGLE, 2 PIN_12, IOBANK2, SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS1
    DIRECTION  : S;
    DIMENSION  : 4 1 7 1;
    IO_COUNT   : 4 4 4 4;
    GCLK_COUNT : 1 1 1 1;
    PIN_INFO
      IOTILE : 0 PIN_13 IOBANK2 SINGLE,    2 PIN_14 IOBANK2 SINGLE;
      IOTILE : 0 PIN_15 IOBANK2 SINGLE,    1 PIN_16 IOBANK2 SINGLE,       2 PIN_17   IOBANK2 SINGLE,      3 PIN_18 IOBANK2 SINGLE;
      IOTILE : 0 PIN_19 IOBANK2 SINGLE,    1 PIN_20 IOBANK2 SINGLE,       2 PIN_22   IOBANK2 SINGLE_D0,   3 PIN_23 IOBANK2 SINGLE_D0;
      IOTILE : 0 PIN_9  IOBANK2 SINGLE_D3, 1 CDONE  IOBANK2 DEDICATE_OUT, 2 CRESET_B IOBANK2 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOS2
    DIRECTION : S;
    DIMENSION : 9 0 9 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 NC_14 IOBANK2 NC_SINGLE, 3 PIN_25 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS3
    DIRECTION : S;
    DIMENSION : 11 0 12 0;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 NC_16_SDO IOBANK0 SINGLE_D1, 3 NC_17_SDI IOBANK0 SINGLE_D0;
      IOTILE : 0 NC_18_SS  IOBANK0 SINGLE_D2, 2 NC_19_SCK IOBANK0 SINGLE_D2;
    END_PIN_INFO
  END_IO
  IO ION0
    DIRECTION  : N;
    DIMENSION  : 0 9 2 9;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_4 IOBANK0 SINGLE, 2 PIN_3  IOBANK0 SINGLE;
      IOTILE : 1 PIN_5 IOBANK0 SINGLE, 3 PIN_2  IOBANK0 SINGLE;
      IOTILE : 0 PIN_1 IOBANK0 SINGLE, 2 PIN_48 IOBANK0 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION1
    DIRECTION  : N;
    DIMENSION  : 4 9 9 9;
    IO_COUNT   : 4 4 4 4 4 4;
    GCLK_COUNT : 1 1 1 1 0 0;
    PIN_INFO
      IOTILE : 0 PIN_46   IOBANK0 SINGLE,      2 PIN_45  IOBANK0 SINGLE;
      IOTILE : 0 PIN_44   IOBANK0 SINGLE,      1 PIN_43  IOBANK0 SINGLE,      2 PIN_42  IOBANK0 SINGLE,       3 NC_29 IOBANK0 NC_SINGLE;
      IOTILE : 0 PIN_41   IOBANK0 SINGLE,      2 PIN_6   IOBANK0 SINGLE;
      IOTILE : 0 TDI      IOBANK0 NC_SINGLE,   1 INT_TDI IOBANK0 DEDICATE_IN, 2 INT_TCK IOBANK0 DEDICATE_IN,  3 TCK   IOBANK0 NC_SINGLE;
      IOTILE : 0 TMS      IOBANK0 NC_SINGLE,   1 INT_TMS IOBANK0 DEDICATE_IN, 2 INT_TDO IOBANK0 DEDICATE_OUT, 3 TDO   IOBANK0 NC_SINGLE;
      IOTILE : 0 POR_TEST IOBANK0 DEDICATE_IN, 1 DATAOUT IOBANK0 SINGLE,      3 NC_21   IOBANK0 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO ION2
    DIRECTION  : N;
    DIMENSION  : 11 9 12 9;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 nCS IOBANK0 SINGLE;
      IOTILE : ;
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT  : i_tck INT_TCK;
      INPUT  : i_tms INT_TMS;
      INPUT  : i_tdi INT_TDI;
      OUTPUT : o_tdo INT_TDO;
    END_GROUP
  END_CCB

END_CHIP

CHIP AG1280Q32
  MASTER     : AG1200LP;
  IsHidden   : NO;
  SpiSignatureStart : 0; // in frames
  SpiSignatureEnd   : 199; // This frame is not included in signature
  SpiSignatureCheck : 299;
  StartPin   : NC_11_CBSEL0;
  FirstPin   : PIN_8;

  IO IOS0
    DIRECTION  : S;
    DIMENSION  : 0 1 2 1;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : ;
      IOTILE : ;
      IOTILE : 0 PIN_8 IOBANK2 SINGLE, 2 PIN_9, IOBANK2, SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS1
    DIRECTION  : S;
    DIMENSION  : 4 1 7 1;
    IO_COUNT   : 4 4 4 4;
    GCLK_COUNT : 1 1 1 1;
    PIN_INFO
      IOTILE : 0 PIN_10 IOBANK2 SINGLE,    2 PIN_11 IOBANK2 SINGLE;
      IOTILE : 0 PIN_12 IOBANK2 SINGLE,    1 NC_6   IOBANK2 NC_SINGLE,    2 NC_7         IOBANK2 NC_SINGLE,   3 NC_8         IOBANK2 NC_SINGLE;
      IOTILE : 0 PIN_13 IOBANK2 SINGLE,    1 PIN_14 IOBANK2 SINGLE,       2 NC_11_CBSEL0 IOBANK2 SINGLE_D0,   3 NC_12_CBSEL1 IOBANK2 SINGLE_D0;
      IOTILE : 0 PIN_6  IOBANK2 SINGLE_D3, 1 CDONE  IOBANK2 DEDICATE_OUT, 2 CRESET_B     IOBANK2 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOS2
    DIRECTION : S;
    DIMENSION : 9 0 9 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 NC_14 IOBANK2 NC_SINGLE, 3 NC_15 IOBANK2 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS3
    DIRECTION : S;
    DIMENSION : 11 0 12 0;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 NC_16_SDO IOBANK0 SINGLE_D1, 3 NC_17_SDI IOBANK0 SINGLE_D0;
      IOTILE : 0 NC_18_SS  IOBANK0 SINGLE_D2, 2 NC_19_SCK IOBANK0 SINGLE_D2;
    END_PIN_INFO
  END_IO
  IO ION0
    DIRECTION  : N;
    DIMENSION  : 0 9 2 9;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_2 IOBANK0 SINGLE, 2 PIN_1 IOBANK0 SINGLE;
      IOTILE : 1 PIN_3 IOBANK0 SINGLE, 3 NC_37 IOBANK0 NC_SINGLE;
      IOTILE : 0 NC_36 IOBANK0 NC_SINGLE, 2 NC_35 IOBANK0 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO ION1
    DIRECTION  : N;
    DIMENSION  : 4 9 9 9;
    IO_COUNT   : 4 4 4 4 4 4;
    GCLK_COUNT : 1 1 1 1 0 0;
    PIN_INFO
      IOTILE : 0 NC_34_GB IOBANK0 NC_SINGLE,   2 NC_33   IOBANK0 NC_SINGLE;
      IOTILE : 0 PIN_31   IOBANK0 SINGLE,      1 NC_31   IOBANK0 NC_SINGLE,   2 NC_30   IOBANK0 NC_SINGLE,    3 NC_29 IOBANK0 NC_SINGLE;
      IOTILE : 0 NC_28_GB IOBANK0 NC_SINGLE,   2 NC_27   IOBANK0 NC_SINGLE;
      IOTILE : 0 TDI      IOBANK0 NC_SINGLE,   1 INT_TDI IOBANK0 DEDICATE_IN, 2 INT_TCK IOBANK0 DEDICATE_IN,  3 TCK   IOBANK0 NC_SINGLE;
      IOTILE : 0 TMS      IOBANK0 NC_SINGLE,   1 INT_TMS IOBANK0 DEDICATE_IN, 2 INT_TDO IOBANK0 DEDICATE_OUT, 3 TDO   IOBANK0 NC_SINGLE;
      IOTILE : 0 POR_TEST IOBANK0 DEDICATE_IN, 1 DATAOUT IOBANK0 SINGLE,      3 NC_21   IOBANK0 NC_SINGLE;
    END_PIN_INFO
  END_IO
  IO ION2
    DIRECTION  : N;
    DIMENSION  : 11 9 12 9;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 nCS IOBANK0 SINGLE;
      IOTILE : ;
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT  : i_tck INT_TCK;
      INPUT  : i_tms INT_TMS;
      INPUT  : i_tdi INT_TDI;
      OUTPUT : o_tdo INT_TDO;
    END_GROUP
  END_CCB

END_CHIP

CHIP AG1KLPQ48
  MASTER     : AG1200LP;
  IsHidden   : NO;
  StartPin   : PIN_22;
  FirstPin   : PIN_11;
  SpiSignatureStart : 0; // in frames
  SpiSignatureEnd   : 199; // This frame is not included in signature
  SpiSignatureCheck : 299;

  IO IOS0
    DIRECTION  : S;
    DIMENSION  : 0 1 2 1;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : ;
      IOTILE : ;
      IOTILE : 0 PIN_11 IOBANK2 SINGLE, 2 PIN_12, IOBANK2, SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS1
    DIRECTION  : S;
    DIMENSION  : 4 1 7 1;
    IO_COUNT   : 4 4 4 4;
    GCLK_COUNT : 1 1 1 1;
    PIN_INFO
      IOTILE : 0 PIN_13 IOBANK2 SINGLE,    2 PIN_14 IOBANK2 SINGLE;
      IOTILE : 0 PIN_15 IOBANK2 SINGLE,    1 PIN_16 IOBANK2 SINGLE,       2 PIN_17   IOBANK2 SINGLE,      3 PIN_18 IOBANK2 SINGLE;
      IOTILE : 0 PIN_19 IOBANK2 SINGLE,    1 PIN_20 IOBANK2 SINGLE,       2 PIN_22   IOBANK2 SINGLE_D0,   3 PIN_23 IOBANK2 SINGLE_D0;
      IOTILE : 0 PIN_9  IOBANK2 SINGLE_D3, 1 CDONE  IOBANK2 DEDICATE_OUT, 2 CRESET_B IOBANK2 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOS2
    DIRECTION : S;
    DIMENSION : 9 0 9 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_25 IOBANK2 SINGLE, 3 PIN_26 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS3
    DIRECTION : S;
    DIMENSION : 11 0 12 0;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 PIN_27 IOBANK0 SINGLE_D1, 3 PIN_32 IOBANK0 SINGLE_D0;
      IOTILE : 0 PIN_29 IOBANK0 SINGLE_D2, 2 PIN_31 IOBANK0 SINGLE_D2;
    END_PIN_INFO
  END_IO
  IO ION0
    DIRECTION  : N;
    DIMENSION  : 0 9 2 9;
    IO_COUNT   : 4 4 4;
    GCLK_COUNT : 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_4 IOBANK0 SINGLE, 2 PIN_3  IOBANK0 SINGLE;
      IOTILE : 1 PIN_5 IOBANK0 SINGLE, 3 PIN_2  IOBANK0 SINGLE;
      IOTILE : 0 PIN_1 IOBANK0 SINGLE, 2 PIN_48 IOBANK0 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION1
    DIRECTION  : N;
    DIMENSION  : 4 9 9 9;
    IO_COUNT   : 4 4 4 4 4 4;
    GCLK_COUNT : 1 1 1 1 0 0;
    PIN_INFO
      IOTILE : 0 PIN_46   IOBANK0 SINGLE,      2 PIN_45 IOBANK0 SINGLE;
      IOTILE : 0 PIN_44   IOBANK0 SINGLE,      1 PIN_43 IOBANK0 SINGLE,      2 PIN_42 IOBANK0 SINGLE,       3 PIN_41 IOBANK0 SINGLE;
      IOTILE : 0 PIN_40   IOBANK0 SINGLE,      2 PIN_6  IOBANK0 SINGLE;
      IOTILE : 0 PIN_39   IOBANK0 SINGLE,      1 TDI    IOBANK0 DEDICATE_IN, 2 TCK    IOBANK0 DEDICATE_IN,  3 PIN_38 IOBANK0 SINGLE;
      IOTILE : 0 PIN_33   IOBANK0 SINGLE,      1 TMS    IOBANK0 DEDICATE_IN, 2 TDO    IOBANK0 DEDICATE_OUT, 3 PIN_37 IOBANK0 SINGLE;
      IOTILE : 0 POR_TEST IOBANK0 DEDICATE_IN, 1 PIN_36 IOBANK0 SINGLE,      3 PIN_35 IOBANK0 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION2
    DIRECTION  : N;
    DIMENSION  : 11 9 12 9;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 1 PIN_34 IOBANK0 SINGLE;
      IOTILE : ;
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT  : i_tck INT_TCK;
      INPUT  : i_tms INT_TMS;
      INPUT  : i_tdi INT_TDI;
      OUTPUT : o_tdo INT_TDO;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG3K
  IsHidden     : YES;
  FAMILY       : AG;
  CHARACTER    : SMIC055D_LPV0;
  SIZE         : 23 10;
  DeviceID     : 0x00300010;
  ConfigSuffix : _bram;
  GclkInverted : NO;
  FlashType    : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 4;
  FlashCrc     : Yes;
  StartPin     : PIN_11;
  FirstPin     : PIN_1;
  SEAM_COUNT   : 8;
  IO_TYPE      : RIO;

  LOGIC ZLOGIC0
    DIMENSION : 0 1 21 8;
    SIZE : -1;
    SLICE_RAM : SRAM;
  END_LOGIC

  LOGIC ROGIC0
    TILE_TYPE : RogicTILE;
    DIMENSION : 22 1 22 7;
    SIZE : 7;
  END_LOGIC

  LOGIC BRAM0
    TILE_TYPE : BramTILE;
    CELL_TYPE : BRAM;
    DIMENSION : 5 5 5 8;
    SIZE : 4;
  END_LOGIC

  LOGIC BRAM1
    TILE_TYPE : BramTILE;
    CELL_TYPE : BRAM;
    DIMENSION : 16 1 16 8;
    SIZE : 8;
  END_LOGIC

  LOGIC MULT0
    TILE_TYPE : MultTILE;
    CELL_TYPE  : MULT;
    DIMENSION : 5 2 5 4;
    SIZE : 3;
  END_LOGIC

  LOGIC I2C
    TILE_TYPE  : IPTILE;
    CELL_TYPE  : I2C;
    DIMENSION  : 20 1 21 1;
    SIZE : 2;
  END_LOGIC

  LOGIC SPI
    TILE_TYPE  : IPTILE;
    CELL_TYPE  : SPI;
    DIMENSION  : 0 2 1 2;
    SIZE : 2;
  END_LOGIC

  BB SPI_EMPTY
    TILE_TYPE : EmptyTILE;
    DIMENSION : 0 1 1 1;
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 SEAM_PIN 0 SEAM_PIN 2 SEAM_PIN 4 UFM_GCLK0;
    TO_TERMS   : SEAM 0 SEAM_PIN 0 SEAM_PIN 2 SEAM_PIN 4 UFM_GCLK0;
    FROM_GRID  : Default 0;
    TO_GRIDS   : ALL 0;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout0en clkout1en clkout2en clkout3en pllen resetn lock;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout0en clkout1en clkout2en clkout3en pllen resetn lock;
    FROM_GRID  : Default 0;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  GLOBAL_PINWIRES
    OUTPUT : CDONE    CHIP_CFG_DONE;
    INPUT  : CRESET_B CRESETB;
    INPUT  : POR_TEST EXT_POR_EN;
    INPUT  : VIP_IRIP vip0;
    INPUT  : VIN_IRIP vin0;
  END_GLOBAL_PINWIRES

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_init_b    CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb CHIP_RSTB;
      OUTPUT : o_init_emb  INIT_EMB;
    END_GROUP
    GROUP io_global
      OUTPUT : o_cfgdone CHIP_CFG_DONE;
    END_GROUP
    GROUP io
      OUTPUT : o_spi_dir         SPI_DIR;
      OUTPUT : o_dedicate_io_enb MODE;
      OUTPUT : o_ext_fp_csn      CS_CCB;
      OUTPUT : o_ext_fp_sclk     SCK_CCB;
      OUTPUT : o_ext_fp_sdo      SO_CCB;
      OUTPUT : o_io_update       CFG_EN;
      OUTPUT : o_io_dev_oe       GHIZ;
      OUTPUT : o_io_cf_clk       IO_CLK;
      OUTPUT : o_io_read_en      IO_READ_EN;
      OUTPUT : o_io_shift        IO_SHIFT;
      OUTPUT : o_io_porb         PORB;
      OUTPUT : o_io_shiftin      SHIFT_IN;
      INPUT  : i_io_rdata        IO_RDATA;
    END_GROUP
    GROUP osc_por
      INPUT  : i_sysclk       CLKOSC_CCB;
      INPUT  : i_reset_n      RSTN_CCB;
      INPUT  : i_por_rstn     PORB_CCB;
      OUTPUT : o_osc_por_down STDBY;
    END_GROUP
    GROUP DUAL_IO_INPUT
      INPUT : i_ext_fp_sdi  X13_Y0_SLICE_IO01_O;
      INPUT : i_ext_fp_csn  X14_Y0_SLICE_IO02_O;
      INPUT : i_ext_fp_sclk X15_Y0_SLICE_IO03_O;
      INPUT : im_cbsel      2'b00;
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 10;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
  END_CCB

  IO_CHAIN
    CHAIN DEDICATE_IN 0
    END_CHAIN
    CHAIN DEDICATE_OUT 1
    END_CHAIN
    CHAIN DEDICATE_OPENDRAIN 2
    END_CHAIN
    CHAIN SINGLE 3
      // Config name : default_in default_out
      CFG_OPEN_DRAIN : 1'b0  1'b0;
      CFG_PDRCTRL    : 2'b01 2'b01;
      CFG_KEEP       : 2'b00 2'b10;
    END_CHAIN
    ALIAS : SINGLE_D0 SINGLE 4; // Dual purpose input
    ALIAS : SINGLE_D1 SINGLE 5; // Dual purpose output
    ALIAS : SINGLE_D2 SINGLE 6; // Dual purpose inout
    ALIAS : SINGLE_D3 SINGLE 7; // Dual purpose inout with open drain
    CHAIN DIFFP 8
      // Config name : default_in default_out
      CFG_LVDS_OUT_EN  : 1'b0  1'b0;
      CFG_LVDS_SEL_CUA : 2'b00 2'b00;
      CFG_LVDS_IREF    : 10'b0 10'b0110000000;
      CFG_LVDS_IN_EN   : 1'b0  1'b0;
    END_CHAIN
    CHAIN DIFFN 9
    END_CHAIN
    ALIAS : SINGLEP    SINGLE 10;
    ALIAS : SINGLEN    SINGLE 11;
    ALIAS : OPEN_DRAIN SINGLE 12;
    CHAIN SINK 13
      CFG_DUMMY     : 2'b00    : 2'b00;
      CFG_IRBIAS    : 5'b00000 : 5'b01010;
      CFG_IRDRV_CUA : 4'b0000  : 4'b1111;
      CFG_IRDRV_EN  : 1'b0     : 1'b0;
    END_CHAIN
    CHAIN RGB 14
      CFG_DUMMY      : 1'b00    : 1'b00;
      CFG_RGBDRV_CUA : 3'b000   : 3'b111;
      CFG_RGBBIAS    : 5'b00000 : 5'b01100;
      CFG_RGBDRV_EN  : 1'b0     : 1'b0;
    END_CHAIN
    CHAIN DUMMY 15
    END_CHAIN
  END_IO_CHAIN

  IO IOS0
    DIRECTION  : S;
    DIMENSION  : 2 1 2 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 PIN_1 IOBANK2 SINGLEP, 1 PIN_1 IOBANK2 DIFFP, 2 PIN_2 IOBANK2 DIFFN, 3 PIN_2 IOBANK2 SINGLEN;
    END_PIN_INFO
  END_IO
  IO IOS1
    DIRECTION  : S;
    DIMENSION  : 3 1 4 1;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 0 PIN_3 IOBANK2 SINGLE, 1 TCK   IOBANK2 DEDICATE_IN, 2 TDI   IOBANK2 DEDICATE_IN, 3 PIN_4 IOBANK2 SINGLE;
      IOTILE : 1 PIN_5 IOBANK2 SINGLE, 2 PIN_6 IOBANK2 SINGLE,      3 PIN_7 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS2
    DIRECTION  : S;
    DIMENSION  : 6 1 9 1;
    IO_COUNT   : 4 4 4 4;
    GCLK_COUNT : 1 1 1 1;
    PIN_INFO
      IOTILE : 0 PIN_8_GB       IOBANK2 SINGLE;
      IOTILE : 0 PIN_9_GB_CDONE IOBANK2 SINGLE_D3, 1 TDO    IOBANK2 DEDICATE_OUT, 2 TMS    IOBANK2 DEDICATE_IN, 3 CRESET_B IOBANK2 DEDICATE_IN;
      IOTILE : 0 PIN_10_GB      IOBANK2 SINGLE,    2 PIN_11 IOBANK2 SINGLE;
      IOTILE : 0 PIN_12_GB      IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS3
    DIRECTION : S;
    DIMENSION : 11 0 15 0;
    IO_COUNT   : 4 4 4 4 4;
    GCLK_COUNT : 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_13     IOBANK2 SINGLE,    1 PIN_14 IOBANK2 SINGLE, 3 POR_TEST IOBANK2 DEDICATE_IN;
      IOTILE : 0 PIN_15_SDO IOBANK0 SINGLE_D1;
      IOTILE : 1 PIN_16_SDI IOBANK0 SINGLE_D0;
      IOTILE : 2 PIN_17_SS  IOBANK0 SINGLE_D2;
      IOTILE : 3 PIN_18_SCK IOBANK0 SINGLE_D2;
    END_PIN_INFO
  END_IO
  IO IOS4
    DIRECTION : S;
    DIMENSION : 17 0 17 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 PIN_19 IOBANK2 SINGLEP, 1 PIN_19 IOBANK2 DIFFP, 2 PIN_20 IOBANK2 DIFFN, 3 PIN_20 IOBANK2 SINGLEN;
    END_PIN_INFO
  END_IO
  IO IOS5
    DIRECTION : S;
    DIMENSION : 18 0 19 0;
    IO_COUNT   : 4 4;
    GCLK_COUNT : 0 0;
    PIN_INFO
      IOTILE : 2 PIN_21 IOBANK2 SINGLE;
      IOTILE : 3 PIN_22 IOBANK2 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION0
    DIRECTION  : N;
    DIMENSION  : 0 9 4 9;
    IO_COUNT   : 4 4 4 4 4;
    GCLK_COUNT : 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_34_RGB IOBANK0 OPEN_DRAIN, 1 PIN_34_RGB IOBANK0 RGB, 2 PIN_34_RGB IOBANK0 DUMMY;
      IOTILE : 0 PIN_33_RGB IOBANK0 OPEN_DRAIN, 1 PIN_33_RGB IOBANK0 RGB, 2 PIN_33_RGB IOBANK0 DUMMY;
      IOTILE : 0 PIN_32_RGB IOBANK0 OPEN_DRAIN, 1 PIN_32_RGB IOBANK0 RGB, 2 PIN_32_RGB IOBANK0 DUMMY;
      IOTILE : 1 PIN_31 IOBANK0 SINGLE;
      IOTILE : 3 PIN_30 IOBANK0 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION1
    DIRECTION  : N;
    DIMENSION  : 6 9 15 9;
    IO_COUNT   : 4 4 4 4 4 4 4 4 4 4;
    GCLK_COUNT : 1 1 1 1 0 0 0 0 0 0;
    PIN_INFO
      IOTILE : 0 PIN_29_GB   IOBANK0 SINGLE;
      IOTILE : 0 PIN_28_GB   IOBANK0 SINGLE;
      IOTILE : 0 PIN_27_GB   IOBANK0 SINGLE;
      IOTILE : 0 PIN_26_GB   IOBANK0 SINGLE;
      IOTILE : 2 PIN_25      IOBANK0 SINGLE;
      IOTILE : 0 PIN_24_SINK IOBANK0 OPEN_DRAIN, 1 PIN_24_SINK IOBANK0 SINK, 2 PIN_24_SINK IOBANK0 DUMMY;
      IOTILE : 0 PIN_23_SINK IOBANK0 OPEN_DRAIN, 1 PIN_23_SINK IOBANK0 SINK, 2 PIN_23_SINK IOBANK0 DUMMY;
      IOTILE : ;
      IOTILE : ;
      IOTILE : ;
    END_PIN_INFO
  END_IO
  IO IRIP
    DIRECTION : N;
    DIMENSION : 22 9 22 9;
    DEDICATE  : YES;
    IO_COUNT  : 3;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 VIP_IRIP IOBANK0 DEDICATE_IN, 1 VIN_IRIP IOBANK0 DEDICATE_IN;
    END_PIN_INFO
  END_IO

  BB BOOT_PLL
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : BOOT;
    DIMENSION   : 10 1 10 1;
    HAS_SRAM    : YES;
    GCLK_OUTPUT : UFM_GCLK0 SLICE_UFM_GDDD IO_GCLK_IN;
    PIN_INFO
      DIRECTION : N;
      INPUT  : i_boot;
      INPUTS : im_vector_sel 2;
      INPUT  : i_osc_enb;
      OUTPUT : o_osc;
      BYPASSED_OUTPUT : lock SLICE_UFM_GDDD PLL_LOCK;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : E;
      BYPASSED_INPUT : pllen  SLICE_UFM_GDDD PLLX_PLLEN;
      BYPASSED_INPUT : resetn SLICE_UFM_GDDD PLLX_RESETN;
      BYPASSED_INPUT : clkout0en SLICE_UFM_GDDD PLLX_CLKOUT0EN;
      BYPASSED_INPUT : clkout1en SLICE_UFM_GDDD PLLX_CLKOUT1EN;
      BYPASSED_INPUT : clkout2en SLICE_UFM_GDDD PLLX_CLKOUT2EN;
      BYPASSED_INPUT : clkout3en SLICE_UFM_GDDD PLLX_CLKOUT3EN;
    END_PIN_INFO
  END_BB

  BB IRDA
    TILE_TYPE   : UFMTILE;
    CELL_TYPE   : IRDA;
    PIN_STYLE   : CellInTile;
    DIMENSION   : 22 8 22 8;
    HAS_SRAM    : YES;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 2;
      CHAIN_PREFIX : IRDA;
      CHAIN_INPUT  : o_irip_shift   SHIFT   ;
      CHAIN_INPUT  : o_irip_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_irip_read_en READ_EN ;
      CHAIN_INPUT  : o_irip_update  UPDATE  ;
      CHAIN_INPUT  : o_irip_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_irip_porb    PORB    ;
      CHAIN_OUTPUT : i_irip_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_IRIP_EN         1'b1;
      CHAIN_BITS : CLK_SEL_SYS         1'b0;
      CHAIN_BITS : CLK_DIV_CMP_SYS     3'b010;
      CHAIN_BITS : CLK_DIV_SYS         3'b010;
      CHAIN_BITS : PU_HYSTER_SYS       1'b0;
      CHAIN_BITS : REG_BYPASS_SYS      1'b0;
      CHAIN_BITS : OUTPUT_SEL_SYS      1'b0;
      CHAIN_BITS : CAL_READY_REG_SYS   1'b0;
      CHAIN_BITS : CAL_READY_DR_SYS    1'b0;
      CHAIN_BITS : CAL_TIME_SYS        2'b10;
      CHAIN_BITS : CAL_DELAY_SYS       2'b10;
      CHAIN_BITS : CAL_SPEED_SYS       2'b10;
      CHAIN_BITS : DC_ACC_GAIN_SYS     3'b001;
      CHAIN_BITS : BYPASS_DC_CALC_SYS  1'b0;
      CHAIN_BITS : DC_TIME_SEL_SYS     3'b0;
      CHAIN_BITS : REG_VBIT_SYS        2'b01;
      CHAIN_BITS : RX_CAL_BIT_SYS      8'b10000000;
      CHAIN_BITS : RX_CAL_BIT_DR_SYS   1'b0;
      CHAIN_BITS : RX_DC_POLARITY_SYS  1'b0;
      CHAIN_BITS : RX_CAL_POLARITY_SYS 1'b0;
      CHAIN_BITS : DC_GAIN_SYS         5'b10000;
      CHAIN_BITS : DAC_GAIN_SYS        2'b01;
      CHAIN_BITS : DAC_RANGE_SYS       2'b01;
      CHAIN_BITS : PGA_CAP_BIT_SYS     4'b1000;
      CHAIN_BITS : PGA_CAP_EN_SYS      1'b0;
      CHAIN_BITS : PGA_CAL_MODE_SYS    1'b0;
      CHAIN_BITS : PGA_GAIN2_SYS       2'b01;
      CHAIN_BITS : PGA_GAIN_SYS        3'b100;
      CHAIN_BITS : DIFF_EN_SYS         1'b0;
      CHAIN_BITS : TIA_GAIN_SYS        2'b01;
      CHAIN_BITS : BG_SEL_SYS          1'b0;
    END_CONFIG_CHAIN
    PIN_INFO
      DIRECTION : S;
        INPUT : pu_ivref;
        INPUT : pu_pga;
        INPUT : pu_dac;
        INPUT : tia_reset;
        OUTPUTS: dac_cal_reg 8;
    END_PIN_INFO
    PIN_INFO
      DIRECTION : W;
        INPUT : ir_clk;
        INPUT : ir_reset;
        INPUT : cal_en;
        OUTPUT: irx_data;
        OUTPUT: cal_ready;
    END_PIN_INFO
    TERM_INPUT : vip vin;
  END_BB

  BB PLL
    TILE_TYPE : PLLTILE;
    CELL_TYPE  : PLLX;
    DIMENSION : 5 0 5 0;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 SEAM6 SEAM7 SEAM_PIN0 SEAM_PIN2 SEAM_PIN4;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 SEAM6 SEAM7;
    TERM_INPUT : pllen;
    TERM_INPUT : resetn;
    TERM_INPUT : clkout0en;
    TERM_INPUT : clkout1en;
    TERM_INPUT : clkout2en;
    TERM_INPUT : clkout3en;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    TERM_OUTPUT : lock;

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll_read_en READ_EN ;
      CHAIN_INPUT  : o_pll_update  UPDATE  ;
      CHAIN_INPUT  : o_pll_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll_porb    PORB    ;
      CHAIN_OUTPUT : i_pll_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_PllClkFbMUX  1'b0;
      CHAIN_BITS : CFG_SELCLK_G3    3'b0;
      CHAIN_BITS : CFG_SELCLK_G4    3'b0;
      CHAIN_BITS : CFG_CLK_EN3      1'b0;
      CHAIN_BITS : CFG_M_G3         6'b0;
      CHAIN_BITS : CFG_CLK_EN4      1'b0;
      CHAIN_BITS : CFG_M_G4         6'b0;
      CHAIN_BITS : CFG_DLYNUM_G3    6'b0;
      CHAIN_BITS : CFG_DLYNUM_G4    6'b0;
      CHAIN_BITS : CFG_DLYNUM_G1    6'b0;
      CHAIN_BITS : CFG_CLK_EN2      1'b0;
      CHAIN_BITS : CFG_M_G2         6'b0;
      CHAIN_BITS : CFG_CLK_EN1      1'b0;
      CHAIN_BITS : CFG_M_G1         6'b0;
      CHAIN_BITS : CFG_M_M          6'b0;
      CHAIN_BITS : CFG_M_N          6'b0;
      CHAIN_BITS : CFG_PllSeamMUX1  3'b0;
      CHAIN_BITS : CFG_PllSeamMUX0  3'b0;
      CHAIN_BITS : CFG_DLYNUM_G2    6'b0;
      CHAIN_BITS : CFG_PllIntFbMUX  2'b0;
      CHAIN_BITS : CFG_SELCLK_G2    3'b0;
      CHAIN_BITS : CFG_SELCLK_G1    3'b0;
      CHAIN_BITS : CFG_CP           3'b010;
      CHAIN_BITS : CFG_RREF         2'b01;
      CHAIN_BITS : CFG_RVI          2'b01;
      CHAIN_BITS : CFG_PllClkInMUX  2'b0;
      CHAIN_BITS : CFG_RLPF         2'b01;
      CHAIN_BITS : CFG_PLL_EN_FLAG  1'b1;
    END_CONFIG_CHAIN
  END_BB

  BB BB0
    TILE_TYPE : EmptyTILE;
    DIMENSION : 5 1 5 1;
  END_BB

  BB PLL_CCB0
    TILE_TYPE : EmptyTILE;
    DIMENSION : 0 0 4 0;
  END_BB

  BB PLL_CCB1
    TILE_TYPE : EmptyTILE;
    DIMENSION : 6 0 10 0;
  END_BB

  BB POR_TOP_RST
    TILE_TYPE : EmptyTILE;
    DIMENSION : 16 0 16 0;
    TERM_INPUT  : STDBY;
    TERM_INPUT  : CRESETB;
    TERM_INPUT  : EXT_POR_EN;
    TERM_OUTPUT : CLKOSC_CCB;
    TERM_OUTPUT : RSTN_CCB;
    TERM_OUTPUT : PORB_CCB;
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 22 9;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP AG3KLPQ48
  MASTER   : AG3K;
  IsHidden : NO;
END_CHIP

CHIP ALTA_RDA576_6X6
  IsHidden   : YES;
  FAMILY     : ALTA;
  SIZE       : 9 8;
  DeviceID   : 0x10057610;
  ConfigSuffix : _40;
  GclkInverted : NO;
  FlashType  : ---;
  HasIoChain : NO;
  StartPin   : TDO;
  FirstPin   : TCK;

  LOGIC LOGIC0
    DIMENSION : 1 1 6 6;
    SLICE_RAM : SRAM;
    SIZE : 36;
  END_LOGIC

  LOGIC ROGIC0
    TILE_TYPE : RogicTILE;
    DIMENSION : 7 1 7 6;
    SIZE : 6;
  END_LOGIC

  GLOBAL_TRACKS
    FROM_TERMS : SEAM 0 1;
    FROM_GRID  : Default 0;
    TO_TERMS   : SEAM 0 1;
    TO_GRIDS   : ALL 0;
  END_GLOBAL_TRACKS

  CCB
    // Direction, pin, wire, [width = 1]
    GROUP global
      OUTPUT : o_cfgdone     CHIP_CFG_DONE;
      OUTPUT : o_init_b      CONFIGBIT_INITB;
      OUTPUT : o_chip_rstb   CHIP_RSTB;
    END_GROUP
    GROUP io
      INPUT  : i_sysclk;
      INPUT  : i_reset_n;
    END_GROUP
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
    END_GROUP
   GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 9;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
  END_CCB

  IO INT_IOW
    DIRECTION  : W;
    DIMENSION  : 0 1 0 6;
    IO_COUNT   : 32 32 28 32 32 32;
    GCLK_COUNT : 0  0  2  0  0  0;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO INT_IOWD
    DIRECTION : W;
    DIMENSION : 0 0 0 0;
    DEDICATE  : YES;
    IO_COUNT  : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 0 TMS IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TDO IOBANK1 DEDICATE_OUT;
    END_PIN_INFO
  END_IO
  IO INT_IOS
    DIRECTION  : S;
    DIMENSION  : 1 0 6 0;
    IO_COUNT   : 24 24 24 24 24 24;
    GCLK_COUNT : 0  0  0  0  0  0;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO INT_IOE
    DIRECTION  : E;
    DIMENSION  : 8 1 8 6;
    IO_COUNT   : 32 32 28 32 32 32;
    GCLK_COUNT : 0  0  2  0  0  0;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO INT_ION
    DIRECTION  : N;
    DIMENSION  : 1 7 6 7;
    IO_COUNT   : 24 24 24 24 24 24;
    GCLK_COUNT : 0  0  0  0  0  0;
    PIN_INFO
    END_PIN_INFO
  END_IO

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 8 7;
    BL_MSB_FIRST : 1;
  END_DECODER

END_CHIP

CHIP ALTA_RDA1848
  MASTER       : ALTA_RDA576_6X6;
  IsHidden     : YES;
  DeviceID     : 0x10057620;
  ConfigSuffix : _55;
  StartPin     : TDO;
END_CHIP

CHIP AG10K
  IsHidden     : YES;
  FAMILY       : AG_10K;
  CHARACTER    : SMIC055D_10K_GV0;
  QuartusFamily: Cyclone\ IV\ E;
  SIZE         : 41 25;
  DeviceID     : 0x01000001;
  GclkInverted : NO;
  FlashType    : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 256;
  LzwInfo      : 4 6 58 false;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 10;
  SEAM_REGIONS : 2;
  IO_TYPE      : RIO;
  ConfigSuffix : _agx;
  FlashCrc     : Yes;
  StartPin     : PIN_17P_CLK0;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_110N_DEV_OE;
  DevClrnPin   : PIN_111P_DEV_CLRn;

  CHIP_VAR : CORE_X   38;
  CHIP_VAR : CORE_Y   23;
  CHIP_VAR : ROGIC_X  39;
  CHIP_VAR : MAX_X    40;
  CHIP_VAR : MAX_Y    24;
  CHIP_VAR : BRAM0_X  21;
  CHIP_VAR : MULT0_X  27;
  CHIP_VAR : BRAM1_X  33;
  CHIP_VAR : GCLK_Y0  11;
  CHIP_VAR : GCLK_Y1  12;
  CHIP_VAR : DPCLK_Y0 4;
  CHIP_VAR : DPCLK_Y1 12;
  CHIP_VAR : DPCLK_Y2 9;
  CHIP_VAR : DPCLK_Y3 18;
  CHIP_VAR : DPCLK_X0 3;
  CHIP_VAR : DPCLK_X1 36;
  CHIP_VAR : DPCLK_X2 16;
  CHIP_VAR : DPCLK_X3 36;
  CHIP_VAR : PLLOUT_0 5;
  CHIP_VAR : PLLOUT_1 34;
  CHIP_VAR : WL_L     21;
  CHIP_VAR : WL_R     22;

  CHIP_VAR : CCB_MCU_MIN_X 1;
  CHIP_VAR : CCB_MCU_MAX_X 15;
  CHIP_VAR : MCU_CONN_Y    16;
  CHIP_VAR : CCB_MCU_MIN_Y 17;
  CHIP_VAR : CCB_MCU_MAX_Y 23;

  IO_CHAIN
    CHAIN DEDICATE_IN 0
    END_CHAIN
    CHAIN DEDICATE_OUT 1
    END_CHAIN
    CHAIN DEDICATE_OPENDRAIN 2
    END_CHAIN
    CHAIN SINGLE 3
      // Config name : default_in default_out
      CFG_TRI_INPUT  : 1'b0    1'b0;
      CFG_PULL_UP    : 1'b0    1'b1;
      CFG_SLR        : 1'b0    1'b0;
      CFG_OPEN_DRAIN : 1'b0    1'b0;
      CFG_PDRCTRL    : 4'b0010 4'b0010;
      CFG_KEEP       : 2'b00   2'b00;
    END_CHAIN
    ALIAS : SINGLE_D0 SINGLE 4; // Dual purpose input
    ALIAS : SINGLE_D1 SINGLE 5; // Dual purpose output
    ALIAS : SINGLE_D2 SINGLE 6; // Dual purpose inout
    ALIAS : SINGLE_D3 SINGLE 7; // Dual purpose inout with open drain
    CHAIN DIFFP 8
      // Config name : default_in default_out
      CFG_TRI_INPUT    : 1'b0    1'b0;
      CFG_PULL_UP      : 1'b0    1'b1;
      CFG_SLR          : 1'b0    1'b0;
      CFG_OPEN_DRAIN   : 1'b0    1'b0;
      CFG_PDRCTRL      : 4'b0010 4'b0010;
      CFG_KEEP         : 2'b00   2'b00;
      CFG_LVDS_OUT_EN  : 1'b0    1'b0;
      CFG_LVDS_SEL_CUA : 2'b00   2'b00;
      CFG_LVDS_IREF    : 10'b0   10'b0110000000;
      CFG_LVDS_IN_EN   : 1'b0    1'b0;
    END_CHAIN
    ALIAS : DIFFN SINGLE 9;
    CHAIN PSEUDO_DIFFP 10
      // Config name : default_in default_out
      CFG_TRI_INPUT    : 1'b0    1'b0;
      CFG_PULL_UP      : 1'b0    1'b1;
      CFG_SLR          : 1'b0    1'b0;
      CFG_OPEN_DRAIN   : 1'b0    1'b0;
      CFG_PDRCTRL      : 4'b0010 4'b0010;
      CFG_KEEP         : 2'b00   2'b00;
      CFG_LVDS_IN_EN   : 1'b0    1'b0;
      CFG_LVDS_SEL_CUA : 2'b00   2'b00;
    END_CHAIN
    ALIAS : PSEUDO_DIFFN SINGLE 11;
    ALIAS : DIFFP_D1     DIFFP  12; // Dual purpose diffp output
    ALIAS : DIFFN_D1     DIFFN  13; // Dual purpose diffn output
    ALIAS : DIFFN_D3     DIFFN  14; // Dual purpose diffn open drain
    CHAIN DIFFP_IN 15
      CFG_TRI_INPUT    : 1'b0  1'b0;
      CFG_LVDS_IN_EN   : 1'b0  1'b0;
      CFG_LVDS_SEL_CUA : 2'b00 2'b00;
    END_CHAIN
    CHAIN DIFFN_IN 16
      CFG_TRI_INPUT : 1'b0 1'b0;
    END_CHAIN
  END_IO_CHAIN

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC zLOGIC0
      DIMENSION  : 1 0 $WL_L 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC zLOGIC1
      DIMENSION  : $WL_R 0 $CORE_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    SKIP_Y : 1 $DPCLK_Y0 $GCLK_Y0 $DPCLK_Y1 $MCU_CONN_Y THRU $CCB_MCU_MAX_Y;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 0 PIN_35  IOBANK2 SINGLE,             1 PIN_36      IOBANK2 SINGLE,   3 PIN_37P  IOBANK2 DIFFP,       2 PIN_38N     IOBANK2 DIFFN;
        IOTILE : 0 PIN_30  IOBANK2 SINGLE,             2 PIN_31P     IOBANK2 DIFFP,    1 PIN_32N  IOBANK2 DIFFN,       4 PIN_33      IOBANK2 SINGLE,   5 PIN_34  IOBANK2 SINGLE;
        IOTILE : 1 PIN_26P IOBANK2 DIFFP,              0 PIN_27N     IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_24P IOBANK2 DIFFP,              0 PIN_25N     IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_21P IOBANK2 DIFFP,              0 PIN_22N     IOBANK2 DIFFN,    3 PIN_23   IOBANK2 SINGLE;
        IOTILE : ;
        IOTILE : 0 nSTATUS IOBANK1 DEDICATE_OPENDRAIN, 2 PIN_10      IOBANK1 SINGLE,   3 POR_TEST IOBANK2 DEDICATE_IN, 5 PIN_11P     IOBANK1 DIFFP,    4 PIN_12N IOBANK1 DIFFN;
        IOTILE : 1 PIN_5P  IOBANK1 DIFFP,              0 PIN_6N_ASDO IOBANK1 DIFFN_D1, 2 PIN_7    IOBANK1 SINGLE,      5 PIN_8P_nCSO IOBANK1 DIFFP_D1, 4 PIN_9N  IOBANK1 DIFFN;
        IOTILE : 0 PIN_1   IOBANK1 SINGLE,             1 PIN_2       IOBANK1 SINGLE,   2 PIN_3    IOBANK1 SINGLE,      3 PIN_4       IOBANK1 SINGLE;
      END_PIN_INFO
    END_IO

    SKIP_Y : $DPCLK_Y2 $GCLK_Y1 $DPCLK_Y3 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : ;
        IOTILE : 1 PIN_92             IOBANK5 SINGLE,             0 PIN_93            IOBANK5 SINGLE;
        IOTILE : 1 PIN_94             IOBANK5 SINGLE,             0 PIN_95            IOBANK5 SINGLE;
        IOTILE : 1 PIN_96             IOBANK5 SINGLE,             0 PIN_97            IOBANK5 SINGLE;
        IOTILE : 1 PIN_98N            IOBANK5 DIFFN,              0 PIN_99P           IOBANK5 DIFFP;
        IOTILE : 0 PIN_100            IOBANK5 SINGLE;
        IOTILE : 2 PIN_101N           IOBANK5 DIFFN,              1 PIN_102P          IOBANK5 DIFFP,       0 PIN_103  IOBANK5 SINGLE;
        IOTILE : 2 PIN_104            IOBANK5 SINGLE,             1 PIN_105N          IOBANK5 DIFFN,       0 PIN_106P IOBANK5 DIFFP;
        IOTILE : 1 PIN_110N_DEV_OE    IOBANK5 DIFFN,              0 PIN_111P_DEV_CLRn IOBANK5 DIFFP;
        IOTILE : 2 PIN_112N           IOBANK5 DIFFN,              1 PIN_113P          IOBANK5 DIFFP,       0 PIN_114  IOBANK5 SINGLE;
        IOTILE : 2 CONF_DONE          IOBANK6 DEDICATE_OPENDRAIN, 1 MSEL0             VCCINT  DEDICATE_IN, 0 MSEL1    VCCINT  DEDICATE_IN;
        IOTILE : 0 MSEL2              VCCINT  DEDICATE_IN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 2 PIN_119N_INIT_DONE IOBANK6 DIFFN_D3,           1 PIN_120P          IOBANK6 DIFFP,       0 PIN_121  IOBANK6 SINGLE;
        IOTILE : 2 PIN_125            IOBANK6 SINGLE,             1 PIN_126N          IOBANK6 DIFFN,       0 PIN_127P IOBANK6 DIFFP;
        IOTILE : 2 PIN_128            IOBANK6 SINGLE,             1 PIN_129N          IOBANK6 DIFFN,       0 PIN_130P IOBANK6 DIFFP;
        IOTILE : ;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  BB BOOT_OSC
    TILE_TYPE : UFMTILE;
    CELL_TYPE : BOOT;
    DIMENSION : 1 $MCU_CONN_Y 1 $MCU_CONN_Y;
    GRID_INDEX: LOGIC $MCU_CONN_Y;
    HAS_SRAM  : YES;
    CONFIG_MODULE : MCU_PIN;
    PIN_INFO
      DIRECTION : S;
      INPUT  : i_boot;
      INPUTS : im_vector_sel 2;
      INPUT  : i_osc_enb;
      INPUTS : dummy_in 8;
      OUTPUT : o_osc;
      OUTPUTS: dummy_out 11;
    END_PIN_INFO
  END_BB

  BB MCU
    TILE_TYPE : UFMTILE;
    CELL_TYPE : MCU;
    PIN_STYLE : CellInTile;
    DIMENSION : 0 $MCU_CONN_Y 0 $MCU_CONN_Y;
    GRID_INDEX: BBOX 0;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 4;
      CHAIN_PREFIX : MCU;
      CHAIN_INPUT  : o_mcu_shift   SHIFT   ;
      CHAIN_INPUT  : o_mcu_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_mcu_read_en READ_EN ;
      CHAIN_INPUT  : o_mcu_update  UPDATE  ;
      CHAIN_INPUT  : o_mcu_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_mcu_porb    PORB    ;
      CHAIN_OUTPUT : i_mcu_rdata   RDATA   ;
      CHAIN_BITS : CFG_MCU_ADDR    : 24'b0;
      CHAIN_BITS : CFG_MCU_EN_FLAG : 1'b1;
    END_CONFIG_CHAIN
  END_BB

  GRID_GROUP
    DELTA_X : 2 $CCB_MCU_MAX_X;
    DELTA_Y : 0 0;

    BB MCU_PIN
      TILE_TYPE : UFMTILE;
      CELL_TYPE : MCU;
      PIN_STYLE : CellExtTile;
      DIMENSION : 0 $MCU_CONN_Y 0 $MCU_CONN_Y;
      GRID_INDEX: BBOX 0;
      TO_GRIDS  : BBOX 0;
      HAS_SRAM  : YES;
      CONFIG_MODULE : MCU_PIN;
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUT   : EXT_RAM_EN;
        BYPASSED_INPUT   : EXT_RAM_WR;
        BYPASSED_INPUT   : HREADY_OUT_EXT;
        BYPASSED_INPUT   : POR_n;
        BYPASSED_INPUT   : EXT_CPU_RST_n;
        BYPASSED_INPUTS  : dummy_in 7;
        BYPASSED_OUTPUTS : GPIO1_O  4  4;
        BYPASSED_OUTPUTS : GPIO0_O  8  0;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : GPIO0_I  8  0;
        BYPASSED_INPUTS  : dummy_in 4;
        BYPASSED_OUTPUTS : GPIO2_O  8  0;
        BYPASSED_OUTPUTS : GPIO1_O  4  0;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : GPIO1_I  8  0;
        BYPASSED_INPUTS  : dummy_in 4;
        BYPASSED_OUTPUTS : nGPEN1   4  4;
        BYPASSED_OUTPUTS : nGPEN0   8  0;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : GPIO2_I  8  0;
        BYPASSED_INPUTS  : dummy_in 4;
        BYPASSED_OUTPUTS : nGPEN2   8  0;
        BYPASSED_OUTPUTS : nGPEN1   4  0;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUT  : CLK;
        BYPASSED_INPUT  : JTCK;
        BYPASSED_INPUT  : JTRST_n;
        BYPASSED_INPUT  : UART_RXD;
        BYPASSED_INPUT  : UART_CTS_n;
        BYPASSED_INPUT  : JTDI;
        BYPASSED_INPUT  : JTMS;
        BYPASSED_INPUTS : dummy_in 5;
        BYPASSED_OUTPUT : FLASH_SCK;
        BYPASSED_OUTPUT : FLASH_CS_n;
        BYPASSED_OUTPUT : UART_TXD;
        BYPASSED_OUTPUT : UART_RTS_n;
        BYPASSED_OUTPUT : FLASH_IO0_SI;
        BYPASSED_OUTPUT : FLASH_IO1_SO;
        BYPASSED_OUTPUT : FLASH_IO2_WPn;
        BYPASSED_OUTPUT : FLASH_IO3_HOLDn;
        BYPASSED_OUTPUT : FLASH_SI_OE;
        BYPASSED_OUTPUT : FLASH_SO_OE;
        BYPASSED_OUTPUT : WPn_IO2_OE;
        BYPASSED_OUTPUT : HOLDn_IO3_OE;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : EXT_RAM_ADDR 12 2;
        BYPASSED_OUTPUTS : HTRANS_EXT 2 0;
        BYPASSED_OUTPUTS : HSIZE_EXT 3 0;
        BYPASSED_OUTPUT  : HWRITE_EXT;
        BYPASSED_OUTPUT  : HSEL_EXT;
        BYPASSED_OUTPUT  : HREADY_IN_EXT;
        BYPASSED_OUTPUT  : JTDO;
        BYPASSED_OUTPUTS : dummy_out 3;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUT   : FLASH_IO0_SI_i;
        BYPASSED_INPUT   : FLASH_IO1_SO_i;
        BYPASSED_INPUT   : FLASH_IO2_WPn_i;
        BYPASSED_INPUT   : FLASH_IO3_HOLDn_i;
        BYPASSED_INPUTS  : HRESP_EXT 2 0;
        BYPASSED_INPUTS  : EXT_RAM_BYTE_EN 4 0;
        BYPASSED_INPUTS  : EXT_RAM_ADDR 2 0;
        BYPASSED_OUTPUTS : HWDATA_EXT 12 20;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : HRDATA_EXT 8 24;
        BYPASSED_INPUTS  : dummy_in   4;
        BYPASSED_OUTPUTS : HWDATA_EXT 12 8;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : HRDATA_EXT    8  16;
        BYPASSED_INPUTS  : dummy_in      4;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA 4  28;
        BYPASSED_OUTPUTS : HWDATA_EXT    8  0;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : HRDATA_EXT    8  8;
        BYPASSED_INPUTS  : dummy_in      4;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA 12 16;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : HRDATA_EXT    8  0;
        BYPASSED_INPUTS  : dummy_in      4;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA 12 4;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : EXT_RAM_WDATA 8 24;
        BYPASSED_INPUTS  : dummy_in      4;
        BYPASSED_OUTPUTS : HADDR_EXT     8  24;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA 4  0;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : EXT_RAM_WDATA 12 12;
        BYPASSED_OUTPUTS : HADDR_EXT     12 12;
      END_GRID_PIN_INFO
      GRID_PIN_INFO
        DIRECTION : S;
        BYPASSED_INPUTS  : EXT_RAM_WDATA 12 0;
        BYPASSED_OUTPUTS : HADDR_EXT     12 0;
      END_GRID_PIN_INFO
    END_BB
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X  : $CCB_MCU_MIN_X THRU $CCB_MCU_MAX_X $DPCLK_X2 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X3 $PLLOUT_1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_178N IOBANK8 PSEUDO_DIFFN, 0 PIN_179P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_174N IOBANK8 PSEUDO_DIFFN, 2 PIN_175P IOBANK8 PSEUDO_DIFFP, 1 PIN_176N IOBANK8 PSEUDO_DIFFN, 0 PIN_177P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_170  IOBANK8 SINGLE,       2 PIN_171  IOBANK8 SINGLE,       1 PIN_172N IOBANK8 PSEUDO_DIFFN, 0 PIN_173P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 PIN_167  IOBANK8 SINGLE,       1 PIN_168N IOBANK8 PSEUDO_DIFFN, 0 PIN_169P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_163N IOBANK8 PSEUDO_DIFFN, 2 PIN_164P IOBANK8 PSEUDO_DIFFP, 1 PIN_165N IOBANK8 PSEUDO_DIFFN, 0 PIN_166P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_159  IOBANK8 SINGLE,       2 PIN_160  IOBANK8 SINGLE,       1 PIN_161N IOBANK8 PSEUDO_DIFFN, 0 PIN_162P IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_155N IOBANK7 PSEUDO_DIFFN, 2 PIN_156P IOBANK7 PSEUDO_DIFFP, 1 PIN_157N IOBANK8 PSEUDO_DIFFN, 0 PIN_158P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 PIN_152N IOBANK7 PSEUDO_DIFFN, 1 PIN_153P IOBANK7 PSEUDO_DIFFP, 0 PIN_154  IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : 3 PIN_148N IOBANK7 PSEUDO_DIFFN, 2 PIN_149P IOBANK7 PSEUDO_DIFFP, 1 PIN_150N IOBANK7 PSEUDO_DIFFN, 0 PIN_151P IOBANK7 PSEUDO_DIFFP;
        IOTILE : 2 PIN_145  IOBANK7 SINGLE,       1 PIN_146N IOBANK7 PSEUDO_DIFFN, 0 PIN_147P IOBANK7 PSEUDO_DIFFP;
        IOTILE : 3 PIN_141N IOBANK7 PSEUDO_DIFFN, 2 PIN_142P IOBANK7 PSEUDO_DIFFP, 1 PIN_143N IOBANK7 PSEUDO_DIFFN, 0 PIN_144P IOBANK7 PSEUDO_DIFFP;
        IOTILE : 1 PIN_139  IOBANK7 SINGLE,       0 PIN_140  IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_131N IOBANK7 PSEUDO_DIFFN, 0 PIN_132P IOBANK7 PSEUDO_DIFFP;
      END_PIN_INFO
    END_IO

    SKIP_X  : $PLLOUT_0 $DPCLK_X0 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X1;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_39P IOBANK3 PSEUDO_DIFFP, 0 PIN_40N IOBANK3 PSEUDO_DIFFN, 3 PIN_41P IOBANK3 PSEUDO_DIFFP, 2 PIN_42N IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_46P IOBANK3 PSEUDO_DIFFP, 0 PIN_47N IOBANK3 PSEUDO_DIFFN, 2 PIN_48  IOBANK3 SINGLE,       3 PIN_49  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_50P IOBANK3 PSEUDO_DIFFP, 0 PIN_51N IOBANK3 PSEUDO_DIFFN, 3 PIN_52P IOBANK3 PSEUDO_DIFFP, 2 PIN_53N IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_54P IOBANK3 PSEUDO_DIFFP, 0 PIN_55N IOBANK3 PSEUDO_DIFFN, 2 PIN_56  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_57P IOBANK3 PSEUDO_DIFFP, 0 PIN_58N IOBANK3 PSEUDO_DIFFN, 3 PIN_59P IOBANK3 PSEUDO_DIFFP, 2 PIN_60N IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_61P IOBANK3 PSEUDO_DIFFP, 0 PIN_62N IOBANK3 PSEUDO_DIFFN, 3 PIN_63P IOBANK3 PSEUDO_DIFFP, 2 PIN_64N IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_65P IOBANK4 PSEUDO_DIFFP, 0 PIN_66N IOBANK4 PSEUDO_DIFFN, 3 PIN_67P IOBANK4 PSEUDO_DIFFP, 2 PIN_68N IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_69P IOBANK4 PSEUDO_DIFFP, 0 PIN_70N IOBANK4 PSEUDO_DIFFN, 3 PIN_71P IOBANK4 PSEUDO_DIFFP, 2 PIN_72N IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_73P IOBANK4 PSEUDO_DIFFP, 0 PIN_74N IOBANK4 PSEUDO_DIFFN, 3 PIN_75P IOBANK4 PSEUDO_DIFFP, 2 PIN_76N IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_77P IOBANK4 PSEUDO_DIFFP, 0 PIN_78N IOBANK4 PSEUDO_DIFFN, 2 PIN_79  IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : 0 PIN_80  IOBANK4 SINGLE,       2 PIN_81P IOBANK4 PSEUDO_DIFFP, 1 PIN_82N IOBANK4 PSEUDO_DIFFN, 3 PIN_83  IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 0 PIN_87  IOBANK4 SINGLE,       3 PIN_88P IOBANK4 PSEUDO_DIFFP, 2 PIN_89N IOBANK4 PSEUDO_DIFFN;
        IOTILE : 3 PIN_90P IOBANK4 PSEUDO_DIFFP, 2 PIN_91N IOBANK4 PSEUDO_DIFFN;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 1 PIN_17P_CLK0 IOBANK1 DIFFP_IN, 0 PIN_18N_CLK1 IOBANK1 DIFFN_IN, 3 PIN_19P_CLK2 IOBANK2 DIFFP_IN, 2 PIN_20N_CLK3 IOBANK2 DIFFN_IN;
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 3 PIN_115N_CLK7 IOBANK5 DIFFN_IN, 2 PIN_116P_CLK6 IOBANK5 DIFFP_IN, 1 PIN_117N_CLK5 IOBANK6 DIFFN_IN, 0 PIN_118P_CLK4 IOBANK6 DIFFP_IN;
    END_PIN_INFO
  END_IO

  IO IOWD
    DIRECTION  : W;
    DIMENSION  : 0 $CCB_MCU_MIN_Y 0 $CCB_MCU_MIN_Y;
    GRID_INDEX : IOW $CCB_MCU_MIN_Y;
    DEDICATE   : YES;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
        IOTILE : 0 nCONFIG IOBANK1 DEDICATE_IN, 1 TDI IOBANK1 DEDICATE_IN, 2 TCK IOBANK1 DEDICATE_IN, 3 TMS IOBANK1 DEDICATE_IN, 4 TDO IOBANK1 DEDICATE_OUT, 5 nCE IOBANK1 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOW_DP0
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y1 0 $DPCLK_Y1;
    GRID_INDEX : DPCLK 0;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_13P_DPCLK0 IOBANK1 DIFFP, 1 PIN_14N IOBANK1 DIFFN, 3 PIN_15_DCLK IOBANK1 SINGLE_D2, 4 PIN_16_DATA0 IOBANK1 SINGLE_D0;
    END_PIN_INFO
  END_IO
  IO IOW_DP1
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y0 0 $DPCLK_Y0;
    GRID_INDEX : DPCLK 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_28P_DPCLK1 IOBANK2 DIFFP, 1 PIN_29N IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOS_DP2
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X0 0 $DPCLK_X0 0;
    GRID_INDEX : DPCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_43_DPCLK2 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS_DP3
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X1 0 $DPCLK_X1 0;
    GRID_INDEX : DPCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 0 PIN_84 IOBANK4 SINGLE, 3 PIN_85P IOBANK4 PSEUDO_DIFFP, 2 PIN_86N_DPCLK3 IOBANK4 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP4
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y2 $MAX_X $DPCLK_Y2;
    GRID_INDEX : DPCLK 4;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_107 IOBANK5 SINGLE, 3 PIN_108N IOBANK5 DIFFN, 2 PIN_109P_DPCLK4 IOBANK5 DIFFP;
    END_PIN_INFO
  END_IO
  IO IOE_DP5
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y3 $MAX_X $DPCLK_Y3;
    GRID_INDEX : DPCLK 5;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_122N_nCEO IOBANK6 DIFFN_D3, 4 PIN_123P IOBANK6 DIFFP, 2 PIN_124_DPCLK5 IOBANK6 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION_DP6
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X3 $MAX_Y $DPCLK_X3 $MAX_Y;
    GRID_INDEX : DPCLK 6;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_133N IOBANK7 PSEUDO_DIFFN, 2 PIN_134P_DPCLK6 IOBANK7 PSEUDO_DIFFP, 1 PIN_135N IOBANK7 PSEUDO_DIFFN, 0 PIN_136P IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO
  IO ION_DP7
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X2 $MAX_Y $DPCLK_X2 $MAX_Y;
    GRID_INDEX : DPCLK 7;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_180N IOBANK8 PSEUDO_DIFFN, 2 PIN_181P_DPCLK7 IOBANK8 PSEUDO_DIFFP, 1 PIN_182N IOBANK8 PSEUDO_DIFFN, 0 PIN_183P IOBANK8 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  IO IOS_PLLOUT
    DIRECTION  : S;
    DIMENSION  : $PLLOUT_0 0 $PLLOUT_0 0;
    GRID_INDEX : IOS $PLLOUT_0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_44P_PLLOUT IOBANK3 PSEUDO_DIFFP, 0 PIN_45N_PLLOUT IOBANK3 PSEUDO_DIFFN, 3 PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP, 2 PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO ION_PLLOUT
    DIRECTION  : N;
    DIMENSION  : $PLLOUT_1 $MAX_Y $PLLOUT_1 $MAX_Y;
    GRID_INDEX : ION $PLLOUT_1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 3 PIN_137N_PLLOUT IOBANK7 PSEUDO_DIFFN, 2 PIN_138P_PLLOUT IOBANK7 PSEUDO_DIFFP, 1 PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN, 0 PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4 PLL_FB 0;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 5 9 PLL_FB 1;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : PLL_FB 0;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : PLL_FB 0;
    TO_GRIDS   : PLL 0;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 1;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : DPCLK  0;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  1;
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  7;
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  2;
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   0;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : DPCLK  5;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  4;
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  6;
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  3;
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   1;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout4 clkfbout;
    FROM_GRID  : PLL 0;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout4 PLL_FB 0;
    TO_GRIDS   : GCLK 0;
    FROM_GRID  : PLL 1;
    TO_GRIDS   : GCLK 1;

    FROM_TERMS : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK_PIN 0 3;
    TO_GRIDS   : PLL 0;

    FROM_TERMS : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK_PIN 0 3;
    TO_GRIDS   : PLL 1;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 0 $MAX_Y;
    GLOBAL_TRACKS
      // Use SEAM 0-11 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 0-5 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 0 11;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $WL_L 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 6 17;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $WL_R 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB zCLKDIS
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $BRAM0_X $MAX_Y $BRAM0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 3;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_GclkDMUX12 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX13 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX14 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX15 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX16 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX17 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX18 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX19 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX20 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX21 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX22 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX23 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX24 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX0  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX1  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX2  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX3  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX4  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX5  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX6  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX7  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX8  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX9  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX10 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX11 : 48'b0;
    END_CONFIG_CHAIN
  END_BB

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLV;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    SIM_LINE   : `define SLICE_GCLKGEN201_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= !CFG_EN_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= !CFG_EN_PLLOUTN\;;
    SIM_LINE   : POR POR25\(PORB_VDDA_PLL00_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL0;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pllen;
      INPUT  : resetn;
      INPUT  : clkout0en;
      INPUT  : clkout1en;
      INPUT  : clkout2en;
      INPUT  : clkout3en;
      INPUT  : clkout4en;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll0_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll0_read_en READ_EN ;
      CHAIN_INPUT  : o_pll0_update  UPDATE  ;
      CHAIN_INPUT  : o_pll0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll0_porb    PORB    ;
      CHAIN_OUTPUT : i_pll0_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_EN_PLLOUTN    1'b0;
      CHAIN_BITS : CFG_EN_PLLOUTP    1'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M 1'b0;
      CHAIN_BITS : CFG_DIVNUM_N      9'b0;
      CHAIN_BITS : CFG_DIVNUM_M      9'b0;
      CHAIN_BITS : CFG_DLYNUM_M      8'b0;
      CHAIN_BITS : CFG_DLYNUM_G5     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G4     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G3     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G2     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G1     8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG1    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG1    8'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM   5'b0;
      CHAIN_BITS : CFG_BYPASS        5'b0;
      CHAIN_BITS : CFG_CASCADE       4'b0;
      CHAIN_BITS : CFG_CLK_EN5       1'b0;
      CHAIN_BITS : CFG_CLK_EN4       1'b0;
      CHAIN_BITS : CFG_CLK_EN3       1'b0;
      CHAIN_BITS : CFG_CLK_EN2       1'b0;
      CHAIN_BITS : CFG_CLK_EN1       1'b0;
      CHAIN_BITS : CFG_PllClkFbMUX   2'b0;
      CHAIN_BITS : CFG_FEEDBACK_MODE 1'b0;
      CHAIN_BITS : CFG_PLLFB_DLY     3'b0;
      CHAIN_BITS : CFG_SELCLK_M      3'b0;
      CHAIN_BITS : CFG_SELCLK_G5     3'b0;
      CHAIN_BITS : CFG_SELCLK_G4     3'b0;
      CHAIN_BITS : CFG_SELCLK_G3     3'b0;
      CHAIN_BITS : CFG_SELCLK_G2     3'b0;
      CHAIN_BITS : CFG_SELCLK_G1     3'b0;
      CHAIN_BITS : CFG_PllClkInMUX   3'b0;
      CHAIN_BITS : CFG_PllSeamMUX    3'b0;
      CHAIN_BITS : CFG_CP            3'b0;
      CHAIN_BITS : CFG_RREF          2'b0;
      CHAIN_BITS : CFG_RVI           2'b0;
      CHAIN_BITS : CFG_RLPF          2'b01;
      CHAIN_BITS : CFG_PLL_EN_FLAG   1'b1;
    END_CONFIG_CHAIN
  END_BB
  BB PLL1
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLV;
    GRID_INDEX : PLL 1;
    DIMENSION  : $MAX_X $CORE_Y $MAX_X $CORE_Y;
    SIM_LINE   : `define SLICE_GCLKGEN201_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= !CFG_EN_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= !CFG_EN_PLLOUTN\;;
    SIM_LINE   : POR POR25\(PORB_VDDA_PLL10_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL1;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pllen;
      INPUT  : resetn;
      INPUT  : clkout0en;
      INPUT  : clkout1en;
      INPUT  : clkout2en;
      INPUT  : clkout3en;
      INPUT  : clkout4en;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 2;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll1_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll1_read_en READ_EN ;
      CHAIN_INPUT  : o_pll1_update  UPDATE  ;
      CHAIN_INPUT  : o_pll1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll1_porb    PORB    ;
      CHAIN_OUTPUT : i_pll1_rdata   RDATA   ;
    END_CONFIG_CHAIN
  END_BB

  BB yCCB_MCU
    TILE_TYPE : EmptyTILE;
    GRID_INDEX: --- 0;
    DIMENSION : $CCB_MCU_MIN_X $CCB_MCU_MIN_Y $CCB_MCU_MAX_X $CCB_MCU_MAX_Y;
  END_BB

  GLOBAL_PINWIRES
    INPUT   : nCONFIG   RSTN;
    INPUT   : POR_TEST  EXT_POR_EN;
    INOUT_O : CONF_DONE CCB_CONF_DONE;
    INOUT_I : CONF_DONE PAD_CONF_DONE;
    INOUT_O : nSTATUS   CCB_NSTATUS;
    INOUT_I : nSTATUS   PAD_NSTATUS;
    INPUT   : MSEL0     i_msel0;
    INPUT   : MSEL1     i_msel1;
    INPUT   : MSEL2     i_msel2;

    INOUT_I : PIN_PLLOUT_FBP0 X0_Y1_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP0 1'b1;
    INOUT_E : PIN_PLLOUT_FBP0 1'b1;
    INOUT_O : PIN_PLLOUT_FBN0 1'b1;
    INOUT_E : PIN_PLLOUT_FBN0 1'b1;
    INOUT_I : PIN_PLLOUT_FBP1 X40_Y23_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP1 1'b1;
    INOUT_E : PIN_PLLOUT_FBP1 1'b1;
    INOUT_O : PIN_PLLOUT_FBN1 1'b1;
    INOUT_E : PIN_PLLOUT_FBN1 1'b1;
  END_GLOBAL_PINWIRES

  IO_PINWIRES
    OUTPUT : PLLOUT_P0        PLLOUT_P0;
    OUTPUT : PLLOUT_N0        PLLOUT_N0;
    OUTPUT : PLLOUT_FBN0      PLLOUT_FBN0;
    OUTPUT : PLLOUT_FBP0      PLLOUT_FBP0;
    OUTPUT : CFG_ENB_PLLOUTP0 CFG_ENB_PLLOUTP0;
    OUTPUT : CFG_ENB_PLLOUTN0 CFG_ENB_PLLOUTN0;
    OUTPUT : PLLOUT_P1        PLLOUT_P1;
    OUTPUT : PLLOUT_N1        PLLOUT_N1;
    OUTPUT : PLLOUT_FBN1      PLLOUT_FBN1;
    OUTPUT : PLLOUT_FBP1      PLLOUT_FBP1;
    OUTPUT : CFG_ENB_PLLOUTP1 CFG_ENB_PLLOUTP1;
    OUTPUT : CFG_ENB_PLLOUTN1 CFG_ENB_PLLOUTN1;

    OUTPUT : PORB_IO6_CORE   PORB_IO6;
    INPUT  : PORB_IO6_PORTOP PORB_IO6;
    INPUT  : MSEL2_TO_POR    i_msel2;
    INPUT  : PORB_VDDA_PLL0  PORB_VDDA_PLL00;
    INPUT  : PORB_VDDA_PLL1  PORB_VDDA_PLL10;
  END_IO_PINWIRES

  CCB
    GROUP dedicate
      INPUT  : i_tck TCK;
      INPUT  : i_tms TMS;
      INPUT  : i_tdi TDI;
      OUTPUT : o_tdo TDO;
      INPUT  : i_cen nCE;
    END_GROUP
    GROUP global
      OUTPUT : o_init_b    CONFIGBIT_INITB;
      OUTPUT : o_cfgdone   CHIP_CFG_DONE;
      OUTPUT : o_chip_rstb CHIP_RSTB;
      OUTPUT : o_init_emb  INIT_EMB;
      OUTPUT : o_porb_init PORB_INIT;
      INPUT  : im_msel     {i_msel2\,i_msel1\,i_msel0};
    END_GROUP
    GROUP io
      INPUT  : i_sysclk             CLKOSC_CCB;
      INPUT  : i_rst_n              RSTN_CCB;
      INPUT  : i_por_rstn           PORB_CCB;
      OUTPUT : o_init_done_ded_enb  INIT_DONE_MODE;
      OUTPUT : o_dev_oe_ded_enb     DEV_OE_MODE;
      OUTPUT : o_dev_clrn_ded_enb   DEV_CLRN_MODE;
      OUTPUT : o_nceo_ded_enb       NCEO_MODE;
      OUTPUT : o_dclk_ded_enb       DCLK_MODE;
      OUTPUT : o_data0_ded_enb      DATA0_MODE;
      OUTPUT : o_ncso_ded_enb       NCSO_MODE;
      OUTPUT : o_asdo_ded_enb       ASDO_MODE;
      OUTPUT : o_dclk_dir           DCLK_DIR;
      OUTPUT : o_init_done          CCB_INIT_DONE;
      OUTPUT : o_init_start         INIT_START;
      OUTPUT : o_cen                CCB_NCEO;
      OUTPUT : om_sysclk_freq_scale SYSCLK_FREQ_SEL 4;
      OUTPUT : o_csn                CCB_NCSO;
      OUTPUT : o_dclk               CCB_DCLK;
      OUTPUT : o_asdo               CCB_ASDO;
      OUTPUT : o_io_update          IO_UPDATE;
      OUTPUT : o_io_dev_oe          IO_DEV_OE;
      OUTPUT : o_io_cf_clk          IO_CF_CLK;
      OUTPUT : o_io_read_en         IO_READ_EN;
      OUTPUT : o_io_shift           IO_SHIFT;
      OUTPUT : o_io_porb            IO_PORB;
      OUTPUT : o_io_shiftin         SHIFT_IN;
      INPUT  : i_io_rdata           IO_RDATA;
    END_GROUP
    GROUP DEDICATE_INOUT
      INPUT : i_nstatus   PAD_NSTATUS;
      OUTPUT: o_nstatus   CCB_NSTATUS;
      INPUT : i_conf_done PAD_CONF_DONE;
      OUTPUT: o_conf_done CCB_CONF_DONE;
    END_GROUP
    GROUP DUAL_IO_INPUT
      INPUT : i_dclk      X0_Y12_SLICE_IO03_O;
      INPUT : i_data_0    X0_Y12_SLICE_IO04_O;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 10;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : o_cfgin;
      INPUT  : i_cfgout;
    END_GROUP
  END_CCB
  DECODER
    NAME         : wl_up up;
    TYPE         : wldec bldec_init;
    ID           : 0;
    DIMENSION    : 0 $GCLK_Y1 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl_dn dn;
    TYPE         : wldec bldec_init;
    ID           : 1;
    DIMENSION    : 0 0 $MAX_X $GCLK_Y0;
    BL_MSB_FIRST : 1;
  END_DECODER
END_CHIP

CHIP AG11K
  MASTER     : AG10K;
  BRANCH     : AG11K;
  IsHidden   : YES;

  BB BOOT_OSC
    TILE_TYPE : UFMTILE;
    CELL_TYPE : BOOT;
    DIMENSION : 1 $MCU_CONN_Y 1 $MCU_CONN_Y;
    GRID_INDEX: LOGIC $MCU_CONN_Y;
    HAS_SRAM  : YES;
    CONFIG_MODULE : MCU_PIN;
    PIN_INFO
      DIRECTION : S;
      INPUT  : i_boot;
      INPUTS : im_vector_sel 2;
      INPUT  : i_osc_enb;
      OUTPUT : o_osc;
      BYPASSED_INPUT  : tdouser;
      BYPASSED_OUTPUT : tmsutap;
      BYPASSED_OUTPUT : tckutap;
      BYPASSED_OUTPUT : tdiutap;
      BYPASSED_OUTPUT : shiftuser;
      BYPASSED_OUTPUT : clkdruser;
      BYPASSED_OUTPUT : updateuser;
      BYPASSED_OUTPUT : runidleuser;
      BYPASSED_OUTPUT : usr1user;
      INPUTS : dummy_in 7;
      OUTPUTS: dummy_out 3;
    END_PIN_INFO
  END_BB

  BB JTAG
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : JTAG;
    DIMENSION  : 1 $CCB_MCU_MIN_Y 1 $CCB_MCU_MIN_Y;
    GRID_INDEX : LOGIC $CCB_MCU_MIN_Y;
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : tdouser 0;
    FROM_GRID  : LOGIC $MCU_CONN_Y;
    TO_TERMS   : tdouser;
    TO_GRIDS   : LOGIC $CCB_MCU_MIN_Y;

    FROM_TERMS : tmsutap 0 tckutap 0 tdiutap 0 shiftuser 0 clkdruser 0 updateuser 0 runidleuser 0 usr1user 0;
    FROM_GRID  : LOGIC $CCB_MCU_MIN_Y;
    TO_TERMS   : tmsutap tckutap tdiutap shiftuser clkdruser updateuser runidleuser usr1user;
    TO_GRIDS   : LOGIC $MCU_CONN_Y;
  END_GLOBAL_TRACKS

  CCB
    GROUP alta_jtag
      INPUT  : i_tdouser     tdouser1;
      OUTPUT : o_tckutap     X1_Y17_tckutap0_I;
      OUTPUT : o_tmsutap     X1_Y17_tmsutap0_I;
      OUTPUT : o_tdiutap     X1_Y17_tdiutap0_I;
      OUTPUT : o_shiftuser   X1_Y17_shiftuser0_I;
      OUTPUT : o_clkdruser   X1_Y17_clkdruser0_I;
      OUTPUT : o_updateuser  X1_Y17_updateuser0_I;
      OUTPUT : o_runidleuser X1_Y17_runidleuser0_I;
      OUTPUT : o_usr1user    X1_Y17_usr1user0_I;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG10KL144
  MASTER     : AG11K;
  IsHidden   : NO;
  QuartusDevice: EP4CE10E22C8;
  StartPin   : NC_17P_CLK0;
  DevOePin   : PIN_86;
  DevClrnPin : PIN_87;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $DPCLK_Y0 $GCLK_Y0 $DPCLK_Y1 $MCU_CONN_Y THRU $CCB_MCU_MAX_Y;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 0 PIN_34  IOBANK2 SINGLE,             1 NC_36  IOBANK2 SINGLE,   3 NC_37P   IOBANK2 DIFFP,       2 NC_38N IOBANK2 DIFFN;
        IOTILE : 0 PIN_31  IOBANK2 SINGLE,             2 NC_31P IOBANK2 DIFFP,    1 NC_32N   IOBANK2 DIFFN,       4 PIN_32 IOBANK2 SINGLE,   5 PIN_33 IOBANK2 SINGLE;
        IOTILE : 1 NC_26P  IOBANK2 DIFFP,              0 NC_27N IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 NC_24P  IOBANK2 DIFFP,              0 PIN_28 IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 NC_21P  IOBANK2 DIFFP,              0 NC_22N IOBANK2 DIFFN,    3 NC_23    IOBANK2 SINGLE;
        IOTILE : ;
        IOTILE : 0 nSTATUS IOBANK1 DEDICATE_OPENDRAIN, 2 NC_10  IOBANK1 SINGLE,   3 POR_TEST IOBANK2 DEDICATE_IN, 5 NC_11P IOBANK1 DIFFP,    4 NC_12N IOBANK1 DIFFN;
        IOTILE : 1 NC_5P   IOBANK1 DIFFP,              0 PIN_6  IOBANK1 DIFFN_D1, 2 PIN_7    IOBANK1 SINGLE,      5 PIN_8  IOBANK1 DIFFP_D1, 4 NC_9N  IOBANK1 DIFFN;
        IOTILE : 0 PIN_1   IOBANK1 SINGLE,             1 PIN_2  IOBANK1 SINGLE,   2 PIN_3    IOBANK1 SINGLE,      3 NC_4   IOBANK1 SINGLE;
      END_PIN_INFO
    END_IO

    SKIP_Y : $DPCLK_Y2 $GCLK_Y1 $DPCLK_Y3 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : ;
        IOTILE : 1 PIN_73    IOBANK5 SINGLE,             0 PIN_74  IOBANK5 SINGLE;
        IOTILE : 1 PIN_75    IOBANK5 SINGLE,             0 NC_95   IOBANK5 SINGLE;
        IOTILE : 1 PIN_76    IOBANK5 SINGLE,             0 PIN_77  IOBANK5 SINGLE;
        IOTILE : 1 NC_98N    IOBANK5 DIFFN,              0 NC_99P  IOBANK5 DIFFP;
        IOTILE : 0 NC_100    IOBANK5 SINGLE;
        IOTILE : 2 NC_101N   IOBANK5 DIFFN,              1 NC_102P IOBANK5 DIFFP,       0 PIN_80  IOBANK5 SINGLE;
        IOTILE : 2 NC_104    IOBANK5 SINGLE,             1 NC_105N IOBANK5 DIFFN,       0 NC_106P IOBANK5 DIFFP;
        IOTILE : 1 PIN_86    IOBANK5 DIFFN,              0 PIN_87  IOBANK5 DIFFP;
        IOTILE : 2 NC_112N   IOBANK5 DIFFN,              1 NC_113P IOBANK5 DIFFP,       0 NC_114  IOBANK5 SINGLE;
        IOTILE : 2 CONF_DONE IOBANK6 DEDICATE_OPENDRAIN, 1 MSEL0   VCCINT  DEDICATE_IN, 0 MSEL1   VCCINT  DEDICATE_IN;
        IOTILE : 0 MSEL2     VCCINT  DEDICATE_IN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 2 PIN_98    IOBANK6 DIFFN_D3,           1 PIN_99  IOBANK6 DIFFP,       0 PIN_100 IOBANK6 SINGLE;
        IOTILE : 2 PIN_105   IOBANK6 SINGLE,             1 NC_126N IOBANK6 DIFFN,       0 NC_127P IOBANK6 DIFFP;
        IOTILE : 2 NC_128    IOBANK6 SINGLE,             1 PIN_106 IOBANK6 DIFFN,       0 NC_130P IOBANK6 DIFFP;
        IOTILE : ;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X  : $CCB_MCU_MIN_X THRU $CCB_MCU_MAX_X $DPCLK_X2 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X3 $PLLOUT_1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 NC_178N IOBANK8 PSEUDO_DIFFN, 0 NC_179P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 NC_174N IOBANK8 PSEUDO_DIFFN, 2 PIN_141 IOBANK8 PSEUDO_DIFFP, 1 NC_176N IOBANK8 PSEUDO_DIFFN, 0 NC_177P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_137 IOBANK8 SINGLE,       2 PIN_138 IOBANK8 SINGLE,       1 NC_172N IOBANK8 PSEUDO_DIFFN, 0 NC_173P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 PIN_136 IOBANK8 SINGLE,       1 NC_168N IOBANK8 PSEUDO_DIFFN, 0 NC_169P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 NC_163N IOBANK8 PSEUDO_DIFFN, 2 NC_164P IOBANK8 PSEUDO_DIFFP, 1 PIN_135 IOBANK8 PSEUDO_DIFFN, 0 NC_166P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 NC_159  IOBANK8 SINGLE,       2 NC_160  IOBANK8 SINGLE,       1 PIN_132 IOBANK8 PSEUDO_DIFFN, 0 PIN_133 IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_126 IOBANK7 PSEUDO_DIFFN, 2 PIN_127 IOBANK7 PSEUDO_DIFFP, 1 PIN_128 IOBANK8 PSEUDO_DIFFN, 0 PIN_129 IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 NC_152N IOBANK7 PSEUDO_DIFFN, 1 PIN_124 IOBANK7 PSEUDO_DIFFP, 0 PIN_125 IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : 3 NC_148N IOBANK7 PSEUDO_DIFFN, 2 NC_149P IOBANK7 PSEUDO_DIFFP, 1 NC_150N IOBANK7 PSEUDO_DIFFN, 0 NC_151P IOBANK7 PSEUDO_DIFFP;
        IOTILE : 2 PIN_119 IOBANK7 SINGLE,       1 PIN_120 IOBANK7 PSEUDO_DIFFN, 0 PIN_121 IOBANK7 PSEUDO_DIFFP;
        IOTILE : 3 NC_141N IOBANK7 PSEUDO_DIFFN, 2 NC_142P IOBANK7 PSEUDO_DIFFP, 1 NC_143N IOBANK7 PSEUDO_DIFFN, 0 NC_144P IOBANK7 PSEUDO_DIFFP;
        IOTILE : 1 PIN_114 IOBANK7 SINGLE,       0 PIN_115 IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 NC_131N IOBANK7 PSEUDO_DIFFN, 0 NC_132P IOBANK7 PSEUDO_DIFFP;
      END_PIN_INFO
    END_IO

    SKIP_X  : $PLLOUT_0 $DPCLK_X0 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X1;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_38 IOBANK3 PSEUDO_DIFFP, 0 PIN_39 IOBANK3 PSEUDO_DIFFN, 3 NC_41P IOBANK3 PSEUDO_DIFFP, 2 NC_42N IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 NC_46P IOBANK3 PSEUDO_DIFFP, 0 NC_47N IOBANK3 PSEUDO_DIFFN, 2 NC_48  IOBANK3 SINGLE,       3 PIN_46 IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 NC_50P IOBANK3 PSEUDO_DIFFP, 0 NC_51N IOBANK3 PSEUDO_DIFFN, 3 NC_52P IOBANK3 PSEUDO_DIFFP, 2 NC_53N IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 NC_54P IOBANK3 PSEUDO_DIFFP, 0 NC_55N IOBANK3 PSEUDO_DIFFN, 2 NC_56  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 NC_57P IOBANK3 PSEUDO_DIFFP, 0 NC_58N IOBANK3 PSEUDO_DIFFN, 3 PIN_49 IOBANK3 PSEUDO_DIFFP, 2 PIN_50 IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_51 IOBANK3 PSEUDO_DIFFP, 0 NC_62N IOBANK3 PSEUDO_DIFFN, 3 PIN_52 IOBANK3 PSEUDO_DIFFP, 2 PIN_53 IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_54 IOBANK4 PSEUDO_DIFFP, 0 PIN_55 IOBANK4 PSEUDO_DIFFN, 3 NC_67P IOBANK4 PSEUDO_DIFFP, 2 NC_68N IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 NC_69P IOBANK4 PSEUDO_DIFFP, 0 NC_70N IOBANK4 PSEUDO_DIFFN, 3 PIN_58 IOBANK4 PSEUDO_DIFFP, 2 NC_72N IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_59 IOBANK4 PSEUDO_DIFFP, 0 PIN_60 IOBANK4 PSEUDO_DIFFN, 3 NC_75P IOBANK4 PSEUDO_DIFFP, 2 NC_76N IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 NC_77P IOBANK4 PSEUDO_DIFFP, 0 NC_78N IOBANK4 PSEUDO_DIFFN, 2 PIN_64 IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : 0 PIN_65 IOBANK4 SINGLE,       2 NC_81P IOBANK4 PSEUDO_DIFFP, 1 NC_82N IOBANK4 PSEUDO_DIFFN, 3 PIN_66 IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 0 PIN_69 IOBANK4 SINGLE,       3 PIN_70 IOBANK4 PSEUDO_DIFFP, 2 PIN_71 IOBANK4 PSEUDO_DIFFN;
        IOTILE : 3 PIN_72 IOBANK4 PSEUDO_DIFFP, 2 NC_91N IOBANK4 PSEUDO_DIFFN;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 1 NC_17P_CLK0 IOBANK1 DIFFP_IN, 0 PIN_23 IOBANK1 DIFFN_IN, 3 PIN_24 IOBANK2 DIFFP_IN, 2 PIN_25 IOBANK2 DIFFN_IN;
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 3 PIN_88 IOBANK5 DIFFN_IN, 2 PIN_89 IOBANK5 DIFFP_IN, 1 PIN_90 IOBANK6 DIFFN_IN, 0 PIN_91 IOBANK6 DIFFP_IN;
    END_PIN_INFO
  END_IO

  IO IOWD
    DIRECTION  : W;
    DIMENSION  : 0 $CCB_MCU_MIN_Y 0 $CCB_MCU_MIN_Y;
    GRID_INDEX : IOW $CCB_MCU_MIN_Y;
    DEDICATE   : YES;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
        IOTILE : 0 nCONFIG IOBANK1 DEDICATE_IN, 1 PIN_15 IOBANK1 DEDICATE_IN, 2 PIN_16 IOBANK1 DEDICATE_IN, 3 PIN_18 IOBANK1 DEDICATE_IN, 4 PIN_20 IOBANK1 DEDICATE_OUT, 5 nCE IOBANK1 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOW_DP0
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y1 0 $DPCLK_Y1;
    GRID_INDEX : DPCLK 0;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_10 IOBANK1 DIFFP, 1 PIN_11 IOBANK1 DIFFN, 3 PIN_12 IOBANK1 SINGLE_D2, 4 PIN_13 IOBANK1 SINGLE_D0;
    END_PIN_INFO
  END_IO
  IO IOW_DP1
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y0 0 $DPCLK_Y0;
    GRID_INDEX : DPCLK 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_30 IOBANK2 DIFFP, 1 NC_29N IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOS_DP2
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X0 0 $DPCLK_X0 0;
    GRID_INDEX : DPCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_42 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS_DP3
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X1 0 $DPCLK_X1 0;
    GRID_INDEX : DPCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 0 PIN_67 IOBANK4 SINGLE, 3 NC_85P IOBANK4 PSEUDO_DIFFP, 2 PIN_68 IOBANK4 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP4
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y2 $MAX_X $DPCLK_Y2;
    GRID_INDEX : DPCLK 4;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_83 IOBANK5 SINGLE, 3 PIN_84 IOBANK5 DIFFN, 2 PIN_85 IOBANK5 DIFFP;
    END_PIN_INFO
  END_IO
  IO IOE_DP5
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y3 $MAX_X $DPCLK_Y3;
    GRID_INDEX : DPCLK 5;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_101 IOBANK6 DIFFN_D3, 4 PIN_103 IOBANK6 DIFFP, 2 PIN_104 IOBANK6 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION_DP6
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X3 $MAX_Y $DPCLK_X3 $MAX_Y;
    GRID_INDEX : DPCLK 6;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 NC_133N IOBANK7 PSEUDO_DIFFN, 2 PIN_110 IOBANK7 PSEUDO_DIFFP, 1 NC_135N IOBANK7 PSEUDO_DIFFN, 0 PIN_111 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO
  IO ION_DP7
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X2 $MAX_Y $DPCLK_X2 $MAX_Y;
    GRID_INDEX : DPCLK 7;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 NC_180N IOBANK8 PSEUDO_DIFFN, 2 PIN_142 IOBANK8 PSEUDO_DIFFP, 1 PIN_143 IOBANK8 PSEUDO_DIFFN, 0 PIN_144 IOBANK8 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  IO IOS_PLLOUT
    DIRECTION  : S;
    DIMENSION  : $PLLOUT_0 0 $PLLOUT_0 0;
    GRID_INDEX : IOS $PLLOUT_0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_43 IOBANK3 PSEUDO_DIFFP, 0 PIN_44 IOBANK3 PSEUDO_DIFFN, 3 PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP, 2 PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO ION_PLLOUT
    DIRECTION  : N;
    DIMENSION  : $PLLOUT_1 $MAX_Y $PLLOUT_1 $MAX_Y;
    GRID_INDEX : ION $PLLOUT_1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 3 PIN_112 IOBANK7 PSEUDO_DIFFN, 2 PIN_113 IOBANK7 PSEUDO_DIFFP, 1 PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN, 0 PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT  : i_tck PIN_16;
      INPUT  : i_tms PIN_18;
      INPUT  : i_tdi PIN_15;
      OUTPUT : o_tdo PIN_20;
      INPUT  : i_cen nCE;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG10KF256
  MASTER     : AG11K;
  IsHidden   : NO;
  QuartusDevice: EP4CE10F17C8;
  StartPin   : NC_17P_CLK0;
  DevOePin   : PIN_J16;
  DevClrnPin : PIN_J15;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $DPCLK_Y0 $GCLK_Y0 $DPCLK_Y1 $MCU_CONN_Y THRU $CCB_MCU_MAX_Y;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 0 NC_35   IOBANK2 SINGLE,             1 PIN_R1 IOBANK2 SINGLE,   3 PIN_P2   IOBANK2 DIFFP,       2 PIN_P1 IOBANK2 DIFFN;
        IOTILE : 0 PIN_L3  IOBANK2 SINGLE,             2 PIN_N2 IOBANK2 DIFFP,    1 PIN_N1   IOBANK2 DIFFN,       4 PIN_K5 IOBANK2 SINGLE,   5 PIN_L4 IOBANK2 SINGLE;
        IOTILE : 1 PIN_K2  IOBANK2 DIFFP,              0 PIN_K1 IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_K6  IOBANK2 DIFFP,              0 PIN_L6 IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_J2  IOBANK2 DIFFP,              0 PIN_J1 IOBANK2 DIFFN,    3 PIN_J6   IOBANK2 SINGLE;
        IOTILE : ;
        IOTILE : 0 nSTATUS IOBANK1 DEDICATE_OPENDRAIN, 2 PIN_G5 IOBANK1 SINGLE,   3 POR_TEST IOBANK2 DEDICATE_IN, 5 PIN_F2 IOBANK1 DIFFP,    4 PIN_F1 IOBANK1 DIFFN;
        IOTILE : 1 PIN_C2  IOBANK1 DIFFP,              0 PIN_C1 IOBANK1 DIFFN_D1, 2 PIN_F3   IOBANK1 SINGLE,      5 PIN_D2 IOBANK1 DIFFP_D1, 4 PIN_D1 IOBANK1 DIFFN;
        IOTILE : 0 PIN_D4  IOBANK1 SINGLE,             1 PIN_E5 IOBANK1 SINGLE,   2 PIN_F5   IOBANK1 SINGLE,      3 PIN_B1 IOBANK1 SINGLE;
      END_PIN_INFO
    END_IO

    SKIP_Y : $DPCLK_Y2 $GCLK_Y1 $DPCLK_Y3 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : ;
        IOTILE : 1 PIN_N13   IOBANK5 SINGLE,             0 PIN_M12 IOBANK5 SINGLE;
        IOTILE : 1 PIN_L12   IOBANK5 SINGLE,             0 PIN_K12 IOBANK5 SINGLE;
        IOTILE : 1 PIN_N14   IOBANK5 SINGLE,             0 PIN_P15 IOBANK5 SINGLE;
        IOTILE : 1 PIN_P16   IOBANK5 DIFFN,              0 PIN_R16 IOBANK5 DIFFP;
        IOTILE : 0 PIN_K11   IOBANK5 SINGLE;
        IOTILE : 2 PIN_N16   IOBANK5 DIFFN,              1 PIN_N15 IOBANK5 DIFFP,       0 PIN_L14 IOBANK5 SINGLE;
        IOTILE : 2 PIN_L13   IOBANK5 SINGLE,             1 PIN_L16 IOBANK5 DIFFN,       0 PIN_L15 IOBANK5 DIFFP;
        IOTILE : 1 PIN_J16   IOBANK5 DIFFN,              0 PIN_J15 IOBANK5 DIFFP;
        IOTILE : 2 PIN_J14   IOBANK5 DIFFN,              1 PIN_J12 IOBANK5 DIFFP,       0 PIN_J13 IOBANK5 SINGLE;
        IOTILE : 2 CONF_DONE IOBANK6 DEDICATE_OPENDRAIN, 1 MSEL0   VCCINT  DEDICATE_IN, 0 MSEL1   VCCINT  DEDICATE_IN;
        IOTILE : 0 MSEL2     VCCINT  DEDICATE_IN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 2 PIN_G16   IOBANK6 DIFFN_D3,           1 PIN_G15 IOBANK6 DIFFP,       0 PIN_F13 IOBANK6 SINGLE;
        IOTILE : 2 PIN_F14   IOBANK6 SINGLE,             1 PIN_D16 IOBANK6 DIFFN,       0 PIN_D15 IOBANK6 DIFFP;
        IOTILE : 2 PIN_G11   IOBANK6 SINGLE,             1 PIN_C16 IOBANK6 DIFFN,       0 PIN_C15 IOBANK6 DIFFP;
        IOTILE : ;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X  : $CCB_MCU_MIN_X THRU $CCB_MCU_MAX_X $DPCLK_X2 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X3 $PLLOUT_1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_D5  IOBANK8 PSEUDO_DIFFN, 0 PIN_D6  IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_A2  IOBANK8 PSEUDO_DIFFN, 2 PIN_B5  IOBANK8 PSEUDO_DIFFP, 1 PIN_A4  IOBANK8 PSEUDO_DIFFN, 0 PIN_B4  IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_E7  IOBANK8 SINGLE,       2 PIN_E6  IOBANK8 SINGLE,       1 PIN_A5  IOBANK8 PSEUDO_DIFFN, 0 NC_173P IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 PIN_C6  IOBANK8 SINGLE,       1 PIN_A6  IOBANK8 PSEUDO_DIFFN, 0 PIN_B6  IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_A7  IOBANK8 PSEUDO_DIFFN, 2 PIN_B7  IOBANK8 PSEUDO_DIFFP, 1 PIN_F6  IOBANK8 PSEUDO_DIFFN, 0 PIN_F7  IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_C8  IOBANK8 SINGLE,       2 PIN_D8  IOBANK8 SINGLE,       1 PIN_E8  IOBANK8 PSEUDO_DIFFN, 0 PIN_F8  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_A9  IOBANK7 PSEUDO_DIFFN, 2 PIN_B9  IOBANK7 PSEUDO_DIFFP, 1 PIN_A8  IOBANK8 PSEUDO_DIFFN, 0 PIN_B8  IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 PIN_C9  IOBANK7 PSEUDO_DIFFN, 1 PIN_D9  IOBANK7 PSEUDO_DIFFP, 0 PIN_E9  IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : 3 PIN_F11 IOBANK7 PSEUDO_DIFFN, 2 PIN_A15 IOBANK7 PSEUDO_DIFFP, 1 PIN_A10 IOBANK7 PSEUDO_DIFFN, 0 PIN_B10 IOBANK7 PSEUDO_DIFFP;
        IOTILE : 2 PIN_C11 IOBANK7 SINGLE,       1 PIN_F10 IOBANK7 PSEUDO_DIFFN, 0 PIN_F9  IOBANK7 PSEUDO_DIFFP;
        IOTILE : 3 PIN_A12 IOBANK7 PSEUDO_DIFFN, 2 PIN_B12 IOBANK7 PSEUDO_DIFFP, 1 PIN_A11 IOBANK7 PSEUDO_DIFFN, 0 PIN_B11 IOBANK7 PSEUDO_DIFFP;
        IOTILE : 1 PIN_E11 IOBANK7 SINGLE,       0 PIN_E10 IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_C14 IOBANK7 PSEUDO_DIFFN, 0 PIN_D14 IOBANK7 PSEUDO_DIFFP;
      END_PIN_INFO
    END_IO

    SKIP_X  : $PLLOUT_0 $DPCLK_X0 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X1;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_N3  IOBANK3 PSEUDO_DIFFP, 0 PIN_P3  IOBANK3 PSEUDO_DIFFN, 3 PIN_R3  IOBANK3 PSEUDO_DIFFP, 2 PIN_T3  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_N5  IOBANK3 PSEUDO_DIFFP, 0 PIN_N6  IOBANK3 PSEUDO_DIFFN, 2 PIN_M6  IOBANK3 SINGLE,       3 PIN_P6  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_M7  IOBANK3 PSEUDO_DIFFP, 0 PIN_K8  IOBANK3 PSEUDO_DIFFN, 3 PIN_R5  IOBANK3 PSEUDO_DIFFP, 2 PIN_T5  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R6  IOBANK3 PSEUDO_DIFFP, 0 PIN_T6  IOBANK3 PSEUDO_DIFFN, 2 PIN_L7  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_R7  IOBANK3 PSEUDO_DIFFP, 0 PIN_T7  IOBANK3 PSEUDO_DIFFN, 3 PIN_L8  IOBANK3 PSEUDO_DIFFP, 2 PIN_M8  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_N8  IOBANK3 PSEUDO_DIFFP, 0 PIN_P8  IOBANK3 PSEUDO_DIFFN, 3 PIN_R8  IOBANK3 PSEUDO_DIFFP, 2 PIN_T8  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R9  IOBANK4 PSEUDO_DIFFP, 0 PIN_T9  IOBANK4 PSEUDO_DIFFN, 3 PIN_K9  IOBANK4 PSEUDO_DIFFP, 2 PIN_L9  IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_M9  IOBANK4 PSEUDO_DIFFP, 0 PIN_N9  IOBANK4 PSEUDO_DIFFN, 3 PIN_R10 IOBANK4 PSEUDO_DIFFP, 2 PIN_T10 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R11 IOBANK4 PSEUDO_DIFFP, 0 PIN_T11 IOBANK4 PSEUDO_DIFFN, 3 PIN_R12 IOBANK4 PSEUDO_DIFFP, 2 PIN_T12 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_K10 IOBANK4 PSEUDO_DIFFP, 0 PIN_L10 IOBANK4 PSEUDO_DIFFN, 2 PIN_P9  IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : 0 PIN_P11 IOBANK4 SINGLE,       2 PIN_R13 IOBANK4 PSEUDO_DIFFP, 1 PIN_T13 IOBANK4 PSEUDO_DIFFN, 3 PIN_M10 IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 0 PIN_R14 IOBANK4 SINGLE,       3 PIN_P14 IOBANK4 PSEUDO_DIFFP, 2 PIN_L11 IOBANK4 PSEUDO_DIFFN;
        IOTILE : 3 PIN_M11 IOBANK4 PSEUDO_DIFFP, 2 PIN_N12 IOBANK4 PSEUDO_DIFFN;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 1 NC_17P_CLK0 IOBANK1 DIFFP_IN, 0 PIN_E1 IOBANK1 DIFFN_IN, 3 PIN_M2 IOBANK2 DIFFP_IN, 2 PIN_M1 IOBANK2 DIFFN_IN;
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 3 PIN_M16 IOBANK5 DIFFN_IN, 2 PIN_M15 IOBANK5 DIFFP_IN, 1 PIN_E16 IOBANK6 DIFFN_IN, 0 PIN_E15 IOBANK6 DIFFP_IN;
    END_PIN_INFO
  END_IO

  IO IOWD
    DIRECTION  : W;
    DIMENSION  : 0 $CCB_MCU_MIN_Y 0 $CCB_MCU_MIN_Y;
    GRID_INDEX : IOW $CCB_MCU_MIN_Y;
    DEDICATE   : YES;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
        IOTILE : 0 nCONFIG IOBANK1 DEDICATE_IN, 1 PIN_H4 IOBANK1 DEDICATE_IN, 2 PIN_H3 IOBANK1 DEDICATE_IN, 3 PIN_J5 IOBANK1 DEDICATE_IN, 4 PIN_J4 IOBANK1 DEDICATE_OUT, 5 nCE IOBANK1 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOW_DP0
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y1 0 $DPCLK_Y1;
    GRID_INDEX : DPCLK 0;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_G2 IOBANK1 DIFFP, 1 PIN_G1 IOBANK1 DIFFN, 3 PIN_H1 IOBANK1 SINGLE_D2, 4 PIN_H2 IOBANK1 SINGLE_D0;
    END_PIN_INFO
  END_IO
  IO IOW_DP1
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y0 0 $DPCLK_Y0;
    GRID_INDEX : DPCLK 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_L2 IOBANK2 DIFFP, 1 PIN_L1 IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOS_DP2
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X0 0 $DPCLK_X0 0;
    GRID_INDEX : DPCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_T2 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS_DP3
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X1 0 $DPCLK_X1 0;
    GRID_INDEX : DPCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 0 PIN_N11 IOBANK4 SINGLE, 3 PIN_T14 IOBANK4 PSEUDO_DIFFP, 2 PIN_T15 IOBANK4 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP4
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y2 $MAX_X $DPCLK_Y2;
    GRID_INDEX : DPCLK 4;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_J11 IOBANK5 SINGLE, 3 PIN_K16 IOBANK5 DIFFN, 2 PIN_K15 IOBANK5 DIFFP;
    END_PIN_INFO
  END_IO
  IO IOE_DP5
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y3 $MAX_X $DPCLK_Y3;
    GRID_INDEX : DPCLK 5;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_F16 IOBANK6 DIFFN_D3, 4 PIN_F15 IOBANK6 DIFFP, 2 PIN_B16 IOBANK6 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION_DP6
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X3 $MAX_Y $DPCLK_X3 $MAX_Y;
    GRID_INDEX : DPCLK 6;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_D11 IOBANK7 PSEUDO_DIFFN, 2 PIN_D12 IOBANK7 PSEUDO_DIFFP, 1 PIN_A13 IOBANK7 PSEUDO_DIFFN, 0 PIN_B13 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO
  IO ION_DP7
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X2 $MAX_Y $DPCLK_X2 $MAX_Y;
    GRID_INDEX : DPCLK 7;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_A3 IOBANK8 PSEUDO_DIFFN, 2 PIN_B3 IOBANK8 PSEUDO_DIFFP, 1 PIN_C3 IOBANK8 PSEUDO_DIFFN, 0 PIN_D3 IOBANK8 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  IO IOS_PLLOUT
    DIRECTION  : S;
    DIMENSION  : $PLLOUT_0 0 $PLLOUT_0 0;
    GRID_INDEX : IOS $PLLOUT_0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_R4 IOBANK3 PSEUDO_DIFFP, 0 PIN_T4 IOBANK3 PSEUDO_DIFFN, 3 PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP, 2 PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO ION_PLLOUT
    DIRECTION  : N;
    DIMENSION  : $PLLOUT_1 $MAX_Y $PLLOUT_1 $MAX_Y;
    GRID_INDEX : ION $PLLOUT_1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 3 PIN_A14 IOBANK7 PSEUDO_DIFFN, 2 PIN_B14 IOBANK7 PSEUDO_DIFFP, 1 PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN, 0 PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT  : i_tck PIN_H3;
      INPUT  : i_tms PIN_J5;
      INPUT  : i_tdi PIN_H4;
      OUTPUT : o_tdo PIN_J4;
      INPUT  : i_cen nCE;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG10KSDE176
  MASTER     : AG11K;
  IsHidden   : NO;
  QuartusDevice: EP4CE10F17C8;
  StartPin   : NC_17P_CLK0;
  DevOePin   : PIN_108;
  DevClrnPin : PIN_109;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $DPCLK_Y0 $GCLK_Y0 $DPCLK_Y1 $MCU_CONN_Y THRU $CCB_MCU_MAX_Y;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 0 PIN_38    IOBANK2 SINGLE,             1 PIN_39    IOBANK2 SINGLE,   3 PIN_40     IOBANK2 DIFFP,       2 PIN_42 IOBANK2 DIFFN;
        IOTILE : 0 PIN_33    IOBANK2 SINGLE,             2 PIN_34    IOBANK2 DIFFP,    1 PIN_35     IOBANK2 DIFFN,       4 PIN_36 IOBANK2 SINGLE,   5 PIN_37 IOBANK2 SINGLE;
        IOTILE : 1 SDRAM_DQ1 IOBANK2 DIFFP,              0 SDRAM_DQ0 IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 SDRAM_DQ3 IOBANK2 DIFFP,              0 SDRAM_DQ2 IOBANK2 DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_26    IOBANK2 DIFFP,              0 PIN_27    IOBANK2 DIFFN,    3 SDRAM_DQ4  IOBANK2 SINGLE;
        IOTILE : ;
        IOTILE : 0 nSTATUS   IOBANK1 DEDICATE_OPENDRAIN, 2 NC_10     IOBANK1 SINGLE,   3 POR_TEST   IOBANK2 DEDICATE_IN, 5 PIN_13 IOBANK1 DIFFP,    4 PIN_14 IOBANK1 DIFFN;
        IOTILE : 1 PIN_6     IOBANK1 DIFFP,              0 PIN_8     IOBANK1 DIFFN_D1, 2 SDRAM_DQ15 IOBANK1 SINGLE,      5 PIN_9  IOBANK1 DIFFP_D1, 4 PIN_10 IOBANK1 DIFFN;
        IOTILE : 0 PIN_1     IOBANK1 SINGLE,             1 PIN_2     IOBANK1 SINGLE,   2 PIN_3      IOBANK1 SINGLE,      3 PIN_4  IOBANK1 SINGLE;
      END_PIN_INFO
    END_IO

    SKIP_Y : $DPCLK_Y2 $GCLK_Y1 $DPCLK_Y3 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : ;
        IOTILE : 1 PIN_89            IOBANK5 SINGLE,             0 PIN_90     IOBANK5 SINGLE;
        IOTILE : 1 PIN_91            IOBANK5 SINGLE,             0 PIN_92     IOBANK5 SINGLE;
        IOTILE : 1 PIN_93            IOBANK5 SINGLE,             0 PIN_94     IOBANK5 SINGLE;
        IOTILE : 1 PIN_95            IOBANK5 DIFFN,              0 PIN_96     IOBANK5 DIFFP;
        IOTILE : 0 PIN_98            IOBANK5 SINGLE;
        IOTILE : 2 PIN_100           IOBANK5 DIFFN,              1 PIN_101    IOBANK5 DIFFP,       0 PIN_102    IOBANK5 SINGLE;
        IOTILE : 2 PIN_103           IOBANK5 SINGLE,             1 PIN_104    IOBANK5 DIFFN,       0 PIN_106    IOBANK5 DIFFP;
        IOTILE : 1 PIN_108           IOBANK5 DIFFN,              0 PIN_109    IOBANK5 DIFFP;
        IOTILE : 2 SDRAM_DQ18        IOBANK5 DIFFN,              1 SDRAM_DQ19 IOBANK5 DIFFP,       0 PIN_110    IOBANK5 SINGLE;
        IOTILE : 2 CONF_DONE         IOBANK6 DEDICATE_OPENDRAIN, 1 MSEL0      VCCINT  DEDICATE_IN, 0 MSEL1      VCCINT  DEDICATE_IN;
        IOTILE : 0 MSEL2             VCCINT  DEDICATE_IN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 2 NC_119N_INIT_DONE IOBANK6 DIFFN_D3,           1 PIN_119    IOBANK6 DIFFP,       0 SDRAM_DQ30 IOBANK6 SINGLE;
        IOTILE : 2 PIN_125           IOBANK6 SINGLE,             1 PIN_126    IOBANK6 DIFFN,       0 PIN_128    IOBANK6 DIFFP;
        IOTILE : 2 PIN_129           IOBANK6 SINGLE,             1 PIN_130    IOBANK6 DIFFN,       0 SDRAM_DQ31 IOBANK6 DIFFP;
        IOTILE : ;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X  : $CCB_MCU_MIN_X THRU $CCB_MCU_MAX_X $DPCLK_X2 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X3 $PLLOUT_1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_171    IOBANK8 PSEUDO_DIFFN, 0 SDRAM_DQ13 IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 SDRAM_DQ10 IOBANK8 PSEUDO_DIFFN, 2 SDRAM_DQ11 IOBANK8 PSEUDO_DIFFP, 1 PIN_170   IOBANK8 PSEUDO_DIFFN, 0 SDRAM_DQ12 IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_165    IOBANK8 SINGLE,       2 SDRAM_DQ9  IOBANK8 SINGLE,       1 PIN_166   IOBANK8 PSEUDO_DIFFN, 0 PIN_168    IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 SDRAM_CLK  IOBANK8 SINGLE,       1 SDRAM_DQM1 IOBANK8 PSEUDO_DIFFN, 0 SDRAM_DQ8 IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_159    IOBANK8 PSEUDO_DIFFN, 2 PIN_160    IOBANK8 PSEUDO_DIFFP, 1 PIN_162   IOBANK8 PSEUDO_DIFFN, 0 PIN_163    IOBANK8 PSEUDO_DIFFP;
        IOTILE : 3 PIN_154    IOBANK8 SINGLE,       2 PIN_156    IOBANK8 SINGLE,       1 PIN_157   IOBANK8 PSEUDO_DIFFN, 0 PIN_158    IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_152    IOBANK7 PSEUDO_DIFFN, 2 SDRAM_BA0  IOBANK7 PSEUDO_DIFFP, 1 SDRAM_BA1 IOBANK8 PSEUDO_DIFFN, 0 PIN_153    IOBANK8 PSEUDO_DIFFP;
        IOTILE : 2 SDRAM_A0   IOBANK7 PSEUDO_DIFFN, 1 SDRAM_A10  IOBANK7 PSEUDO_DIFFP, 0 PIN_151   IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : 3 SDRAM_A2   IOBANK7 PSEUDO_DIFFN, 2 SDRAM_A1   IOBANK7 PSEUDO_DIFFP, 1 PIN_146   IOBANK7 PSEUDO_DIFFN, 0 PIN_148    IOBANK7 PSEUDO_DIFFP;
        IOTILE : 2 SDRAM_DQ24 IOBANK7 SINGLE,       1 SDRAM_DQM3 IOBANK7 PSEUDO_DIFFN, 0 SDRAM_A3  IOBANK7 PSEUDO_DIFFP;
        IOTILE : 3 PIN_142    IOBANK7 PSEUDO_DIFFN, 2 PIN_143    IOBANK7 PSEUDO_DIFFP, 1 PIN_144   IOBANK7 PSEUDO_DIFFN, 0 SDRAM_DQ25 IOBANK7 PSEUDO_DIFFP;
        IOTILE : 1 SDRAM_DQ26 IOBANK7 SINGLE,       0 PIN_140    IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_134    IOBANK7 PSEUDO_DIFFN, 0 PIN_135    IOBANK7 PSEUDO_DIFFP;
      END_PIN_INFO
    END_IO

    SKIP_X  : $PLLOUT_0 $DPCLK_X0 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X1;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_46     IOBANK3 PSEUDO_DIFFP, 0 PIN_47    IOBANK3 PSEUDO_DIFFN, 3 PIN_48    IOBANK3 PSEUDO_DIFFP, 2 PIN_49     IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 SDRAM_DQ5  IOBANK3 PSEUDO_DIFFP, 0 SDRAM_DQ6 IOBANK3 PSEUDO_DIFFN, 2 SDRAM_DQ7 IOBANK3 SINGLE,       3 SDRAM_DQM0 IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_56     IOBANK3 PSEUDO_DIFFP, 0 PIN_57    IOBANK3 PSEUDO_DIFFN, 3 PIN_58    IOBANK3 PSEUDO_DIFFP, 2 PIN_59     IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_60     IOBANK3 PSEUDO_DIFFP, 0 PIN_61    IOBANK3 PSEUDO_DIFFN, 2 PIN_62    IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_63     IOBANK3 PSEUDO_DIFFP, 0 PIN_64    IOBANK3 PSEUDO_DIFFN, 3 PIN_65    IOBANK3 PSEUDO_DIFFP, 2 PIN_67     IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 SDRAM_CKE  IOBANK3 PSEUDO_DIFFP, 0 SDRAM_WE  IOBANK3 PSEUDO_DIFFN, 3 SDRAM_CAS IOBANK3 PSEUDO_DIFFP, 2 SDRAM_RAS  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 SDRAM_CS   IOBANK4 PSEUDO_DIFFP, 0 SDRAM_A9  IOBANK4 PSEUDO_DIFFN, 3 SDRAM_A8  IOBANK4 PSEUDO_DIFFP, 2 SDRAM_A7   IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 SDRAM_A6   IOBANK4 PSEUDO_DIFFP, 0 SDRAM_A5  IOBANK4 PSEUDO_DIFFN, 3 SDRAM_A4  IOBANK4 PSEUDO_DIFFP, 2 SDRAM_DQM2 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 SDRAM_DQ23 IOBANK4 PSEUDO_DIFFP, 0 PIN_70    IOBANK4 PSEUDO_DIFFN, 3 PIN_72    IOBANK4 PSEUDO_DIFFP, 2 SDRAM_DQ22 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_74     IOBANK4 PSEUDO_DIFFP, 0 PIN_75    IOBANK4 PSEUDO_DIFFN, 2 PIN_76    IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : 0 PIN_77     IOBANK4 SINGLE,       2 PIN_78    IOBANK4 PSEUDO_DIFFP, 1 PIN_79    IOBANK4 PSEUDO_DIFFN, 3 SDRAM_DQ21 IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 0 PIN_83     IOBANK4 SINGLE,       3 PIN_85    IOBANK4 PSEUDO_DIFFP, 2 PIN_86    IOBANK4 PSEUDO_DIFFN;
        IOTILE : 3 PIN_87     IOBANK4 PSEUDO_DIFFP, 2 PIN_88    IOBANK4 PSEUDO_DIFFN;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 1 NC_17P_CLK0 IOBANK1 DIFFP_IN, 0 PIN_23 IOBANK1 DIFFN_IN, 3 PIN_24 IOBANK2 DIFFP_IN, 2 PIN_25 IOBANK2 DIFFN_IN;
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 3 PIN_111 IOBANK5 DIFFN_IN, 2 PIN_112 IOBANK5 DIFFP_IN, 1 PIN_114 IOBANK6 DIFFN_IN, 0 PIN_115 IOBANK6 DIFFP_IN;
    END_PIN_INFO
  END_IO

  IO IOWD
    DIRECTION  : W;
    DIMENSION  : 0 $CCB_MCU_MIN_Y 0 $CCB_MCU_MIN_Y;
    GRID_INDEX : IOW $CCB_MCU_MIN_Y;
    DEDICATE   : YES;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
        IOTILE : 0 nCONFIG IOBANK1 DEDICATE_IN, 1 PIN_18 IOBANK1 DEDICATE_IN, 2 PIN_19 IOBANK1 DEDICATE_IN, 3 PIN_21 IOBANK1 DEDICATE_IN, 4 PIN_22 IOBANK1 DEDICATE_OUT, 5 nCE IOBANK1 DEDICATE_IN;
    END_PIN_INFO
  END_IO
  IO IOW_DP0
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y1 0 $DPCLK_Y1;
    GRID_INDEX : DPCLK 0;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 NC_13P_DPCLK0 IOBANK1 DIFFP, 1 SDRAM_DQ14 IOBANK1 DIFFN, 3 PIN_15 IOBANK1 SINGLE_D2, 4 PIN_16 IOBANK1 SINGLE_D0;
    END_PIN_INFO
  END_IO
  IO IOW_DP1
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y0 0 $DPCLK_Y0;
    GRID_INDEX : DPCLK 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_31 IOBANK2 DIFFP, 1 PIN_32 IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOS_DP2
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X0 0 $DPCLK_X0 0;
    GRID_INDEX : DPCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_50 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS_DP3
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X1 0 $DPCLK_X1 0;
    GRID_INDEX : DPCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 0 PIN_80 IOBANK4 SINGLE, 3 SDRAM_DQ20 IOBANK4 PSEUDO_DIFFP, 2 PIN_81 IOBANK4 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP4
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y2 $MAX_X $DPCLK_Y2;
    GRID_INDEX : DPCLK 4;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_107 IOBANK5 SINGLE, 3 SDRAM_DQ16 IOBANK5 DIFFN, 2 SDRAM_DQ17 IOBANK5 DIFFP;
    END_PIN_INFO
  END_IO
  IO IOE_DP5
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y3 $MAX_X $DPCLK_Y3;
    GRID_INDEX : DPCLK 5;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_120 IOBANK6 DIFFN_D3, 4 PIN_122 IOBANK6 DIFFP, 2 PIN_124 IOBANK6 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION_DP6
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X3 $MAX_Y $DPCLK_X3 $MAX_Y;
    GRID_INDEX : DPCLK 6;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_136 IOBANK7 PSEUDO_DIFFN, 2 PIN_137 IOBANK7 PSEUDO_DIFFP, 1 SDRAM_DQ29 IOBANK7 PSEUDO_DIFFN, 0 PIN_139 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO
  IO ION_DP7
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X2 $MAX_Y $DPCLK_X2 $MAX_Y;
    GRID_INDEX : DPCLK 7;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_172 IOBANK8 PSEUDO_DIFFN, 2 PIN_173 IOBANK8 PSEUDO_DIFFP, 1 PIN_175 IOBANK8 PSEUDO_DIFFN, 0 PIN_176 IOBANK8 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  IO IOS_PLLOUT
    DIRECTION  : S;
    DIMENSION  : $PLLOUT_0 0 $PLLOUT_0 0;
    GRID_INDEX : IOS $PLLOUT_0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_52 IOBANK3 PSEUDO_DIFFP, 0 PIN_53 IOBANK3 PSEUDO_DIFFN, 3 PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP, 2 PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO ION_PLLOUT
    DIRECTION  : N;
    DIMENSION  : $PLLOUT_1 $MAX_Y $PLLOUT_1 $MAX_Y;
    GRID_INDEX : ION $PLLOUT_1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 3 SDRAM_DQ28 IOBANK7 PSEUDO_DIFFN, 2 SDRAM_DQ27 IOBANK7 PSEUDO_DIFFP, 1 PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN, 0 PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT  : i_tck PIN_19;
      INPUT  : i_tms PIN_21;
      INPUT  : i_tdi PIN_18;
      OUTPUT : o_tdo PIN_22;
      INPUT  : i_cen nCE;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG10KE
  MASTER   : AG10K, CLEAR_GRIDS;
  IsHidden : YES;

  SIZE         : 36 25;
  DeviceID     : 0x01000010;
  QuartusDevice: EP4CE10F17C8;
  GclkInverted : NO;
  FlashType    : SPI;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 10;
  SEAM_REGIONS : 2;
  IO_TYPE      : RIO;
  ConfigSuffix : _agx;
  StartPin     : PIN_H1;
  FirstPin     : PIN_D4;
  DevOePin     : PIN_J16;
  DevClrnPin   : PIN_J15;

  CHIP_VAR : CORE_X   33;
  CHIP_VAR : CORE_Y   23;
  CHIP_VAR : ROGIC_X  34;
  CHIP_VAR : MAX_X    35;
  CHIP_VAR : MAX_Y    24;
  CHIP_VAR : BRAM0_X  15;
  CHIP_VAR : MULT0_X  20;
  CHIP_VAR : BRAM1_X  27;
  CHIP_VAR : GCLK_Y0  11;
  CHIP_VAR : GCLK_Y1  12;
  CHIP_VAR : DPCLK_Y0 8;
  CHIP_VAR : DPCLK_Y1 18;
  CHIP_VAR : DPCLK_Y2 9;
  CHIP_VAR : DPCLK_Y3 18;
  CHIP_VAR : DPCLK_X0 3;
  CHIP_VAR : DPCLK_X1 30;
  CHIP_VAR : DPCLK_X2 3;
  CHIP_VAR : DPCLK_X3 30;
  CHIP_VAR : PLLOUT_0 5;
  CHIP_VAR : PLLOUT_1 28;
  CHIP_VAR : WL_L     17;
  CHIP_VAR : WL_R     18;

  CHIP_VAR : CCB_MCU_MIN_X 1;
  CHIP_VAR : CCB_MCU_MAX_X 9;
  CHIP_VAR : CCB_MCU_MIN_Y 18;
  CHIP_VAR : CCB_MCU_MAX_Y 23;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC ZLOGIC0
      DIMENSION  : 1 0 $WL_L 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC ZLOGIC1
      DIMENSION  : $WL_R 0 $CORE_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    SKIP_Y : 1 $DPCLK_Y0 $GCLK_Y0 $DPCLK_Y1;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_P2  IOBANK2 DIFFP,              0 PIN_P1 IOBANK2 DIFFN;
        IOTILE : 0 PIN_R1  IOBANK2 SINGLE;
        IOTILE : 0 PIN_K5  IOBANK2 SINGLE,             1 PIN_L4 IOBANK2 SINGLE;
        IOTILE : 0 PIN_L3  IOBANK2 SINGLE,             2 PIN_N2 IOBANK2 DIFFP,       1 PIN_N1 IOBANK2 DIFFN;
        IOTILE : 1 PIN_K6  IOBANK2 DIFFP,              0 PIN_L6 IOBANK2 DIFFN;
        IOTILE : 1 PIN_J2  IOBANK2 DIFFP,              0 PIN_J1 IOBANK2 DIFFN,       2 PIN_J6 IOBANK2 SINGLE;
        IOTILE : 0 TDO     IOBANK1 DEDICATE_IN,        1 nCE    IOBANK1 DEDICATE_IN;
        IOTILE : 0 TMS     IOBANK1 DEDICATE_IN;
        IOTILE : 0 TDI     IOBANK1 DEDICATE_OUT,       1 TCK    IOBANK1 DEDICATE_IN;
        IOTILE : 0 nCONFIG IOBANK1 DEDICATE_IN;
        IOTILE : ;
        IOTILE : 0 PIN_H1  IOBANK1 SINGLE_D2,          1 PIN_H2 IOBANK1 SINGLE_D0;
        IOTILE : 0 PIN_G5  IOBANK1 SINGLE,             2 PIN_F2 IOBANK1 DIFFP,       1 PIN_F1 IOBANK1 DIFFN;
        IOTILE : 0 nStatus IOBANK1 DEDICATE_OPENDRAIN;
        IOTILE : 0 PIN_F3  IOBANK1 SINGLE,             2 PIN_D2 IOBANK1 DIFFP,       1 PIN_D1 IOBANK1 DIFFN;
        IOTILE : 0 PIN_B1  IOBANK1 SINGLE,             2 PIN_C2 IOBANK1 DIFFP,       1 PIN_C1 IOBANK1 DIFFN;
        IOTILE : 0 PIN_D4  IOBANK1 SINGLE,             1 PIN_E5 IOBANK1 DIFFP,       2 PIN_F5 IOBANK1 DIFFN;
      END_PIN_INFO
    END_IO

    SKIP_Y : 1 $DPCLK_Y2 $GCLK_Y1 $DPCLK_Y3 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_N13   IOBANK5 SINGLE,             0 PIN_M12 IOBANK5 SINGLE;
        IOTILE : 1 PIN_L12   IOBANK5 SINGLE,             0 PIN_K12 IOBANK5 SINGLE;
        IOTILE : 1 PIN_N14   IOBANK5 SINGLE,             0 PIN_P15 IOBANK5 SINGLE;
        IOTILE : 1 PIN_P16   IOBANK5 DIFFN,              0 PIN_R16 IOBANK5 DIFFP;
        IOTILE : 0 PIN_K11   IOBANK5 SINGLE;
        IOTILE : 2 PIN_N16   IOBANK5 DIFFN,              1 PIN_N15 IOBANK5 DIFFP,       0 PIN_L14 IOBANK5 SINGLE;
        IOTILE : 2 PIN_L13   IOBANK5 SINGLE,             1 PIN_L16 IOBANK5 DIFFN,       0 PIN_L15 IOBANK5 DIFFP;
        IOTILE : 1 PIN_J15   IOBANK5 DIFFP,              0 PIN_J14 IOBANK5 DIFFN;
        IOTILE : 1 PIN_J12   IOBANK5 DIFFP,              0 PIN_J13 IOBANK5 SINGLE;
        IOTILE : 2 CONF_DONE IOBANK6 DEDICATE_OPENDRAIN, 1 MSEL0   VCCINT  DEDICATE_IN, 0 MSEL1   VCCINT  DEDICATE_IN;
        IOTILE : 0 MSEL2     VCCINT  DEDICATE_IN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 2 PIN_G16   IOBANK6 DIFFN_D3,           1 PIN_G15 IOBANK6 DIFFP,       0 PIN_F13 IOBANK6 SINGLE;
        IOTILE : 2 PIN_F14   IOBANK6 SINGLE,             1 PIN_D16 IOBANK6 DIFFN,       0 PIN_D15 IOBANK6 DIFFP;
        IOTILE : 2 PIN_G11   IOBANK6 SINGLE,             1 PIN_C16 IOBANK6 DIFFN,       0 PIN_C15 IOBANK6 DIFFP;
        IOTILE : ;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X  : $DPCLK_X2 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X3 $PLLOUT_1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_C3  IOBANK8 PSEUDO_DIFFN, 0 PIN_D3  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 3 PIN_A2  IOBANK8 PSEUDO_DIFFN, 2 PIN_B5  IOBANK8 PSEUDO_DIFFP, 1 PIN_A4  IOBANK8 PSEUDO_DIFFN, 0 PIN_B4  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_E7  IOBANK8 SINGLE,       2 PIN_E6  IOBANK8 SINGLE,       1 PIN_A5  IOBANK8 PSEUDO_DIFFN, 0 NC_173P IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 2 PIN_C6  IOBANK8 SINGLE,       1 PIN_A6  IOBANK8 PSEUDO_DIFFN, 0 PIN_B6  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_A7  IOBANK8 PSEUDO_DIFFN, 2 PIN_B7  IOBANK8 PSEUDO_DIFFP, 1 PIN_F6  IOBANK8 PSEUDO_DIFFN, 0 PIN_F7  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_C8  IOBANK8 SINGLE,       2 PIN_D8  IOBANK8 SINGLE,       1 PIN_E8  IOBANK8 PSEUDO_DIFFN, 0 PIN_F8  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_A9  IOBANK7 PSEUDO_DIFFN, 2 PIN_B9  IOBANK7 PSEUDO_DIFFP, 1 PIN_A8  IOBANK8 PSEUDO_DIFFN, 0 PIN_B8  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 2 PIN_C9  IOBANK7 PSEUDO_DIFFN, 1 PIN_D9  IOBANK7 PSEUDO_DIFFP, 0 PIN_E9  IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : 2 PIN_A15 IOBANK7 PSEUDO_DIFFP, 1 PIN_A10 IOBANK7 PSEUDO_DIFFN, 0 PIN_B10 IOBANK7 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_C11 IOBANK7 SINGLE,       2 PIN_F10 IOBANK7 PSEUDO_DIFFN, 1 PIN_F9  IOBANK7 PSEUDO_DIFFP, 0 PIN_F11 IOBANK7 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 3 PIN_A12 IOBANK7 PSEUDO_DIFFN, 2 PIN_B12 IOBANK7 PSEUDO_DIFFP, 1 PIN_A11 IOBANK7 PSEUDO_DIFFN, 0 PIN_B11 IOBANK7 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 1 PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN, 0 PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 2 PIN_C14 IOBANK7 PSEUDO_DIFFN, 1 PIN_D14 IOBANK7 PSEUDO_DIFFP, 0 PIN_D11 IOBANK7 PSEUDO_DIFFN;
        IOTILE : ;
      END_PIN_INFO
    END_IO

    SKIP_X  : $PLLOUT_0 $DPCLK_X0 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X1;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_N3  IOBANK3 PSEUDO_DIFFP, 0 PIN_P3  IOBANK3 PSEUDO_DIFFN, 3 PIN_R3  IOBANK3 PSEUDO_DIFFP, 2 PIN_T3  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_N5  IOBANK3 PSEUDO_DIFFP, 0 PIN_N6  IOBANK3 PSEUDO_DIFFN, 2 PIN_M6  IOBANK3 SINGLE,       3 PIN_P6  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_M7  IOBANK3 PSEUDO_DIFFP, 0 PIN_K8  IOBANK3 PSEUDO_DIFFN, 3 PIN_R5  IOBANK3 PSEUDO_DIFFP, 2 PIN_T5  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R6  IOBANK3 PSEUDO_DIFFP, 0 PIN_T6  IOBANK3 PSEUDO_DIFFN, 2 PIN_L7  IOBANK3 SINGLE,       3 PIN_R7  IOBANK3 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 0 PIN_T7  IOBANK3 PSEUDO_DIFFN, 3 PIN_L8  IOBANK3 PSEUDO_DIFFP, 2 PIN_M8  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_N8  IOBANK3 PSEUDO_DIFFP, 0 PIN_P8  IOBANK3 PSEUDO_DIFFN, 3 PIN_R8  IOBANK3 PSEUDO_DIFFP, 2 PIN_T8  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R9  IOBANK4 PSEUDO_DIFFP, 0 PIN_T9  IOBANK4 PSEUDO_DIFFN, 3 PIN_K9  IOBANK4 PSEUDO_DIFFP, 2 PIN_L9  IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_M9  IOBANK4 PSEUDO_DIFFP, 0 PIN_N9  IOBANK4 PSEUDO_DIFFN, 3 PIN_R10 IOBANK4 PSEUDO_DIFFP, 2 PIN_T10 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R11 IOBANK4 PSEUDO_DIFFP, 0 PIN_T11 IOBANK4 PSEUDO_DIFFN, 3 PIN_R12 IOBANK4 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 0 PIN_T12 IOBANK4 PSEUDO_DIFFN, 2 PIN_K10 IOBANK4 PSEUDO_DIFFP, 1 PIN_L10 IOBANK4 PSEUDO_DIFFN, 3 PIN_P9  IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : 0 PIN_P11 IOBANK4 SINGLE,       2 PIN_R13 IOBANK4 PSEUDO_DIFFP, 1 PIN_T13 IOBANK4 PSEUDO_DIFFN, 3 PIN_M10 IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_P14 IOBANK4 PSEUDO_DIFFP, 0 PIN_L11 IOBANK4 PSEUDO_DIFFN, 3 PIN_M11 IOBANK4 PSEUDO_DIFFP, 2 PIN_N12 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 0 PIN_E1 IOBANK1 DIFFN_IN, 3 PIN_M2 IOBANK2 DIFFP_IN, 2 PIN_M1 IOBANK2 DIFFN_IN;
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 3 PIN_M16 IOBANK5 DIFFN_IN, 2 PIN_M15 IOBANK5 DIFFP_IN, 1 PIN_E16 IOBANK6 DIFFN_IN, 0 PIN_E15 IOBANK6 DIFFP_IN;
    END_PIN_INFO
  END_IO

  IO IOW_DP0
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y1 0 $DPCLK_Y1;
    GRID_INDEX : DPCLK 0;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_G2 IOBANK1 DIFFP, 1 PIN_G1 IOBANK1 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOW_DP1
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y0 0 $DPCLK_Y0;
    GRID_INDEX : DPCLK 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 1 PIN_K2 IOBANK2 DIFFP, 0 PIN_K1 IOBANK2 DIFFN, 3 PIN_L2 IOBANK2 DIFFP, 2 PIN_L1 IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOS_DP2
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X0 0 $DPCLK_X0 0;
    GRID_INDEX : DPCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_T2 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS_DP3
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X1 0 $DPCLK_X1 0;
    GRID_INDEX : DPCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 0 PIN_N11 IOBANK4 SINGLE, 1 PIN_R14 IOBANK4 SINGLE, 3 PIN_T14 IOBANK4 PSEUDO_DIFFP, 2 PIN_T15 IOBANK4 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP4
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y2 $MAX_X $DPCLK_Y2;
    GRID_INDEX : DPCLK 4;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_J11 IOBANK5 SINGLE, 2 PIN_K16 IOBANK5 DIFFN, 1 PIN_K15 IOBANK5 DIFFP, 0 PIN_J16 IOBANK5 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP5
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y3 $MAX_X $DPCLK_Y3;
    GRID_INDEX : DPCLK 5;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_F16 IOBANK6 DIFFN_D3, 4 PIN_F15 IOBANK6 DIFFP, 2 PIN_B16 IOBANK6 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION_DP6
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X3 $MAX_Y $DPCLK_X3 $MAX_Y;
    GRID_INDEX : DPCLK 6;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_D12 IOBANK7 PSEUDO_DIFFP, 1 PIN_A13 IOBANK7 PSEUDO_DIFFN, 0 PIN_B13 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO
  IO ION_DP7
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X2 $MAX_Y $DPCLK_X2 $MAX_Y;
    GRID_INDEX : DPCLK 7;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_A3 IOBANK8 PSEUDO_DIFFN, 2 PIN_B3 IOBANK8 PSEUDO_DIFFP, 1 PIN_D5 IOBANK8 PSEUDO_DIFFN, 0 PIN_D6 IOBANK8 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  IO IOS_PLLOUT
    DIRECTION  : S;
    DIMENSION  : $PLLOUT_0 0 $PLLOUT_0 0;
    GRID_INDEX : IOS $PLLOUT_0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_R4 IOBANK3 PSEUDO_DIFFP, 0 PIN_T4 IOBANK3 PSEUDO_DIFFN, 3 PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP, 2 PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO ION_PLLOUT
    DIRECTION  : N;
    DIMENSION  : $PLLOUT_1 $MAX_Y $PLLOUT_1 $MAX_Y;
    GRID_INDEX : ION $PLLOUT_1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 3 PIN_A14 IOBANK7 PSEUDO_DIFFN, 2 PIN_B14 IOBANK7 PSEUDO_DIFFP, 1 PIN_E11 IOBANK7 SINGLE, 0 PIN_E10 IOBANK7 SINGLE;
    END_PIN_INFO
  END_IO

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4 PLL_FB 0;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 9 5 PLL_FB 1;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : PLL_FB 0;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : PLL_FB 0;
    TO_GRIDS   : PLL 0;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 1;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : DPCLK  0;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  1;
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  7;
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  2;
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   0;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : DPCLK  5;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  4;
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  6;
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  3;
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   1;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout4 clkfbout;
    FROM_GRID  : PLL 0;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout4 PLL_FB 0;
    TO_GRIDS   : GCLK 0;
    FROM_GRID  : PLL 1;
    TO_GRIDS   : GCLK 1;

    FROM_TERMS : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK_PIN 0 3;
    TO_GRIDS   : PLL 0;

    FROM_TERMS : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK_PIN 0 3;
    TO_GRIDS   : PLL 1;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : IOS $PLLOUT_0;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : PLL 0;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : ION $PLLOUT_1;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : PLL 1;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 0 $MAX_Y;
    GLOBAL_TRACKS
      // Use SEAM 0-11 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 0-5 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 0 11;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $WL_L 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 6 17;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $WL_R 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB zCLKDIS
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $BRAM0_X $MAX_Y $BRAM0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 6;
      CHAIN_PREFIX : CLKDIS;
      CHAIN_INPUT  : o_clkdis_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdis_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdis_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdis_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdis_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdis_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdis_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_GclkDMUX12 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX13 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX14 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX15 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX16 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX17 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX18 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX19 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX20 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX21 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX22 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX23 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX24 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX0  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX1  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX2  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX3  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX4  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX5  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX6  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX7  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX8  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX9  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX10 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX11 : 48'b0;
    END_CONFIG_CHAIN
  END_BB

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLV;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3;
    TERM_INPUT : PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pllen;
      INPUT  : resetn;
      INPUT  : clkout0en;
      INPUT  : clkout1en;
      INPUT  : clkout2en;
      INPUT  : clkout3en;
      INPUT  : clkout4en;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll_read_en READ_EN ;
      CHAIN_INPUT  : o_pll_update  UPDATE  ;
      CHAIN_INPUT  : o_pll_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll_porb    PORB    ;
      CHAIN_OUTPUT : i_pll_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_EN_PLLOUTN    1'b0;
      CHAIN_BITS : CFG_EN_PLLOUTP    1'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M 1'b0;
      CHAIN_BITS : CFG_DIVNUM_N      9'b0;
      CHAIN_BITS : CFG_DIVNUM_M      9'b0;
      CHAIN_BITS : CFG_DLYNUM_M      8'b0;
      CHAIN_BITS : CFG_DLYNUM_G5     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G4     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G3     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G2     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G1     8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG1    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG1    8'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM   5'b0;
      CHAIN_BITS : CFG_BYPASS        5'b0;
      CHAIN_BITS : CFG_CASCADE       4'b0;
      CHAIN_BITS : CFG_CLK_EN5       1'b0;
      CHAIN_BITS : CFG_CLK_EN4       1'b0;
      CHAIN_BITS : CFG_CLK_EN3       1'b0;
      CHAIN_BITS : CFG_CLK_EN2       1'b0;
      CHAIN_BITS : CFG_CLK_EN1       1'b0;
      CHAIN_BITS : CFG_PllClkFbMUX   2'b0;
      CHAIN_BITS : CFG_FEEDBACK_MODE 1'b0;
      CHAIN_BITS : CFG_PLLFB_DLY     3'b0;
      CHAIN_BITS : CFG_SELCLK_M      3'b0;
      CHAIN_BITS : CFG_SELCLK_G5     3'b0;
      CHAIN_BITS : CFG_SELCLK_G4     3'b0;
      CHAIN_BITS : CFG_SELCLK_G3     3'b0;
      CHAIN_BITS : CFG_SELCLK_G2     3'b0;
      CHAIN_BITS : CFG_SELCLK_G1     3'b0;
      CHAIN_BITS : CFG_PllClkInMUX   3'b0;
      CHAIN_BITS : CFG_PllSeamMUX    3'b0;
      CHAIN_BITS : CFG_CP            3'b010;
      CHAIN_BITS : CFG_RREF          2'b01;
      CHAIN_BITS : CFG_RVI           2'b01;
      CHAIN_BITS : CFG_RLPF          2'b01;
      CHAIN_BITS : CFG_PLL_EN_FLAG   1'b1;
    END_CONFIG_CHAIN
  END_BB
  BB PLL1
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLV;
    GRID_INDEX : PLL 1;
    DIMENSION  : $MAX_X $CORE_Y $MAX_X $CORE_Y;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3;
    TERM_INPUT : PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pllen;
      INPUT  : resetn;
      INPUT  : clkout0en;
      INPUT  : clkout1en;
      INPUT  : clkout2en;
      INPUT  : clkout3en;
      INPUT  : clkout4en;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 3;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll1_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll1_read_en READ_EN ;
      CHAIN_INPUT  : o_pll1_update  UPDATE  ;
      CHAIN_INPUT  : o_pll1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll1_porb    PORB    ;
      CHAIN_OUTPUT : i_pll1_rdata   RDATA   ;
    END_CONFIG_CHAIN
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    ID           : 1;
  END_DECODER

END_CHIP

CHIP AG10KA
  MASTER   : AG10K, CLEAR_GRIDS;
  IsHidden : YES;

  CHARACTER    : SMIC055D_15K_GV0;
  SIZE         : 36 25;
  DeviceID     : 0x01000100;
  QuartusDevice: EP4CE10F17C8;
  GclkInverted : NO;
  FlashType    : SPI;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 10;
  SEAM_REGIONS : 2;
  IO_TYPE      : DIO;
  ConfigSuffix : _agx;
  StartPin     : PIN_H1;
  FirstPin     : PIN_D4;
  DevOePin     : PIN_J16;
  DevClrnPin   : PIN_J15;

  TrackWidth   : T4X  16;
  TrackWidth   : T24X 1;
  TrackWidth   : T16Y 1;

  CHIP_VAR : CORE_X   33;
  CHIP_VAR : CORE_Y   23;
  CHIP_VAR : ROGIC_X  34;
  CHIP_VAR : MAX_X    35;
  CHIP_VAR : MAX_Y    24;
  CHIP_VAR : BRAM0_X  15;
  CHIP_VAR : MULT0_X  20;
  CHIP_VAR : BRAM1_X  27;
  CHIP_VAR : GCLK_Y0  11;
  CHIP_VAR : GCLK_Y1  12;
  CHIP_VAR : DPCLK_Y0 8;
  CHIP_VAR : DPCLK_Y1 18;
  CHIP_VAR : DPCLK_Y2 9;
  CHIP_VAR : DPCLK_Y3 18;
  CHIP_VAR : DPCLK_X0 3;
  CHIP_VAR : DPCLK_X1 30;
  CHIP_VAR : DPCLK_X2 3;
  CHIP_VAR : DPCLK_X3 30;
  CHIP_VAR : PLLOUT_0 5;
  CHIP_VAR : PLLOUT_1 28;
  CHIP_VAR : WL_L     17;
  CHIP_VAR : WL_R     18;

  CHIP_VAR : CCB_MCU_MIN_X 1;
  CHIP_VAR : CCB_MCU_MAX_X 9;
  CHIP_VAR : CCB_MCU_MIN_Y 18;
  CHIP_VAR : CCB_MCU_MAX_Y 23;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC ZLOGIC0
      DIMENSION  : 1 0 $WL_L 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC ZLOGIC1
      DIMENSION  : $WL_R 0 $CORE_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    SKIP_Y : 1 $DPCLK_Y0 $GCLK_Y0 $DPCLK_Y1;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_P2  IOBANK2 DIFFP,              0 PIN_P1 IOBANK2 DIFFN;
        IOTILE : 0 PIN_R1  IOBANK2 SINGLE;
        IOTILE : 0 PIN_K5  IOBANK2 SINGLE,             1 PIN_L4 IOBANK2 SINGLE;
        IOTILE : 0 PIN_L3  IOBANK2 SINGLE,             2 PIN_N2 IOBANK2 DIFFP,       1 PIN_N1 IOBANK2 DIFFN;
        IOTILE : 1 PIN_K6  IOBANK2 DIFFP,              0 PIN_L6 IOBANK2 DIFFN;
        IOTILE : 1 PIN_J2  IOBANK2 DIFFP,              0 PIN_J1 IOBANK2 DIFFN,       2 PIN_J6 IOBANK2 SINGLE;
        IOTILE : 0 TDO     IOBANK1 DEDICATE_IN,        1 nCE    IOBANK1 DEDICATE_IN;
        IOTILE : 0 TMS     IOBANK1 DEDICATE_IN;
        IOTILE : 0 TDI     IOBANK1 DEDICATE_OUT,       1 TCK    IOBANK1 DEDICATE_IN;
        IOTILE : 0 nCONFIG IOBANK1 DEDICATE_IN;
        IOTILE : ;
        IOTILE : 0 PIN_H1  IOBANK1 SINGLE_D2,          1 PIN_H2 IOBANK1 SINGLE_D0;
        IOTILE : 0 PIN_G5  IOBANK1 SINGLE,             2 PIN_F2 IOBANK1 DIFFP,       1 PIN_F1 IOBANK1 DIFFN;
        IOTILE : 0 nStatus IOBANK1 DEDICATE_OPENDRAIN;
        IOTILE : 0 PIN_F3  IOBANK1 SINGLE,             2 PIN_D2 IOBANK1 DIFFP,       1 PIN_D1 IOBANK1 DIFFN;
        IOTILE : 0 PIN_B1  IOBANK1 SINGLE,             2 PIN_C2 IOBANK1 DIFFP,       1 PIN_C1 IOBANK1 DIFFN;
        IOTILE : 0 PIN_D4  IOBANK1 SINGLE,             1 PIN_E5 IOBANK1 DIFFP,       2 PIN_F5 IOBANK1 DIFFN;
      END_PIN_INFO
    END_IO

    SKIP_Y : 1 $DPCLK_Y2 $GCLK_Y1 $DPCLK_Y3 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_N13   IOBANK5 SINGLE,             0 PIN_M12 IOBANK5 SINGLE;
        IOTILE : 1 PIN_L12   IOBANK5 SINGLE,             0 PIN_K12 IOBANK5 SINGLE;
        IOTILE : 1 PIN_N14   IOBANK5 SINGLE,             0 PIN_P15 IOBANK5 SINGLE;
        IOTILE : 1 PIN_P16   IOBANK5 DIFFN,              0 PIN_R16 IOBANK5 DIFFP;
        IOTILE : 0 PIN_K11   IOBANK5 SINGLE;
        IOTILE : 2 PIN_N16   IOBANK5 DIFFN,              1 PIN_N15 IOBANK5 DIFFP,       0 PIN_L14 IOBANK5 SINGLE;
        IOTILE : 2 PIN_L13   IOBANK5 SINGLE,             1 PIN_L16 IOBANK5 DIFFN,       0 PIN_L15 IOBANK5 DIFFP;
        IOTILE : 1 PIN_J15   IOBANK5 DIFFP,              0 PIN_J14 IOBANK5 DIFFN;
        IOTILE : 1 PIN_J12   IOBANK5 DIFFP,              0 PIN_J13 IOBANK5 SINGLE;
        IOTILE : 2 CONF_DONE IOBANK6 DEDICATE_OPENDRAIN, 1 MSEL0   VCCINT  DEDICATE_IN, 0 MSEL1   VCCINT  DEDICATE_IN;
        IOTILE : 0 MSEL2     VCCINT  DEDICATE_IN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 2 PIN_G16   IOBANK6 DIFFN_D3,           1 PIN_G15 IOBANK6 DIFFP,       0 PIN_F13 IOBANK6 SINGLE;
        IOTILE : 2 PIN_F14   IOBANK6 SINGLE,             1 PIN_D16 IOBANK6 DIFFN,       0 PIN_D15 IOBANK6 DIFFP;
        IOTILE : 2 PIN_G11   IOBANK6 SINGLE,             1 PIN_C16 IOBANK6 DIFFN,       0 PIN_C15 IOBANK6 DIFFP;
        IOTILE : ;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X  : $DPCLK_X2 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X3 $PLLOUT_1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_C3  IOBANK8 PSEUDO_DIFFN, 0 PIN_D3  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 3 PIN_A2  IOBANK8 PSEUDO_DIFFN, 2 PIN_B5  IOBANK8 PSEUDO_DIFFP, 1 PIN_A4  IOBANK8 PSEUDO_DIFFN, 0 PIN_B4  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_E7  IOBANK8 SINGLE,       2 PIN_E6  IOBANK8 SINGLE,       1 PIN_A5  IOBANK8 PSEUDO_DIFFN, 0 NC_173P IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 2 PIN_C6  IOBANK8 SINGLE,       1 PIN_A6  IOBANK8 PSEUDO_DIFFN, 0 PIN_B6  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_A7  IOBANK8 PSEUDO_DIFFN, 2 PIN_B7  IOBANK8 PSEUDO_DIFFP, 1 PIN_F6  IOBANK8 PSEUDO_DIFFN, 0 PIN_F7  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_C8  IOBANK8 SINGLE,       2 PIN_D8  IOBANK8 SINGLE,       1 PIN_E8  IOBANK8 PSEUDO_DIFFN, 0 PIN_F8  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_A9  IOBANK7 PSEUDO_DIFFN, 2 PIN_B9  IOBANK7 PSEUDO_DIFFP, 1 PIN_A8  IOBANK8 PSEUDO_DIFFN, 0 PIN_B8  IOBANK8 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 2 PIN_C9  IOBANK7 PSEUDO_DIFFN, 1 PIN_D9  IOBANK7 PSEUDO_DIFFP, 0 PIN_E9  IOBANK7 SINGLE;
        IOTILE : ;
        IOTILE : 2 PIN_A15 IOBANK7 PSEUDO_DIFFP, 1 PIN_A10 IOBANK7 PSEUDO_DIFFN, 0 PIN_B10 IOBANK7 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 3 PIN_C11 IOBANK7 SINGLE,       2 PIN_F10 IOBANK7 PSEUDO_DIFFN, 1 PIN_F9  IOBANK7 PSEUDO_DIFFP, 0 PIN_F11 IOBANK7 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 3 PIN_A12 IOBANK7 PSEUDO_DIFFN, 2 PIN_B12 IOBANK7 PSEUDO_DIFFP, 1 PIN_A11 IOBANK7 PSEUDO_DIFFN, 0 PIN_B11 IOBANK7 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 1 PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN, 0 PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 2 PIN_C14 IOBANK7 PSEUDO_DIFFN, 1 PIN_D14 IOBANK7 PSEUDO_DIFFP, 0 PIN_D11 IOBANK7 PSEUDO_DIFFN;
        IOTILE : ;
      END_PIN_INFO
    END_IO

    SKIP_X  : $PLLOUT_0 $DPCLK_X0 $BRAM0_X $MULT0_X $BRAM1_X $DPCLK_X1;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      PIN_INFO
        IOTILE : 1 PIN_N3  IOBANK3 PSEUDO_DIFFP, 0 PIN_P3  IOBANK3 PSEUDO_DIFFN, 3 PIN_R3  IOBANK3 PSEUDO_DIFFP, 2 PIN_T3  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_N5  IOBANK3 PSEUDO_DIFFP, 0 PIN_N6  IOBANK3 PSEUDO_DIFFN, 2 PIN_M6  IOBANK3 SINGLE,       3 PIN_P6  IOBANK3 SINGLE;
        IOTILE : ;
        IOTILE : 1 PIN_M7  IOBANK3 PSEUDO_DIFFP, 0 PIN_K8  IOBANK3 PSEUDO_DIFFN, 3 PIN_R5  IOBANK3 PSEUDO_DIFFP, 2 PIN_T5  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R6  IOBANK3 PSEUDO_DIFFP, 0 PIN_T6  IOBANK3 PSEUDO_DIFFN, 2 PIN_L7  IOBANK3 SINGLE,       3 PIN_R7  IOBANK3 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 0 PIN_T7  IOBANK3 PSEUDO_DIFFN, 3 PIN_L8  IOBANK3 PSEUDO_DIFFP, 2 PIN_M8  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_N8  IOBANK3 PSEUDO_DIFFP, 0 PIN_P8  IOBANK3 PSEUDO_DIFFN, 3 PIN_R8  IOBANK3 PSEUDO_DIFFP, 2 PIN_T8  IOBANK3 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R9  IOBANK4 PSEUDO_DIFFP, 0 PIN_T9  IOBANK4 PSEUDO_DIFFN, 3 PIN_K9  IOBANK4 PSEUDO_DIFFP, 2 PIN_L9  IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_M9  IOBANK4 PSEUDO_DIFFP, 0 PIN_N9  IOBANK4 PSEUDO_DIFFN, 3 PIN_R10 IOBANK4 PSEUDO_DIFFP, 2 PIN_T10 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
        IOTILE : 1 PIN_R11 IOBANK4 PSEUDO_DIFFP, 0 PIN_T11 IOBANK4 PSEUDO_DIFFN, 3 PIN_R12 IOBANK4 PSEUDO_DIFFP;
        IOTILE : ;
        IOTILE : 0 PIN_T12 IOBANK4 PSEUDO_DIFFN, 2 PIN_K10 IOBANK4 PSEUDO_DIFFP, 1 PIN_L10 IOBANK4 PSEUDO_DIFFN, 3 PIN_P9  IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : 0 PIN_P11 IOBANK4 SINGLE,       2 PIN_R13 IOBANK4 PSEUDO_DIFFP, 1 PIN_T13 IOBANK4 PSEUDO_DIFFN, 3 PIN_M10 IOBANK4 SINGLE;
        IOTILE : ;
        IOTILE : ;
        IOTILE : 1 PIN_P14 IOBANK4 PSEUDO_DIFFP, 0 PIN_L11 IOBANK4 PSEUDO_DIFFN, 3 PIN_M11 IOBANK4 PSEUDO_DIFFP, 2 PIN_N12 IOBANK4 PSEUDO_DIFFN;
        IOTILE : ;
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 0 PIN_E1 IOBANK1 DIFFN_IN, 3 PIN_M2 IOBANK2 DIFFP_IN, 2 PIN_M1 IOBANK2 DIFFN_IN;
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
      IOTILE : 3 PIN_M16 IOBANK5 DIFFN_IN, 2 PIN_M15 IOBANK5 DIFFP_IN, 1 PIN_E16 IOBANK6 DIFFN_IN, 0 PIN_E15 IOBANK6 DIFFP_IN;
    END_PIN_INFO
  END_IO

  IO IOW_DP0
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y1 0 $DPCLK_Y1;
    GRID_INDEX : DPCLK 0;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_G2 IOBANK1 DIFFP, 1 PIN_G1 IOBANK1 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOW_DP1
    DIRECTION  : W;
    DIMENSION  : 0 $DPCLK_Y0 0 $DPCLK_Y0;
    GRID_INDEX : DPCLK 1;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 1 PIN_K2 IOBANK2 DIFFP, 0 PIN_K1 IOBANK2 DIFFN, 3 PIN_L2 IOBANK2 DIFFP, 2 PIN_L1 IOBANK2 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOS_DP2
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X0 0 $DPCLK_X0 0;
    GRID_INDEX : DPCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_T2 IOBANK3 SINGLE;
    END_PIN_INFO
  END_IO
  IO IOS_DP3
    DIRECTION  : S;
    DIMENSION  : $DPCLK_X1 0 $DPCLK_X1 0;
    GRID_INDEX : DPCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 0 PIN_N11 IOBANK4 SINGLE, 1 PIN_R14 IOBANK4 SINGLE, 3 PIN_T14 IOBANK4 PSEUDO_DIFFP, 2 PIN_T15 IOBANK4 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP4
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y2 $MAX_X $DPCLK_Y2;
    GRID_INDEX : DPCLK 4;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_J11 IOBANK5 SINGLE, 2 PIN_K16 IOBANK5 DIFFN, 1 PIN_K15 IOBANK5 DIFFP, 0 PIN_J16 IOBANK5 DIFFN;
    END_PIN_INFO
  END_IO
  IO IOE_DP5
    DIRECTION  : E;
    DIMENSION  : $MAX_X $DPCLK_Y3 $MAX_X $DPCLK_Y3;
    GRID_INDEX : DPCLK 5;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 5 PIN_F16 IOBANK6 DIFFN_D3, 4 PIN_F15 IOBANK6 DIFFP, 2 PIN_B16 IOBANK6 SINGLE;
    END_PIN_INFO
  END_IO
  IO ION_DP6
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X3 $MAX_Y $DPCLK_X3 $MAX_Y;
    GRID_INDEX : DPCLK 6;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 2 PIN_D12 IOBANK7 PSEUDO_DIFFP, 1 PIN_A13 IOBANK7 PSEUDO_DIFFN, 0 PIN_B13 IOBANK7 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO
  IO ION_DP7
    DIRECTION  : N;
    DIMENSION  : $DPCLK_X2 $MAX_Y $DPCLK_X2 $MAX_Y;
    GRID_INDEX : DPCLK 7;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    TERM_IDS   : 2;
    PIN_INFO
      IOTILE : 3 PIN_A3 IOBANK8 PSEUDO_DIFFN, 2 PIN_B3 IOBANK8 PSEUDO_DIFFP, 1 PIN_D5 IOBANK8 PSEUDO_DIFFN, 0 PIN_D6 IOBANK8 PSEUDO_DIFFP;
    END_PIN_INFO
  END_IO

  IO IOS_PLLOUT
    DIRECTION  : S;
    DIMENSION  : $PLLOUT_0 0 $PLLOUT_0 0;
    GRID_INDEX : IOS $PLLOUT_0;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 1 PIN_R4 IOBANK3 PSEUDO_DIFFP, 0 PIN_T4 IOBANK3 PSEUDO_DIFFN, 3 PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP, 2 PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN;
    END_PIN_INFO
  END_IO
  IO ION_PLLOUT
    DIRECTION  : N;
    DIMENSION  : $PLLOUT_1 $MAX_Y $PLLOUT_1 $MAX_Y;
    GRID_INDEX : ION $PLLOUT_1;
    IO_COUNT   : 4;
    GCLK_COUNT : 0;
    PIN_INFO
      IOTILE : 3 PIN_A14 IOBANK7 PSEUDO_DIFFN, 2 PIN_B14 IOBANK7 PSEUDO_DIFFP, 1 PIN_E11 IOBANK7 SINGLE, 0 PIN_E10 IOBANK7 SINGLE;
    END_PIN_INFO
  END_IO

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4 PLL_FB 0;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 9 5 PLL_FB 1;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : PLL_FB 0;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : PLL_FB 0;
    TO_GRIDS   : PLL 0;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 1;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : DPCLK  0;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  1;
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  7;
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  2;
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   0;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : DPCLK  5;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  4;
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  6;
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  3;
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   1;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout4 clkfbout;
    FROM_GRID  : PLL 0;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout4 PLL_FB 0;
    TO_GRIDS   : GCLK 0;
    FROM_GRID  : PLL 1;
    TO_GRIDS   : GCLK 1;

    FROM_TERMS : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK_PIN 0 3;
    TO_GRIDS   : PLL 0;

    FROM_TERMS : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK_PIN 0 3;
    TO_GRIDS   : PLL 1;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : IOS $PLLOUT_0;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : PLL 0;

    FROM_TERMS : IOTERM 0;
    FROM_GRID  : ION $PLLOUT_1;
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : PLL 1;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 0 $MAX_Y;
    GLOBAL_TRACKS
      // Use SEAM 0-11 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 0-5 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 0 11;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $WL_L 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 6 17;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $WL_R 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB zCLKDIS
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $BRAM0_X $MAX_Y $BRAM0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 6;
      CHAIN_PREFIX : CLKDIS;
      CHAIN_INPUT  : o_clkdis_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdis_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdis_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdis_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdis_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdis_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdis_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_GclkDMUX12 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX13 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX14 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX15 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX16 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX17 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX18 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX19 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX20 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX21 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX22 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX23 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX24 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX0  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX1  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX2  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX3  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX4  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX5  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX6  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX7  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX8  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX9  : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX10 : 48'b0;
      CHAIN_BITS : CFG_GclkDMUX11 : 48'b0;
    END_CONFIG_CHAIN
  END_BB

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3;
    TERM_INPUT : PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll_read_en READ_EN ;
      CHAIN_INPUT  : o_pll_update  UPDATE  ;
      CHAIN_INPUT  : o_pll_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll_porb    PORB    ;
      CHAIN_OUTPUT : i_pll_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_EN_PLLOUTN    1'b0;
      CHAIN_BITS : CFG_EN_PLLOUTP    1'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M 1'b0;
      CHAIN_BITS : CFG_DIVNUM_N      9'b0;
      CHAIN_BITS : CFG_DIVNUM_M      9'b0;
      CHAIN_BITS : CFG_DLYNUM_M      8'b0;
      CHAIN_BITS : CFG_DLYNUM_G5     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G4     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G3     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G2     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G1     8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG1    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG1    8'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM   5'b0;
      CHAIN_BITS : CFG_BYPASS        5'b0;
      CHAIN_BITS : CFG_CASCADE       4'b0;
      CHAIN_BITS : CFG_CLK_EN5       1'b0;
      CHAIN_BITS : CFG_CLK_EN4       1'b0;
      CHAIN_BITS : CFG_CLK_EN3       1'b0;
      CHAIN_BITS : CFG_CLK_EN2       1'b0;
      CHAIN_BITS : CFG_CLK_EN1       1'b0;
      CHAIN_BITS : CFG_PllClkFbMUX   2'b0;
      CHAIN_BITS : CFG_FEEDBACK_MODE 1'b0;
      CHAIN_BITS : CFG_PLLFB_DLY     3'b0;
      CHAIN_BITS : CFG_SELCLK_M      3'b0;
      CHAIN_BITS : CFG_SELCLK_G5     3'b0;
      CHAIN_BITS : CFG_SELCLK_G4     3'b0;
      CHAIN_BITS : CFG_SELCLK_G3     3'b0;
      CHAIN_BITS : CFG_SELCLK_G2     3'b0;
      CHAIN_BITS : CFG_SELCLK_G1     3'b0;
      CHAIN_BITS : CFG_PllClkInMUX   3'b0;
      CHAIN_BITS : CFG_PllSeamMUX    3'b0;
      CHAIN_BITS : CFG_CP            3'b010;
      CHAIN_BITS : CFG_RREF          2'b01;
      CHAIN_BITS : CFG_RVI           2'b01;
      CHAIN_BITS : CFG_RLPF          2'b01;
      CHAIN_BITS : CFG_PLL_EN_FLAG   1'b1;
    END_CONFIG_CHAIN
  END_BB
  BB PLL1
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 1;
    DIMENSION  : $MAX_X $CORE_Y $MAX_X $CORE_Y;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3;
    TERM_INPUT : PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 3;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll1_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll1_read_en READ_EN ;
      CHAIN_INPUT  : o_pll1_update  UPDATE  ;
      CHAIN_INPUT  : o_pll1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll1_porb    PORB    ;
      CHAIN_OUTPUT : i_pll1_rdata   RDATA   ;
    END_CONFIG_CHAIN
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    ID           : 1;
  END_DECODER

END_CHIP

CHIP AG15KZ
  IsHidden     : YES;
  FAMILY       : AG_10K;
  CHARACTER    : SMIC055D_15K_GV0;
  QuartusFamily: Cyclone\ IV\ E;
  SIZE         : 44 30;
  DeviceID     : 0x01500001;
  GclkInverted : NO;
  FlashType    : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 256;
  LzwInfo      : 4 8 187 true 400 15;
  ChainCopies  : 4;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 20;
  SEAM_REGIONS : 2;
  IO_TYPE      : DIO;
  ConfigSuffix : _agm;
  SyncHeader   : 967E3C5A;
  FlashCrc     : Yes;
  StartPin     : PIN_3P;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_144N_DEV_OE;
  DevClrnPin   : PIN_145P_DEV_CLRn;

  CHIP_VAR : CORE_X  41;
  CHIP_VAR : CORE_Y  28;
  CHIP_VAR : ROGIC_X 42;
  CHIP_VAR : MAX_X   43;
  CHIP_VAR : MAX_Y   29;
  CHIP_VAR : BRAM0_X 14;
  CHIP_VAR : MULT0_X 19;
  CHIP_VAR : BRAM1_X 26;
  CHIP_VAR : MULT1_X 35;
  CHIP_VAR : SEAM0_R 13;
  CHIP_VAR : SEAM1_L 14;
  CHIP_VAR : SEAM1_R 21;
  CHIP_VAR : SEAM2_L 22;
  CHIP_VAR : SEAM2_R 30;
  CHIP_VAR : SEAM3_L 31;
  CHIP_VAR : SEAM2_G 57;
  CHIP_VAR : SEAM3_G 85;

  CHIP_VAR : GCLK_YW0   14;
  CHIP_VAR : GCLK_XS0   22;
  CHIP_VAR : GCLK_YE0   15;
  CHIP_VAR : GCLK_XN0   22;
  CHIP_VAR : DPCLK_YW0  10;
  CHIP_VAR : DPCLK_YW1  16;
  CHIP_VAR : DPCLK_XS0  15;
  CHIP_VAR : DPCLK_XS1  17;
  CHIP_VAR : DPCLK_XS2  27;
  CHIP_VAR : DPCLK_XS3  31;
  CHIP_VAR : DPCLK_YE0  13;
  CHIP_VAR : DPCLK_YE1  20;
  CHIP_VAR : DPCLK_XN0  15;
  CHIP_VAR : DPCLK_XN1  20;
  CHIP_VAR : DPCLK_XN2  23;
  CHIP_VAR : DPCLK_XN3  28;
  CHIP_VAR : CDPCLK_YW0 4;
  CHIP_VAR : CDPCLK_YW1 21;
  CHIP_VAR : CDPCLK_XS0 5;
  CHIP_VAR : CDPCLK_XS1 36;
  CHIP_VAR : CDPCLK_YE0 4;
  CHIP_VAR : CDPCLK_YE1 27;
  CHIP_VAR : CDPCLK_XN0 8;
  CHIP_VAR : CDPCLK_XN1 38;

  CHIP_VAR : PLL2_YW    23;
  CHIP_VAR : PLLOUT0_XS 6;
  CHIP_VAR : PLLOUT3_XS 38;
  CHIP_VAR : PLLOUT1_XN 36;
  CHIP_VAR : PLLOUT2_XN 7;

  CHIP_VAR : ADC0_XS 1;
  CHIP_VAR : ADC1_XN 41;

  CHIP_VAR : OCT_YW 2;
  CHIP_VAR : OCT_XS $CORE_X;
  CHIP_VAR : OCT_YE 2;
  CHIP_VAR : OCT_XN 40;

  CHIP_VAR : CCB_MIN_X 1;
  CHIP_VAR : CCB_MAX_X 6;
  CHIP_VAR : CCB_MIN_Y 24;
  CHIP_VAR : CCB_MAX_Y $MAX_Y;

  TrackWidth   : T4X  16;
  TrackWidth   : T24X 1;
  TrackWidth   : T16Y 1;

  IO_CHAIN
    CHAIN DEDICATE_IN 0
    END_CHAIN
    CHAIN DEDICATE_OUT 1
    END_CHAIN
    CHAIN DEDICATE_OPENDRAIN 2
    END_CHAIN
    CHAIN SINGLE 3
      // Config name : default_in default_out(also default for unused)
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b000     3'b000;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
    END_CHAIN
    ALIAS : SINGLE_D0 SINGLE 4; // Dual purpose input
    ALIAS : SINGLE_D1 SINGLE 5; // Dual purpose output
    ALIAS : SINGLE_D2 SINGLE 6; // Dual purpose inout
    ALIAS : SINGLE_D3 SINGLE 7; // Dual purpose inout with open drain
    CHAIN DIFFP 8
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b000     3'b000;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
      CFG_LVDS_OUT_EN   : 1'b0       1'b0;
      CFG_LVDS_SEL_CUA  : 3'b000     3'b000;
      CFG_LVDS_IREF     : 10'b0      10'b0110000000;
      CFG_LVDS_IN_EN    : 1'b0       1'b0;
    END_CHAIN
    ALIAS : DIFFN SINGLE 9;
    CHAIN PSEUDO_DIFFP 10
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b000     3'b000;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
      CFG_LVDS_IN_EN    : 1'b0       1'b0;
      CFG_LVDS_SEL_CUA  : 3'b000     3'b000;
    END_CHAIN
    ALIAS : PSEUDO_DIFFN SINGLE 11;
    ALIAS : DIFFP_D1     DIFFP  12; // Dual purpose diffp output
    ALIAS : DIFFN_D1     DIFFN  13; // Dual purpose diffn output
    ALIAS : DIFFN_D3     DIFFN  14; // Dual purpose diffn open drain
    CHAIN DIFFP_IN 15
      CFG_SSTL_SEL_CUA  : 3'b000 3'b000;
      CFG_SSTL_INPUT_EN : 1'b0   1'b0;
      CFG_TRI_INPUT     : 1'b0   1'b0;
      CFG_LVDS_IN_EN    : 1'b0   1'b0;
      CFG_LVDS_SEL_CUA  : 3'b000 3'b000;
    END_CHAIN
    CHAIN DIFFN_IN 16
      CFG_SSTL_SEL_CUA  : 3'b000 3'b000;
      CFG_SSTL_INPUT_EN : 1'b0   1'b0;
      CFG_TRI_INPUT     : 1'b0   1'b0;
    END_CHAIN
    CHAIN OCT_RDN 17
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b000     3'b000;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
      CFG_OSCDIV        : 2'b00      2'b00;
      CFG_ROCTUSR       : 1'b0       1'b0;
      CFG_SEL_CUA       : 1'b0       1'b0;
      CFG_ROCT_EN       : 1'b0       1'b0;
    END_CHAIN
    ALIAS : OCT_RUP SINGLE 18;
  END_IO_CHAIN

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC ZLOGIC0
      DIMENSION  : 1 0 $SEAM0_R 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC ZLOGIC1
      DIMENSION  : $SEAM1_L 0 $SEAM1_R 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC ZLOGIC2
      DIMENSION  : $SEAM2_L 0 $SEAM2_R 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC ZLOGIC3
      DIMENSION  : $SEAM3_L 0 $CORE_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC MULT1
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT1_X 0 $MULT1_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X : $CCB_MIN_X THRU $CCB_MAX_X $CDPCLK_XN0 $DPCLK_XN0 $BRAM0_X $DPCLK_XN1 $MULT0_X $GCLK_XN0 $DPCLK_XN2 $BRAM1_X $DPCLK_XN3 $MULT1_X $CDPCLK_XN1 $OCT_XN $ADC1_XN;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO

    SKIP_X : $ADC0_XS $CDPCLK_XS0 $BRAM0_X $DPCLK_XS0 $DPCLK_XS1 $MULT0_X $GCLK_XS0 $BRAM1_X $DPCLK_XS2 $DPCLK_XS3 $MULT1_X $CDPCLK_XS1 $OCT_XS;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $OCT_YW $CDPCLK_YW0 $DPCLK_YW0 $GCLK_YW0 $DPCLK_YW1 $CDPCLK_YW1 $PLL2_YW $CCB_MIN_Y THRU $CCB_MAX_Y;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO

    SKIP_Y : 1 $OCT_YE $CDPCLK_YE0 $DPCLK_YE0 $GCLK_YE0 $DPCLK_YE1 $CDPCLK_YE1 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_YW0 0 $GCLK_YW0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_YE0 $MAX_X $GCLK_YE0;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_ION
    DIRECTION  : N;
    DIMENSION  : $GCLK_XN0 $MAX_Y $GCLK_XN0 $MAX_Y;
    GRID_INDEX : GCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOS
    DIRECTION  : S;
    DIMENSION  : $GCLK_XS0 0 $GCLK_XS0 0;
    GRID_INDEX : GCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO

  GRID_GROUP
    ENUM_X : 0;
    ENUM_Y : $DPCLK_YW0 $DPCLK_YW1 $CDPCLK_YW0 $CDPCLK_YW1;
    IO IOW_DP
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 0;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XS0 $DPCLK_XS1 $DPCLK_XS2 $DPCLK_XS3 $CDPCLK_XS0 $CDPCLK_XS1;
    ENUM_Y : 0;
    IO IOS_DP
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 4;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $MAX_X;
    ENUM_Y : $DPCLK_YE0 $DPCLK_YE1 $CDPCLK_YE0 $CDPCLK_YE1;
    IO IOE_DP
      DIRECTION  : E;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 10;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XN0 $DPCLK_XN1 $DPCLK_XN2 $DPCLK_XN3 $CDPCLK_XN0 $CDPCLK_XN1;
    ENUM_Y : $MAX_Y;
    IO ION_DP
      DIRECTION  : N;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 14;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  BB zCLKDIS0
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $MULT0_X $MAX_Y $MULT0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 5;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist0_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist0_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist0_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist0_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist0_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_GclkDMUX15 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX16 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX17 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX18 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX19 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX20 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX21 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX22 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX23 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX24 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX25 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX26 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX27 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX28 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX0  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX1  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX2  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX3  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX4  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX5  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX6  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX7  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX8  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX9  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX10 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX11 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX12 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX13 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX14 : 60'b0;
    END_CONFIG_CHAIN
  END_BB

  BB zCLKDIS1
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 1;
    DIMENSION  : $MULT1_X $MAX_Y $MULT1_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 6;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist1_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist1_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist1_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist1_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist1_rdata   RDATA   ;
    END_CONFIG_CHAIN
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4 PLL_FB 0;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4;
    TO_TERMS   : GCLK 0 4;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 5 9;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    TO_TERMS   : GCLK 5 9 PLL_FB 0;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 2;
    TO_TERMS   : GCLK 10 14 PLL_FB 1;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4;
    TO_TERMS   : GCLK 10 14;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 3;
    TO_TERMS   : GCLK 15 19;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    TO_TERMS   : GCLK 15 19 PLL_FB 1;
    TO_GRIDS   : CLKDIS 1;

    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : PLL_FB 0;
    FROM_TERMS : PLL_FB 0;
    TO_GRIDS   : PLL 0;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 2;

    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : PLL_FB 0;
    FROM_TERMS : PLL_FB 0;
    TO_GRIDS   : PLL 1;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 3;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout4 clkfbout;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout4 PLL_FB 0;
    FROM_GRID  : PLL  0;
    TO_GRIDS   : GCLK 0;
    FROM_GRID  : PLL  1;
    TO_GRIDS   : GCLK 1;
    FROM_GRID  : PLL  2;
    TO_GRIDS   : GCLK 2;
    FROM_GRID  : PLL  3;
    TO_GRIDS   : GCLK 3;

    FROM_TERMS : IOTERM 0;
    // GRID DPCLK  0 -  3: CDPCLK1 DPCLK1 DPCLK0 CDPCLK0
    //             4 -  9: CDPCLK2 DPCLK2 DPCLK3 DPCLK4 DPCLK5 CDPCLK3
    //            10 - 13: CDPCLK4 DPCLK6 DPCLK7 CDPCLK5
    //            14 - 19: CDPCLK7 DPCLK11 DPCLK10 DPCLK9 DPCLK8 CDPCLK6
    FROM_GRID  : DPCLK  2; // DPCLK0
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  1; // DPCLK1
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  3; // CDPCLK0
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  14; // CDPCLK7
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  0; // CDPCLK1
    TO_TERMS   : IOTERM 4;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  4; // CDPCLK2
    TO_TERMS   : IOTERM 5;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  12; // DPCLK7
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  11; // DPCLK6
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  13; // CDPCLK5
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  19; // CDPCLK6
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  10; // CDPCLK4
    TO_TERMS   : IOTERM 4;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  9; // CDPCLK3
    TO_TERMS   : IOTERM 5;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  18; // DPCLK8
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  15; // DPCLK11
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  17; // DPCLK9
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  16; // DPCLK10
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  8; // DPCLK5
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  5; // DPCLK2
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  7; // DPCLK4
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  6; // DPCLK3
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   3;

    FROM_TERMS : GCLK_PIN 0 3;
    TO_TERMS   : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 0;
    TO_GRIDS   : PLL  0;
    FROM_GRID  : GCLK 1;
    TO_GRIDS   : PLL  1;
    FROM_GRID  : GCLK 2;
    TO_GRIDS   : PLL  2;
    FROM_GRID  : GCLK 3;
    TO_GRIDS   : PLL  3;

    FROM_TERMS : GCLK_PIN 0 3;
    TO_TERMS   : GCLK_PIN 4 7;
    FROM_GRID  : GCLK 0;
    TO_GRIDS   : PLL  2;
    FROM_GRID  : GCLK 1;
    TO_GRIDS   : PLL  3;
    FROM_GRID  : GCLK 2;
    TO_GRIDS   : PLL  1;
    FROM_GRID  : GCLK 3;
    TO_GRIDS   : PLL  0;

    FROM_TERMS : SEAM 0 5;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : 0 0 $SEAM1_R 0;

    FROM_TERMS : SEAM 0 5;
    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : $SEAM2_L 0 $MAX_X 0;

    FROM_TERMS : SEAM 6 11;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : 0 $MAX_Y $SEAM1_R $MAX_Y;

    FROM_TERMS : SEAM 6 11;
    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : $SEAM2_L $MAX_Y $MAX_X $MAX_Y;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 1 $CORE_Y;
    GLOBAL_TRACKS
      // Use SEAM 12-23 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 12-17 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 12 23;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $SEAM0_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 18 29;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM1_L 0 $SEAM1_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 12 23;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM2_L 0 $SEAM2_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 18 29;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM3_L 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    SIM_LINE   : `define SLICE_GCLKGEN201_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL00_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL0;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll0_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll0_read_en READ_EN ;
      CHAIN_INPUT  : o_pll0_update  UPDATE  ;
      CHAIN_INPUT  : o_pll0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll0_porb    PORB    ;
      CHAIN_OUTPUT : i_pll0_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
      // Order of CHAIN_BITS should match ic
      // Reconfigurable chain bits first
      CHAIN_BITS : CFG_IVCO               3'b100 RECONFIG;
      CHAIN_BITS : CFG_RVI                2'b01  RECONFIG;
      CHAIN_BITS : CFG_RREF               2'b01  RECONFIG;
      CHAIN_BITS : CFG_RLPF               2'b01  RECONFIG;
      CHAIN_BITS : CFG_POST_SCALE_COUNTER 1'b0   RECONFIG;
      CHAIN_BITS : CFG_DUMMY              5'b0   RECONFIG;
      CHAIN_BITS : CFG_ICP                3'b100 RECONFIG;
      CHAIN_BITS : CFG_BYPASS_N           1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HN          8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_N      1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LN          8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_M           1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HM          8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M      1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LM          8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G0          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG0         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G0     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG0         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G1          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG1         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G1     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG1         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G2          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG2         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G2     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG2         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G3          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG3         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G3     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG3         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G4          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG4         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G4     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG4         8'b0   RECONFIG;
      // Non reconfigurable bits
      CHAIN_BITS : CFG_DLYNUM_G4          8'b0;
      CHAIN_BITS : CFG_CLK_EN4            1'b0;
      CHAIN_BITS : CFG_SELCLK_G4          3'b0;
      CHAIN_BITS : CFG_CASCADE3           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G3          8'b0;
      CHAIN_BITS : CFG_CLK_EN3            1'b0;
      CHAIN_BITS : CFG_SELCLK_G3          3'b0;
      CHAIN_BITS : CFG_CASCADE2           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G2          8'b0;
      CHAIN_BITS : CFG_CLK_EN2            1'b0;
      CHAIN_BITS : CFG_SELCLK_G2          3'b0;
      CHAIN_BITS : CFG_CASCADE1           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G1          8'b0;
      CHAIN_BITS : CFG_CLK_EN1            1'b0;
      CHAIN_BITS : CFG_SELCLK_G1          3'b0;
      CHAIN_BITS : CFG_CASCADE0           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G0          8'b0;
      CHAIN_BITS : CFG_CLK_EN0            1'b0;
      CHAIN_BITS : CFG_SELCLK_G0          3'b0;
      CHAIN_BITS : CFG_DLYNUM_M           8'b0;
      CHAIN_BITS : CFG_SELCLK_M           3'b0;
      CHAIN_BITS : CFG_ENB_PLLOUTP        1'b0 EXTERN;
      CHAIN_BITS : CFG_ENB_PLLOUTN        1'b0 EXTERN;
      CHAIN_BITS : CFG_FEEDBACK_MODE      1'b0 EXTERN;
      CHAIN_BITS : CFG_PllSeamMUX         3'b0 EXTERN;
      CHAIN_BITS : CFG_PllClkInMUX        6'b0 EXTERN;
      CHAIN_BITS : CFG_PLLFB_DLY          3'b0 EXTERN;
      CHAIN_BITS : CFG_PllClkFbMUX        2'b0 EXTERN;
      CHAIN_BITS : CFG_PLL_EN_FLAG        1'b1;
    END_CONFIG_CHAIN
  END_BB

  BB PLL1
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 1;
    DIMENSION  : $MAX_X $CORE_Y $MAX_X $CORE_Y;
    SIM_LINE   : `define SLICE_GCLKGEN201_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL10_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL1;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 2;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll1_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll1_read_en READ_EN ;
      CHAIN_INPUT  : o_pll1_update  UPDATE  ;
      CHAIN_INPUT  : o_pll1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll1_porb    PORB    ;
      CHAIN_OUTPUT : i_pll1_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB PLL2
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 2;
    DIMENSION  : 0 $PLL2_YW 0 $PLL2_YW;
    SIM_LINE   : `define SLICE_GCLKGEN201_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL20_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL2;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;
    CONFIG_MODULE : PLL0;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 3;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll2_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll2_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll2_read_en READ_EN ;
      CHAIN_INPUT  : o_pll2_update  UPDATE  ;
      CHAIN_INPUT  : o_pll2_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll2_porb    PORB    ;
      CHAIN_OUTPUT : i_pll2_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB PLL3
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 3;
    DIMENSION  : $MAX_X 1 $MAX_X 1;
    SIM_LINE   : `define SLICE_GCLKGEN201_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL30_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL3;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;
    CONFIG_MODULE : PLL1;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 4;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll3_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll3_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll3_read_en READ_EN ;
      CHAIN_INPUT  : o_pll3_update  UPDATE  ;
      CHAIN_INPUT  : o_pll3_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll3_porb    PORB    ;
      CHAIN_OUTPUT : i_pll3_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB JTAG
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : JTAG;
    GRID_INDEX : LOGIC $CCB_MIN_Y;
    DIMENSION  : 2 $CCB_MIN_Y 2 $CCB_MIN_Y;
    HAS_SRAM   : YES;
    CONFIG_MODULE : BOOT_OSC;
    PIN_INFO
      DIRECTION : S;
      INPUT  : tdouser;
      INPUTS : dummy_in 8;
      OUTPUT : tmsutap;
      OUTPUT : tckutap;
      OUTPUT : tdiutap;
      OUTPUT : shiftuser;
      OUTPUT : clkdruser;
      OUTPUT : updateuser;
      OUTPUT : runidleuser;
      OUTPUT : usr1user;
      OUTPUTS: dummy_out 5;
    END_PIN_INFO
  END_BB

  BB BOOT_OSC
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : BOOT;
    GRID_INDEX : LOGIC $CCB_MIN_Y;
    DIMENSION  : 1 $CCB_MIN_Y 1 $CCB_MIN_Y;
    HAS_SRAM   : YES;
    PIN_INFO
      DIRECTION : S;
      INPUT  : i_boot;
      INPUTS : im_vector_sel 2;
      INPUT  : i_osc_enb;
      INPUTS : dummy_in 5;
      OUTPUT : o_osc;
      OUTPUTS: dummy_out 12;
    END_PIN_INFO
  END_BB

  BB ADC0
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : SARADC;
    GRID_INDEX : IOS $ADC0_XS;
    DIMENSION  : $ADC0_XS 0 $ADC0_XS 0;
    HAS_SRAM   : YES;
    PIN_STYLE  : CellInTile;
    TERM_INPUT : refin;
    TERM_INPUTS: ain 9;
    PIN_INFO
      DIRECTION : N;
      INPUT   : adcenb;
      INPUT   : sclk;
      INPUTS  : insel 4;
      INPUT   : refsel;
      INPUT   : divvi8;
      INPUT   : bgenb;
      OUTPUTS : db 12;
      OUTPUT  : eoc;
    END_PIN_INFO
  END_BB

  BB ADC1
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : SARADC;
    GRID_INDEX : ION $ADC1_XN;
    DIMENSION  : $ADC1_XN $MAX_Y $ADC1_XN $MAX_Y;
    HAS_SRAM   : YES;
    PIN_STYLE  : CellInTile;
    TERM_INPUT : refin;
    TERM_INPUTS: ain 9;
    PIN_INFO
      DIRECTION : S;
      INPUT   : adcenb;
      INPUT   : sclk;
      INPUTS  : insel 4;
      INPUT   : refsel;
      INPUT   : divvi8;
      INPUT   : bgenb;
      OUTPUTS : db 12;
      OUTPUT  : eoc;
    END_PIN_INFO
  END_BB

  BB OCT1
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : IOW $OCT_YW;
    DIMENSION  : 0 $OCT_YW 0 $OCT_YW;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 0 4 0;
    PIN_INFO
      DIRECTION : E;
      INPUT  : clkusr         SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr        SLICE_OCT OCT_RSTNUSR;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
    END_PIN_INFO
  END_BB

  BB OCT2
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : IOS $OCT_XS;
    DIMENSION  : $OCT_XS 0 $OCT_XS 0;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 36 0 1;
    CONFIG_MODULE : ADC0;
    PIN_INFO
      DIRECTION : N;
      INPUT  : clkusr  SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr SLICE_OCT OCT_RSTNUSR;
      INPUTS : dummy_in 7;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
      OUTPUTS : dummy_out 7;
    END_PIN_INFO
  END_BB

  BB OCT3
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : IOE $OCT_YE;
    DIMENSION  : $MAX_X $OCT_YE $MAX_X $OCT_YE;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 43 4 4;
    PIN_INFO
      DIRECTION : W;
      INPUT  : clkusr         SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr        SLICE_OCT OCT_RSTNUSR;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
    END_PIN_INFO
  END_BB

  BB OCT4
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : ION $OCT_XN;
    DIMENSION  : $OCT_XN $MAX_Y $OCT_XN $MAX_Y;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 33 29 2;
    CONFIG_MODULE : ADC1;
    PIN_INFO
      DIRECTION : S;
      INPUT  : clkusr  SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr SLICE_OCT OCT_RSTNUSR;
      INPUTS : dummy_in 7;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
      OUTPUTS : dummy_out 7;
    END_PIN_INFO
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : octdone 0 octdoneuser 0 rupcompout 0 rdncompout 0 rupoctcalnout 0 rdnoctcalnout 0;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : IOW $OCT_YW;

    FROM_TERMS : octdone 1 octdoneuser 1 rupcompout 1 rdncompout 1 rupoctcalnout 1 rdnoctcalnout 1;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : ION $OCT_XN;

    FROM_TERMS : octdone 2 octdoneuser 2 rupcompout 2 rdncompout 2 rupoctcalnout 2 rdnoctcalnout 2;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : IOS $OCT_XS;

    FROM_TERMS : octdone 3 octdoneuser 3 rupcompout 3 rdncompout 3 rupoctcalnout 3 rdnoctcalnout 3;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : IOE $OCT_YE;
  END_GLOBAL_TRACKS

  BB ASPIO
    TILE_TYPE : EmptyTILE;
    GRID_INDEX: ASPIO 0;
    DIMENSION : $CCB_MIN_X $CCB_MAX_Y $CCB_MIN_X $CCB_MAX_Y;
    TERM_INPUT : clkusr0 rstnusr0;
    TERM_INPUT : clkusr1 rstnusr1;
    TERM_INPUT : clkusr2 rstnusr2;
    TERM_INPUT : clkusr3 rstnusr3;
    TERM_OUTPUT : octdone0 octdoneuser0 rupcompout0 rdncompout0 rupoctcalnout0 rdnoctcalnout0;
    TERM_OUTPUT : octdone1 octdoneuser1 rupcompout1 rdncompout1 rupoctcalnout1 rdnoctcalnout1;
    TERM_OUTPUT : octdone2 octdoneuser2 rupcompout2 rdncompout2 rupoctcalnout2 rdnoctcalnout2;
    TERM_OUTPUT : octdone3 octdoneuser3 rupcompout3 rdncompout3 rupoctcalnout3 rdnoctcalnout3;
  END_BB

  BB zCCB
    TILE_TYPE : EmptyTILE;
    GRID_INDEX: --- 0;
    DIMENSION : $CCB_MIN_X $CCB_MIN_Y $CCB_MAX_X $CCB_MAX_Y;
  END_BB

  DECODER
    NAME         : wl_up up;
    TYPE         : wldec bldec_quad;
    ID           : 0;
    DIMENSION    : 0 $GCLK_YE0 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl_dn dn;
    TYPE         : wldec bldec_quad;
    ID           : 1;
    DIMENSION    : 0 0 $MAX_X $GCLK_YW0;
    BL_MSB_FIRST : 1;
  END_DECODER

  CCB
    GROUP dedicate
      INPUT   : i_tck    TCK;
      INPUT   : i_tms    TMS;
      INPUT   : i_tdi    TDI;
      OUTPUT  : o_tdo    TDO;
      INOUT_E : o_tdo_en TDO;
      INPUT   : i_cen    nCE;
    END_GROUP
    GROUP global
      OUTPUT : o_init_b    CONFIGBIT_INITB;
      OUTPUT : o_cfgdone   CHIP_CFG_DONE;
      OUTPUT : o_chip_rstb CHIP_RSTB;
      OUTPUT : o_init_emb  INIT_EMB;
      OUTPUT : o_porb_init PORB_INIT;
      INPUT  : im_msel     {i_msel2\,i_msel1\,i_msel0};
    END_GROUP
    GROUP io
      INPUT  : i_sysclk             CLKOSC_CCB;
      INPUT  : i_rst_n              RSTN_CCB;
      INPUT  : i_por_rstn           PORB_CCB;
      OUTPUT : o_init_done_ded_enb  INIT_DONE_MODE;
      OUTPUT : o_dev_oe_ded_enb     DEV_OE_MODE;
      OUTPUT : o_dev_clrn_ded_enb   DEV_CLRN_MODE;
      OUTPUT : o_nceo_ded_enb       NCEO_MODE;
      OUTPUT : o_dclk_ded_enb       DCLK_MODE;
      OUTPUT : o_data0_ded_enb      DATA0_MODE;
      OUTPUT : o_ncso_ded_enb       NCSO_MODE;
      OUTPUT : o_asdo_ded_enb       ASDO_MODE;
      OUTPUT : o_dclk_dir           DCLK_DIR;
      OUTPUT : o_init_done          CCB_INIT_DONE;
      OUTPUT : o_init_start         INIT_START;
      OUTPUT : o_cen                CCB_NCEO;
      OUTPUT : om_sysclk_freq_scale SYSCLK_FREQ_SEL 4;
      OUTPUT : o_csn                CCB_NCSO;
      OUTPUT : o_dclk               CCB_DCLK;
      OUTPUT : o_asdo               CCB_ASDO;
      OUTPUT : o_io_update          IO_UPDATE;
      OUTPUT : o_io_dev_oe          IO_DEV_OE;
      OUTPUT : o_io_cf_clk          IO_CF_CLK;
      OUTPUT : o_io_read_en         IO_READ_EN;
      OUTPUT : o_io_shift           IO_SHIFT;
      OUTPUT : o_io_porb            IO_PORB;
      OUTPUT : o_io_shiftin         IO_SHIFT_IN;
      INPUT  : i_io_rdata           IO_RDATA;
    END_GROUP
    GROUP DEDICATE_INOUT
      INPUT : i_nstatus   PAD_NSTATUS;
      OUTPUT: o_nstatus   CCB_NSTATUS;
      INPUT : i_conf_done PAD_CONF_DONE;
      OUTPUT: o_conf_done CCB_CONF_DONE;
    END_GROUP
    GROUP DUAL_IO_INPUT
      INPUT : i_dclk      X0_Y15_SLICE_IO03_O;
      INPUT : i_data_0    X0_Y15_SLICE_IO04_O;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 10;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : om_cfgin om_cfgin 4;
      INPUT  : im_cfgout im_cfgout 4;
    END_GROUP
    GROUP alta_jtag
      INPUT  : i_tdouser     tdouser;
      OUTPUT : o_tckutap     tckutap;
      OUTPUT : o_tmsutap     tmsutap;
      OUTPUT : o_tdiutap     tdiutap;
      OUTPUT : o_shiftuser   shiftuser;
      OUTPUT : o_clkdruser   clkdruser;
      OUTPUT : o_updateuser  updateuser;
      OUTPUT : o_runidleuser runidleuser;
      OUTPUT : o_usr1user    usr1user;
    END_GROUP
  END_CCB

  IO IOWD
    DIRECTION  : W;
    DIMENSION  : 0 $CCB_MIN_Y 0 $CCB_MIN_Y;
    GRID_INDEX : IOW $CCB_MIN_Y;
    DEDICATE   : YES;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
    END_PIN_INFO
  END_IO

  GLOBAL_PINWIRES
    INPUT   : nCONFIG   RSTN;
    INPUT   : POR_TEST  EXT_POR_EN;
    INOUT_O : CONF_DONE CCB_CONF_DONE;
    INOUT_I : CONF_DONE PAD_CONF_DONE;
    INOUT_O : nSTATUS   CCB_NSTATUS;
    INOUT_I : nSTATUS   PAD_NSTATUS;
    INPUT   : MSEL0     i_msel0;
    INPUT   : MSEL1     i_msel1;
    INPUT   : MSEL2     i_msel2;

    INOUT_I : PIN_PLLOUT_FBP0 X0_Y1_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP0 1'b1;
    INOUT_E : PIN_PLLOUT_FBP0 1'b1;
    INOUT_O : PIN_PLLOUT_FBN0 1'b1;
    INOUT_E : PIN_PLLOUT_FBN0 1'b1;
    INOUT_I : PIN_PLLOUT_FBP1 X43_Y28_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP1 1'b1;
    INOUT_E : PIN_PLLOUT_FBP1 1'b1;
    INOUT_O : PIN_PLLOUT_FBN1 1'b1;
    INOUT_E : PIN_PLLOUT_FBN1 1'b1;
    INOUT_I : PIN_PLLOUT_FBP2 X0_Y23_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP2 1'b1;
    INOUT_E : PIN_PLLOUT_FBP2 1'b1;
    INOUT_O : PIN_PLLOUT_FBN2 1'b1;
    INOUT_E : PIN_PLLOUT_FBN2 1'b1;
    INOUT_I : PIN_PLLOUT_FBP3 X43_Y1_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP3 1'b1;
    INOUT_E : PIN_PLLOUT_FBP3 1'b1;
    INOUT_O : PIN_PLLOUT_FBN3 1'b1;
    INOUT_E : PIN_PLLOUT_FBN3 1'b1;

    INPUT : PIN_27A  ain0_ADC0;
    INPUT : PIN_30A  ain1_ADC0;
    INPUT : PIN_38A  ain2_ADC0;
    INPUT : PIN_39A  ain3_ADC0;
    INPUT : PIN_42A  ain4_ADC0;
    INPUT : PIN_44A  ain5_ADC0;
    INPUT : PIN_47A  ain6_ADC0;
    INPUT : PIN_52A  ain7_ADC0;
    INPUT : PIN_53A  ain8_ADC0;
    INPUT : PIN_56A  refin0_ADC0;
    INPUT : PIN_158A ain0_ADC1;
    INPUT : PIN_164A ain1_ADC1;
    INPUT : PIN_165A ain2_ADC1;
    INPUT : PIN_169A ain3_ADC1;
    INPUT : PIN_172A ain4_ADC1;
    INPUT : PIN_175A ain5_ADC1;
    INPUT : PIN_176A ain6_ADC1;
    INPUT : PIN_179A ain7_ADC1;
    INPUT : PIN_180A ain8_ADC1;
    INPUT : PIN_183A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO_PINWIRES
    // PLL2 -> global track 0
    // PLL0 -> global track 1
    // PLL3 -> global track 2
    // PLL1 -> global track 3
    OUTPUT : PLLOUT_P2        PLLOUT_P0;
    OUTPUT : PLLOUT_N2        PLLOUT_N0;
    OUTPUT : PLLOUT_FBN2      PLLOUT_FBN0;
    OUTPUT : PLLOUT_FBP2      PLLOUT_FBP0;
    OUTPUT : CFG_ENB_PLLOUTP2 CFG_ENB_PLLOUTP0;
    OUTPUT : CFG_ENB_PLLOUTN2 CFG_ENB_PLLOUTN0;
    OUTPUT : PLLOUT_P0        PLLOUT_P1;
    OUTPUT : PLLOUT_N0        PLLOUT_N1;
    OUTPUT : PLLOUT_FBN0      PLLOUT_FBN1;
    OUTPUT : PLLOUT_FBP0      PLLOUT_FBP1;
    OUTPUT : CFG_ENB_PLLOUTP0 CFG_ENB_PLLOUTP1;
    OUTPUT : CFG_ENB_PLLOUTN0 CFG_ENB_PLLOUTN1;
    OUTPUT : PLLOUT_P3        PLLOUT_P2;
    OUTPUT : PLLOUT_N3        PLLOUT_N2;
    OUTPUT : PLLOUT_FBN3      PLLOUT_FBN2;
    OUTPUT : PLLOUT_FBP3      PLLOUT_FBP2;
    OUTPUT : CFG_ENB_PLLOUTP3 CFG_ENB_PLLOUTP2;
    OUTPUT : CFG_ENB_PLLOUTN3 CFG_ENB_PLLOUTN2;
    OUTPUT : PLLOUT_P1        PLLOUT_P3;
    OUTPUT : PLLOUT_N1        PLLOUT_N3;
    OUTPUT : PLLOUT_FBN1      PLLOUT_FBN3;
    OUTPUT : PLLOUT_FBP1      PLLOUT_FBP3;
    OUTPUT : CFG_ENB_PLLOUTP1 CFG_ENB_PLLOUTP3;
    OUTPUT : CFG_ENB_PLLOUTN1 CFG_ENB_PLLOUTN3;

    OUTPUT : PORB_IO6_CORE   PORB_IO6;
    INPUT  : PORB_IO6_PORTOP PORB_IO6;
    INPUT  : MSEL2_TO_POR    i_msel2;
    INPUT  : PORB_VDDA_PLL0  PORB_VDDA_PLL00;
    INPUT  : PORB_VDDA_PLL1  PORB_VDDA_PLL10;
    INPUT  : PORB_VDDA_PLL2  PORB_VDDA_PLL20;
    INPUT  : PORB_VDDA_PLL3  PORB_VDDA_PLL30;
  END_IO_PINWIRES

  IO PIN_LIST
    PIN_LIST : nCONFIG           IOBANK1 DEDICATE_IN        0  24 0  W;
    PIN_LIST : TDI               IOBANK1 DEDICATE_IN        0  24 1  W;
    PIN_LIST : TCK               IOBANK1 DEDICATE_IN        0  24 2  W;
    PIN_LIST : TMS               IOBANK1 DEDICATE_IN        0  24 3  W;
    PIN_LIST : TDO               IOBANK1 DEDICATE_OUT       0  24 4  W;
    PIN_LIST : nCE               IOBANK1 DEDICATE_IN        0  24 5  W;
    PIN_LIST : PIN_2N            IOBANK1 DIFFN              0  22 0;
    PIN_LIST : PIN_1P            IOBANK1 DIFFP              0  22 1;
    PIN_LIST : PIN_4N_CDPCLK0    IOBANK1 DIFFN              0  21 2;
    PIN_LIST : PIN_3P            IOBANK1 DIFFP              0  21 3;
    PIN_LIST : PIN_6N            IOBANK1 DIFFN              0  21 4;
    PIN_LIST : PIN_5P            IOBANK1 DIFFP              0  21 5;
    PIN_LIST : PIN_8N_ASDO       IOBANK1 DIFFN_D1           0  20 0;
    PIN_LIST : PIN_7P            IOBANK1 DIFFP              0  20 1;
    PIN_LIST : PIN_9_VREFB1N0    IOBANK1 SINGLE             0  20 4;
    PIN_LIST : PIN_11N           IOBANK1 DIFFN              0  19 2;
    PIN_LIST : PIN_10P_NCSO      IOBANK1 DIFFP_D1           0  19 3;
    PIN_LIST : PIN_13N           IOBANK1 DIFFN              0  18 0;
    PIN_LIST : PIN_12P           IOBANK1 DIFFP              0  18 1;
    PIN_LIST : nSTATUS           IOBANK1 DEDICATE_OPENDRAIN 0  18 4;
    PIN_LIST : PIN_15N           IOBANK1 DIFFN              0  17 0;
    PIN_LIST : PIN_14P           IOBANK1 DIFFP              0  17 1;
    PIN_LIST : PIN_17N           IOBANK1 DIFFN              0  17 2;
    PIN_LIST : PIN_16P           IOBANK1 DIFFP              0  17 3;
    PIN_LIST : POR_TEST          IOBANK1 DEDICATE_IN        0  17 4;
    PIN_LIST : POR_SEL           IOBANK1 DEDICATE_IN        0  17 5;
    PIN_LIST : PIN_19N           IOBANK1 DIFFN              0  16 1;
    PIN_LIST : PIN_18P_DPCLK0    IOBANK1 DIFFP              0  16 2;
    PIN_LIST : PIN_20_VREFB1N1   IOBANK1 SINGLE             0  15 1;
    PIN_LIST : PIN_21_DCLK       IOBANK1 SINGLE_D2          0  15 3;
    PIN_LIST : PIN_22_DATA0      IOBANK1 SINGLE_D0          0  15 4;
    PIN_LIST : PIN_24N_CLK1      IOBANK1 DIFFN_IN           0  14 0;
    PIN_LIST : PIN_23P_CLK0      IOBANK1 DIFFP_IN           0  14 1;
    PIN_LIST : PIN_26N_CLK3      IOBANK2 DIFFN_IN           0  14 2;
    PIN_LIST : PIN_25P_CLK2      IOBANK2 DIFFP_IN           0  14 3;
    PIN_LIST : PIN_27A           IOBANK2 DEDICATE_IN        0  13 0;
    PIN_LIST : PIN_29N           IOBANK2 DIFFN              0  13 2;
    PIN_LIST : PIN_28P           IOBANK2 DIFFP              0  13 3;
    PIN_LIST : PIN_30A           IOBANK2 DEDICATE_IN        0  13 5;
    PIN_LIST : PIN_32N           IOBANK2 DIFFN              0  12 0;
    PIN_LIST : PIN_31P           IOBANK2 DIFFP              0  12 1;
    PIN_LIST : PIN_34N           IOBANK2 DIFFN              0  12 2;
    PIN_LIST : PIN_33P           IOBANK2 DIFFP              0  12 3;
    PIN_LIST : PIN_35_VREFB2N0   IOBANK2 SINGLE             0  11 0;
    PIN_LIST : PIN_37N           IOBANK2 DIFFN              0  11 2;
    PIN_LIST : PIN_36P           IOBANK2 DIFFP              0  11 3;
    PIN_LIST : PIN_38A           IOBANK2 DEDICATE_IN        0  11 4;
    PIN_LIST : PIN_39A           IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : PIN_41N           IOBANK2 DIFFN              0  10 1;
    PIN_LIST : PIN_40P_DPCLK1    IOBANK2 DIFFP              0  10 2;
    PIN_LIST : PIN_42A           IOBANK2 DEDICATE_IN        0  8  0;
    PIN_LIST : PIN_43_VREFB2N1   IOBANK2 SINGLE             0  6  0;
    PIN_LIST : PIN_44A           IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_46N           IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_45P           IOBANK2 DIFFP              0  5  1;
    PIN_LIST : PIN_47A           IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_48_RUP1       IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_49_RDN1       IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_51N_CDPCLK1   IOBANK2 DIFFN              0  4  2;
    PIN_LIST : PIN_50P           IOBANK2 DIFFP              0  4  3;
    PIN_LIST : PIN_52A           IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : PIN_53A           IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_55N           IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_54P           IOBANK2 DIFFP              0  3  3;
    PIN_LIST : PIN_56A           IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_58N           IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_57P           IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : PIN_60N           IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_59P           IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_61_VREFB3N1   IOBANK3 SINGLE             3  0  3;
    PIN_LIST : PIN_63N_CDPCLK2   IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : PIN_62P           IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_65N_PLLOUT0   IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_64P_PLLOUT0   IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : PIN_67N           IOBANK3 PSEUDO_DIFFN       7  0  0;
    PIN_LIST : PIN_66P           IOBANK3 PSEUDO_DIFFP       7  0  1;
    PIN_LIST : PIN_69N           IOBANK3 PSEUDO_DIFFN       7  0  2;
    PIN_LIST : PIN_68P           IOBANK3 PSEUDO_DIFFP       7  0  3;
    PIN_LIST : PIN_70_VREFB3N0   IOBANK3 SINGLE             15 0  0;
    PIN_LIST : PIN_72N           IOBANK3 PSEUDO_DIFFN       15 0  1;
    PIN_LIST : PIN_71P_DPCLK2    IOBANK3 PSEUDO_DIFFP       15 0  2;
    PIN_LIST : PIN_74N           IOBANK3 PSEUDO_DIFFN       16 0  0;
    PIN_LIST : PIN_73P           IOBANK3 PSEUDO_DIFFP       16 0  1;
    PIN_LIST : PIN_76N           IOBANK3 PSEUDO_DIFFN       16 0  2;
    PIN_LIST : PIN_75P           IOBANK3 PSEUDO_DIFFP       16 0  3;
    PIN_LIST : PIN_78N           IOBANK3 PSEUDO_DIFFN       17 0  0;
    PIN_LIST : PIN_77P           IOBANK3 PSEUDO_DIFFP       17 0  1;
    PIN_LIST : PIN_80N_DPCLK3    IOBANK3 PSEUDO_DIFFN       17 0  2;
    PIN_LIST : PIN_79P           IOBANK3 PSEUDO_DIFFP       17 0  3;
    PIN_LIST : PIN_82N           IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_81P           IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : PIN_84N           IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : PIN_83P           IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : PIN_86N           IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : PIN_85P           IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : PIN_88N           IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : PIN_87P           IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : PIN_90N_CLK14     IOBANK3 DIFFN_IN           22 0  0;
    PIN_LIST : PIN_89P_CLK15     IOBANK3 DIFFP_IN           22 0  1;
    PIN_LIST : PIN_92N_CLK12     IOBANK4 DIFFN_IN           22 0  2;
    PIN_LIST : PIN_91P_CLK13     IOBANK4 DIFFP_IN           22 0  3;
    PIN_LIST : PIN_94N           IOBANK4 PSEUDO_DIFFN       23 0  0;
    PIN_LIST : PIN_93P           IOBANK4 PSEUDO_DIFFP       23 0  1;
    PIN_LIST : PIN_96N           IOBANK4 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_95P           IOBANK4 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : PIN_98N           IOBANK4 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : PIN_97P           IOBANK4 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : PIN_100N_DPCLK4   IOBANK4 PSEUDO_DIFFN       27 0  2;
    PIN_LIST : PIN_99P           IOBANK4 PSEUDO_DIFFP       27 0  3;
    PIN_LIST : PIN_102N          IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_101P          IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : PIN_104N          IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : PIN_103P          IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_106N          IOBANK4 PSEUDO_DIFFN       29 0  0;
    PIN_LIST : PIN_105P          IOBANK4 PSEUDO_DIFFP       29 0  1;
    PIN_LIST : PIN_108N_DPCLK5   IOBANK4 PSEUDO_DIFFN       31 0  2;
    PIN_LIST : PIN_107P          IOBANK4 PSEUDO_DIFFP       31 0  3;
    PIN_LIST : PIN_109_VREFB4N1  IOBANK4 SINGLE             32 0  0;
    PIN_LIST : PIN_111N          IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : PIN_110P          IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : PIN_112_RUP2      IOBANK4 OCT_RUP            36 0  0;
    PIN_LIST : PIN_113_RDN2      IOBANK4 OCT_RDN            36 0  1;
    PIN_LIST : PIN_115N_CDPCLK3  IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_114P          IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_116_VREFB4N0  IOBANK4 SINGLE             38 0  0;
    PIN_LIST : PIN_117           IOBANK4 SINGLE             38 0  1;
    PIN_LIST : PIN_119N_PLLOUT3  IOBANK4 PSEUDO_DIFFN       38 0  2;
    PIN_LIST : PIN_118P_PLLOUT3  IOBANK4 PSEUDO_DIFFP       38 0  3;
    PIN_LIST : PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_121N          IOBANK4 PSEUDO_DIFFN       40 0  0;
    PIN_LIST : PIN_120P          IOBANK4 PSEUDO_DIFFP       40 0  1;
    PIN_LIST : PIN_122N          IOBANK5 DIFFN              43 3  3;
    PIN_LIST : PIN_123P          IOBANK5 DIFFP              43 3  2;
    PIN_LIST : PIN_124N          IOBANK5 DIFFN              43 3  1;
    PIN_LIST : PIN_125P          IOBANK5 DIFFP              43 3  0;
    PIN_LIST : PIN_126_RUP3      IOBANK5 OCT_RUP            43 4  5;
    PIN_LIST : PIN_127_RDN3      IOBANK5 OCT_RDN            43 4  4;
    PIN_LIST : PIN_128N_CDPCLK4  IOBANK5 DIFFN              43 4  2;
    PIN_LIST : PIN_129P          IOBANK5 DIFFP              43 4  1;
    PIN_LIST : PIN_130N          IOBANK5 DIFFN              43 5  3;
    PIN_LIST : PIN_131P          IOBANK5 DIFFP              43 5  2;
    PIN_LIST : PIN_132N          IOBANK5 DIFFN              43 5  1;
    PIN_LIST : PIN_133P          IOBANK5 DIFFP              43 5  0;
    PIN_LIST : PIN_134_VREFB5N1  IOBANK5 SINGLE             43 6  0;
    PIN_LIST : PIN_135N          IOBANK5 DIFFN              43 7  3;
    PIN_LIST : PIN_136P          IOBANK5 DIFFP              43 7  2;
    PIN_LIST : PIN_137N          IOBANK5 DIFFN              43 9  3;
    PIN_LIST : PIN_138P          IOBANK5 DIFFP              43 9  2;
    PIN_LIST : PIN_139_VREFB5N0  IOBANK5 SINGLE             43 10 0;
    PIN_LIST : PIN_140N          IOBANK5 DIFFN              43 11 3;
    PIN_LIST : PIN_141P          IOBANK5 DIFFP              43 11 2;
    PIN_LIST : PIN_142N          IOBANK5 DIFFN              43 13 3;
    PIN_LIST : PIN_143P_DPCLK6   IOBANK5 DIFFP              43 13 2;
    PIN_LIST : PIN_144N_DEV_OE   IOBANK5 DIFFN              43 13 1;
    PIN_LIST : PIN_145P_DEV_CLRn IOBANK5 DIFFP              43 13 0;
    PIN_LIST : PIN_146N          IOBANK5 DIFFN              43 14 5;
    PIN_LIST : PIN_147P          IOBANK5 DIFFP              43 14 4;
    PIN_LIST : PIN_148N          IOBANK5 DIFFN              43 14 3;
    PIN_LIST : PIN_149P          IOBANK5 DIFFP              43 14 2;
    PIN_LIST : PIN_150N_CLK7     IOBANK5 DIFFN_IN           43 15 3;
    PIN_LIST : PIN_151P_CLK6     IOBANK5 DIFFP_IN           43 15 2;
    PIN_LIST : PIN_152N_CLK5     IOBANK6 DIFFN_IN           43 15 1;
    PIN_LIST : PIN_153P_CLK4     IOBANK6 DIFFP_IN           43 15 0;
    PIN_LIST : CONF_DONE         IOBANK6 DEDICATE_OPENDRAIN 43 16 3;
    PIN_LIST : MSEL0             VCCINT  DEDICATE_IN        43 16 2;
    PIN_LIST : MSEL1             VCCINT  DEDICATE_IN        43 16 1;
    PIN_LIST : MSEL2             VCCINT  DEDICATE_IN        43 16 0;
    PIN_LIST : PIN_154N          IOBANK6 DIFFN              43 17 5;
    PIN_LIST : PIN_155P          IOBANK6 DIFFP              43 17 4;
    PIN_LIST : PIN_156N_INITDONE IOBANK6 DIFFN_D3           43 18 5;
    PIN_LIST : PIN_157P          IOBANK6 DIFFP              43 18 4;
    PIN_LIST : PIN_158A          IOBANK6 DEDICATE_IN        43 18 2;
    PIN_LIST : PIN_159_VREFB6N1  IOBANK6 SINGLE             43 18 0;
    PIN_LIST : PIN_160N          IOBANK6 DIFFN              43 19 3;
    PIN_LIST : PIN_161P          IOBANK6 DIFFP              43 19 2;
    PIN_LIST : PIN_162N_nCEO     IOBANK6 DIFFN_D3           43 19 1;
    PIN_LIST : PIN_163P          IOBANK6 DIFFP              43 19 0;
    PIN_LIST : PIN_164A          IOBANK6 DEDICATE_IN        43 20 5;
    PIN_LIST : PIN_165A          IOBANK6 DEDICATE_IN        43 20 4;
    PIN_LIST : PIN_166N_DPCLK7   IOBANK6 DIFFN              43 20 2;
    PIN_LIST : PIN_167P          IOBANK6 DIFFP              43 20 1;
    PIN_LIST : PIN_168_VREFB6N0  IOBANK6 SINGLE             43 23 5;
    PIN_LIST : PIN_169A          IOBANK6 DEDICATE_IN        43 23 2;
    PIN_LIST : PIN_170N          IOBANK6 DIFFN              43 24 5;
    PIN_LIST : PIN_171P          IOBANK6 DIFFP              43 24 4;
    PIN_LIST : PIN_172A          IOBANK6 DEDICATE_IN        43 24 2;
    PIN_LIST : PIN_173N          IOBANK6 DIFFN              43 26 5;
    PIN_LIST : PIN_174P          IOBANK6 DIFFP              43 26 4;
    PIN_LIST : PIN_175A          IOBANK6 DEDICATE_IN        43 26 1;
    PIN_LIST : PIN_176A          IOBANK6 DEDICATE_IN        43 26 0;
    PIN_LIST : PIN_177N_CDPCLK5  IOBANK6 DIFFN              43 27 2;
    PIN_LIST : PIN_178P          IOBANK6 DIFFP              43 27 1;
    PIN_LIST : PIN_179A          IOBANK6 DEDICATE_IN        43 27 0;
    PIN_LIST : PIN_180A          IOBANK7 DEDICATE_IN        39 29 3;
    PIN_LIST : PIN_181N          IOBANK7 PSEUDO_DIFFN       39 29 2;
    PIN_LIST : PIN_182P          IOBANK7 PSEUDO_DIFFP       39 29 1;
    PIN_LIST : PIN_183A          IOBANK7 DEDICATE_IN        39 29 0;
    PIN_LIST : PIN_184N          IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : PIN_185P_CDPCLK6  IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : PIN_186_VREFB7N0  IOBANK7 SINGLE             38 29 1;
    PIN_LIST : PIN_187N          IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : PIN_188P          IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       36 29 3;
    PIN_LIST : PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       36 29 2;
    PIN_LIST : PIN_189N_PLLOUT1  IOBANK7 PSEUDO_DIFFN       36 29 1;
    PIN_LIST : PIN_190P_PLLOUT1  IOBANK7 PSEUDO_DIFFP       36 29 0;
    PIN_LIST : PIN_191_RUP4      IOBANK7 OCT_RUP            33 29 3;
    PIN_LIST : PIN_192_RDN4      IOBANK7 OCT_RDN            33 29 2;
    PIN_LIST : PIN_193N          IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : PIN_194P          IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : PIN_195N          IOBANK7 PSEUDO_DIFFN       31 29 1;
    PIN_LIST : PIN_196P          IOBANK7 PSEUDO_DIFFP       31 29 0;
    PIN_LIST : PIN_197_VREFB7N1  IOBANK7 SINGLE             29 29 3;
    PIN_LIST : PIN_198N          IOBANK7 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : PIN_199P_DPCLK8   IOBANK7 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : PIN_200N          IOBANK7 PSEUDO_DIFFN       28 29 1;
    PIN_LIST : PIN_201P          IOBANK7 PSEUDO_DIFFP       28 29 0;
    PIN_LIST : PIN_202N          IOBANK7 PSEUDO_DIFFN       27 29 3;
    PIN_LIST : PIN_203P          IOBANK7 PSEUDO_DIFFP       27 29 2;
    PIN_LIST : PIN_204N          IOBANK7 PSEUDO_DIFFN       24 29 3;
    PIN_LIST : PIN_205P          IOBANK7 PSEUDO_DIFFP       24 29 2;
    PIN_LIST : PIN_206N          IOBANK7 PSEUDO_DIFFN       23 29 3;
    PIN_LIST : PIN_207P_DPCLK9   IOBANK7 PSEUDO_DIFFP       23 29 2;
    PIN_LIST : PIN_208N          IOBANK7 PSEUDO_DIFFN       23 29 1;
    PIN_LIST : PIN_209P          IOBANK7 PSEUDO_DIFFP       23 29 0;
    PIN_LIST : PIN_210N_CLK8     IOBANK7 DIFFN_IN           22 29 3;
    PIN_LIST : PIN_211P_CLK9     IOBANK7 DIFFP_IN           22 29 2;
    PIN_LIST : PIN_212N_CLK10    IOBANK8 DIFFN_IN           22 29 1;
    PIN_LIST : PIN_213P_CLK11    IOBANK8 DIFFP_IN           22 29 0;
    PIN_LIST : PIN_214N          IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : PIN_215P          IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_216N_DPCLK10  IOBANK8 PSEUDO_DIFFN       20 29 2;
    PIN_LIST : PIN_217P          IOBANK8 PSEUDO_DIFFP       20 29 1;
    PIN_LIST : PIN_218N          IOBANK8 PSEUDO_DIFFN       17 29 1;
    PIN_LIST : PIN_219P          IOBANK8 PSEUDO_DIFFP       17 29 0;
    PIN_LIST : PIN_220N          IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : PIN_221P          IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_222N          IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_223P          IOBANK8 PSEUDO_DIFFP       16 29 0;
    PIN_LIST : PIN_224_VREFB8N0  IOBANK8 SINGLE             15 29 3;
    PIN_LIST : PIN_225N_DPCLK11  IOBANK8 PSEUDO_DIFFN       15 29 2;
    PIN_LIST : PIN_226P          IOBANK8 PSEUDO_DIFFP       15 29 1;
    PIN_LIST : PIN_227N          IOBANK8 PSEUDO_DIFFN       12 29 1;
    PIN_LIST : PIN_228P          IOBANK8 PSEUDO_DIFFP       12 29 0;
    PIN_LIST : PIN_229N          IOBANK8 PSEUDO_DIFFN       11 29 3;
    PIN_LIST : PIN_230P          IOBANK8 PSEUDO_DIFFP       11 29 2;
    PIN_LIST : PIN_231N          IOBANK8 PSEUDO_DIFFN       11 29 1;
    PIN_LIST : PIN_232P          IOBANK8 PSEUDO_DIFFP       11 29 0;
    PIN_LIST : PIN_233N          IOBANK8 PSEUDO_DIFFN       10 29 3;
    PIN_LIST : PIN_234P          IOBANK8 PSEUDO_DIFFP       10 29 2;
    PIN_LIST : PIN_235N          IOBANK8 PSEUDO_DIFFN       10 29 1;
    PIN_LIST : PIN_236P          IOBANK8 PSEUDO_DIFFP       10 29 0;
    PIN_LIST : PIN_237_VREFB8N1  IOBANK8 SINGLE             9  29 2;
    PIN_LIST : PIN_238N          IOBANK8 PSEUDO_DIFFN       9  29 1;
    PIN_LIST : PIN_239P          IOBANK8 PSEUDO_DIFFP       9  29 0;
    PIN_LIST : PIN_240N          IOBANK8 PSEUDO_DIFFN       8  29 3;
    PIN_LIST : PIN_241P_CDPCLK7  IOBANK8 PSEUDO_DIFFP       8  29 2;
    PIN_LIST : PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       7  29 3;
    PIN_LIST : PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       7  29 2;
    PIN_LIST : PIN_242N_PLLOUT2  IOBANK8 PSEUDO_DIFFN       7  29 1;
    PIN_LIST : PIN_243P_PLLOUT2  IOBANK8 PSEUDO_DIFFP       7  29 0;
  END_IO

  IO VREF_INFO
    VREF_INFO :  0 20 4,  0 24 0,  0 18 1;
    VREF_INFO :  0 15 1,  0 18 4,  0 14 1;
    VREF_INFO :  0 11 0,  0 14 2,  0  8 0;
    VREF_INFO :  0  6 0,  0  6 0,  0  3 4;
    VREF_INFO :  3  0 3,  2  0 0,  7  0 3;
    VREF_INFO : 15  0 0, 15  0 0, 22  0 1;
    VREF_INFO : 32  0 0, 22  0 2, 32  0 0;
    VREF_INFO : 38  0 0, 32  0 2, 40  0 1;
    VREF_INFO : 43  6 0, 43  3 3, 43  6 0;
    VREF_INFO : 43 10 0, 43  7 3, 43 15 2;
    VREF_INFO : 43 18 0, 43 15 1, 43 20 1;
    VREF_INFO : 43 23 5, 43 23 5, 43 27 0;
    VREF_INFO : 38 29 1, 39 29 3, 33 29 0;
    VREF_INFO : 29 29 3, 31 29 1, 22 29 2;
    VREF_INFO : 15 29 3, 22 29 1, 12 29 0;
    VREF_INFO :  9 29 2, 11 29 3,  7 29 0;
  END_IO

END_CHIP

CHIP AG15KZF256
  MASTER     : AG15KZ;
  IsHidden   : YES;
  QuartusDevice: EP4CE15F17C8;
  StartPin     : NC_PIN_3P;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_J16;
  DevClrnPin   : PIN_J15;

  CCB
    GROUP dedicate
      INPUT   : i_tck    PIN_H3;
      INPUT   : i_tms    PIN_J5;
      INPUT   : i_tdi    PIN_H4;
      OUTPUT  : o_tdo    PIN_J4;
      INOUT_E : o_tdo_en PIN_J4;
      INPUT   : i_cen    nCE;
    END_GROUP
  END_CCB

  GLOBAL_PINWIRES
    INPUT : NC_PIN_27A  ain0_ADC0;
    INPUT : NC_PIN_30A  ain1_ADC0;
    INPUT : NC_PIN_38A  ain2_ADC0;
    INPUT : NC_PIN_39A  ain3_ADC0;
    INPUT : NC_PIN_42A  ain4_ADC0;
    INPUT : NC_PIN_44A  ain5_ADC0;
    INPUT : NC_PIN_47A  ain6_ADC0;
    INPUT : NC_PIN_52A  ain7_ADC0;
    INPUT : NC_PIN_53A  ain8_ADC0;
    INPUT : NC_PIN_56A  refin0_ADC0;
    INPUT : NC_PIN_158A ain0_ADC1;
    INPUT : NC_PIN_164A ain1_ADC1;
    INPUT : NC_PIN_165A ain2_ADC1;
    INPUT : NC_PIN_169A ain3_ADC1;
    INPUT : NC_PIN_172A ain4_ADC1;
    INPUT : NC_PIN_175A ain5_ADC1;
    INPUT : NC_PIN_176A ain6_ADC1;
    INPUT : NC_PIN_179A ain7_ADC1;
    INPUT : NC_PIN_180A ain8_ADC1;
    INPUT : NC_PIN_183A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO PIN_LIST
    PIN_LIST : nCONFIG         IOBANK1 DEDICATE_IN        0  24 0  W;
    PIN_LIST : PIN_H4          IOBANK1 DEDICATE_IN        0  24 1  W;
    PIN_LIST : PIN_H3          IOBANK1 DEDICATE_IN        0  24 2  W;
    PIN_LIST : PIN_J5          IOBANK1 DEDICATE_IN        0  24 3  W;
    PIN_LIST : PIN_J4          IOBANK1 DEDICATE_OUT       0  24 4  W;
    PIN_LIST : nCE             IOBANK1 DEDICATE_IN        0  24 5  W;
    PIN_LIST : NC_PIN_2N       IOBANK1 DIFFN              0  22 0;
    PIN_LIST : NC_PIN_1P       IOBANK1 DIFFP              0  22 1;
    PIN_LIST : PIN_B1          IOBANK1 DIFFN              0  21 2;
    PIN_LIST : NC_PIN_3P       IOBANK1 DIFFP              0  21 3;
    PIN_LIST : NC_PIN_6N       IOBANK1 DIFFN              0  21 4;
    PIN_LIST : NC_PIN_5P       IOBANK1 DIFFP              0  21 5;
    PIN_LIST : PIN_C1          IOBANK1 DIFFN_D1           0  20 0;
    PIN_LIST : PIN_C2          IOBANK1 DIFFP              0  20 1;
    PIN_LIST : PIN_F3          IOBANK1 SINGLE             0  20 4;
    PIN_LIST : PIN_D1          IOBANK1 DIFFN              0  19 2;
    PIN_LIST : PIN_D2          IOBANK1 DIFFP_D1           0  19 3;
    PIN_LIST : NC_PIN_13N      IOBANK1 DIFFN              0  18 0;
    PIN_LIST : NC_PIN_12P      IOBANK1 DIFFP              0  18 1;
    PIN_LIST : nSTATUS         IOBANK1 DEDICATE_OPENDRAIN 0  18 4;
    PIN_LIST : PIN_G5          IOBANK1 DIFFN              0  17 0;
    PIN_LIST : NC_PIN_14P      IOBANK1 DIFFP              0  17 1;
    PIN_LIST : PIN_F1          IOBANK1 DIFFN              0  17 2;
    PIN_LIST : PIN_F2          IOBANK1 DIFFP              0  17 3;
    PIN_LIST : POR_TEST        IOBANK1 DEDICATE_IN        0  17 4;
    PIN_LIST : POR_SEL         IOBANK1 DEDICATE_IN        0  17 5;
    PIN_LIST : NC_PIN_19N      IOBANK1 DIFFN              0  16 1;
    PIN_LIST : PIN_G2          IOBANK1 DIFFP              0  16 2;
    PIN_LIST : PIN_G1          IOBANK1 SINGLE             0  15 1;
    PIN_LIST : PIN_H1          IOBANK1 SINGLE_D2          0  15 3;
    PIN_LIST : PIN_H2          IOBANK1 SINGLE_D0          0  15 4;
    PIN_LIST : PIN_E1          IOBANK1 DIFFN_IN           0  14 0;
    PIN_LIST : NC_PIN_23P_CLK0 IOBANK1 DIFFP_IN           0  14 1;
    PIN_LIST : PIN_M1          IOBANK2 DIFFN_IN           0  14 2;
    PIN_LIST : PIN_M2          IOBANK2 DIFFP_IN           0  14 3;
    PIN_LIST : NC_PIN_27A      IOBANK2 DEDICATE_IN        0  13 0;
    PIN_LIST : PIN_J1          IOBANK2 DIFFN              0  13 2;
    PIN_LIST : PIN_J2          IOBANK2 DIFFP              0  13 3;
    PIN_LIST : NC_PIN_30A      IOBANK2 DEDICATE_IN        0  13 5;
    PIN_LIST : NC_PIN_32N      IOBANK2 DIFFN              0  12 0;
    PIN_LIST : NC_PIN_31P      IOBANK2 DIFFP              0  12 1;
    PIN_LIST : PIN_L6          IOBANK2 DIFFN              0  12 2;
    PIN_LIST : PIN_K6          IOBANK2 DIFFP              0  12 3;
    PIN_LIST : PIN_L3          IOBANK2 SINGLE             0  11 0;
    PIN_LIST : PIN_K1          IOBANK2 DIFFN              0  11 2;
    PIN_LIST : NC_PIN_36P      IOBANK2 DIFFP              0  11 3;
    PIN_LIST : NC_PIN_38A      IOBANK2 DEDICATE_IN        0  11 4;
    PIN_LIST : NC_PIN_39A      IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : PIN_L1          IOBANK2 DIFFN              0  10 1;
    PIN_LIST : PIN_L2          IOBANK2 DIFFP              0  10 2;
    PIN_LIST : NC_PIN_42A      IOBANK2 DEDICATE_IN        0  8  0;
    PIN_LIST : PIN_K2          IOBANK2 SINGLE             0  6  0;
    PIN_LIST : NC_PIN_44A      IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_N1          IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_N2          IOBANK2 DIFFP              0  5  1;
    PIN_LIST : NC_PIN_47A      IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_K5          IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_L4          IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_R1          IOBANK2 DIFFN              0  4  2;
    PIN_LIST : NC_PIN_50P      IOBANK2 DIFFP              0  4  3;
    PIN_LIST : NC_PIN_52A      IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : NC_PIN_53A      IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_P1          IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_P2          IOBANK2 DIFFP              0  3  3;
    PIN_LIST : NC_PIN_56A      IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_P3          IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_N3          IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : NC_PIN_60N      IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_R3          IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_T3          IOBANK3 SINGLE             3  0  3;
    PIN_LIST : PIN_T2          IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : NC_PIN_62P      IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_T4          IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_R4          IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : PIN_PLLOUT_FBN0 IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : PIN_PLLOUT_FBP0 IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : PIN_N6          IOBANK3 PSEUDO_DIFFN       7  0  0;
    PIN_LIST : PIN_N5          IOBANK3 PSEUDO_DIFFP       7  0  1;
    PIN_LIST : NC_PIN_69N      IOBANK3 PSEUDO_DIFFN       7  0  2;
    PIN_LIST : PIN_M6          IOBANK3 PSEUDO_DIFFP       7  0  3;
    PIN_LIST : PIN_P6          IOBANK3 SINGLE             15 0  0;
    PIN_LIST : NC_PIN_72N      IOBANK3 PSEUDO_DIFFN       15 0  1;
    PIN_LIST : PIN_M7          IOBANK3 PSEUDO_DIFFP       15 0  2;
    PIN_LIST : PIN_T5          IOBANK3 PSEUDO_DIFFN       16 0  0;
    PIN_LIST : PIN_R5          IOBANK3 PSEUDO_DIFFP       16 0  1;
    PIN_LIST : PIN_T6          IOBANK3 PSEUDO_DIFFN       16 0  2;
    PIN_LIST : PIN_R6          IOBANK3 PSEUDO_DIFFP       16 0  3;
    PIN_LIST : PIN_L7          IOBANK3 PSEUDO_DIFFN       17 0  0;
    PIN_LIST : NC_PIN_77P      IOBANK3 PSEUDO_DIFFP       17 0  1;
    PIN_LIST : PIN_T7          IOBANK3 PSEUDO_DIFFN       17 0  2;
    PIN_LIST : PIN_R7          IOBANK3 PSEUDO_DIFFP       17 0  3;
    PIN_LIST : PIN_L8          IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : NC_PIN_81P      IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : PIN_N8          IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : PIN_M8          IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : PIN_P8          IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : NC_PIN_85P      IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : NC_PIN_88N      IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : NC_PIN_87P      IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : PIN_T8          IOBANK3 DIFFN_IN           22 0  0;
    PIN_LIST : PIN_R8          IOBANK3 DIFFP_IN           22 0  1;
    PIN_LIST : PIN_T9          IOBANK4 DIFFN_IN           22 0  2;
    PIN_LIST : PIN_R9          IOBANK4 DIFFP_IN           22 0  3;
    PIN_LIST : NC_PIN_94N      IOBANK4 PSEUDO_DIFFN       23 0  0;
    PIN_LIST : NC_PIN_93P      IOBANK4 PSEUDO_DIFFP       23 0  1;
    PIN_LIST : PIN_L9          IOBANK4 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_K9          IOBANK4 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : PIN_N9          IOBANK4 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : PIN_M9          IOBANK4 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : PIN_T10         IOBANK4 PSEUDO_DIFFN       27 0  2;
    PIN_LIST : PIN_R10         IOBANK4 PSEUDO_DIFFP       27 0  3;
    PIN_LIST : PIN_T11         IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_R11         IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : NC_PIN_104N     IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : PIN_R12         IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_K10         IOBANK4 PSEUDO_DIFFN       29 0  0;
    PIN_LIST : PIN_T12         IOBANK4 PSEUDO_DIFFP       29 0  1;
    PIN_LIST : PIN_P9          IOBANK4 PSEUDO_DIFFN       31 0  2;
    PIN_LIST : PIN_L10         IOBANK4 PSEUDO_DIFFP       31 0  3;
    PIN_LIST : PIN_N12         IOBANK4 SINGLE             32 0  0;
    PIN_LIST : PIN_T13         IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : PIN_R13         IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : PIN_M10         IOBANK4 OCT_RUP            36 0  0;
    PIN_LIST : PIN_N11         IOBANK4 OCT_RDN            36 0  1;
    PIN_LIST : PIN_T15         IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_T14         IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_P11         IOBANK4 SINGLE             38 0  0;
    PIN_LIST : NC_PIN_117      IOBANK4 SINGLE             38 0  1;
    PIN_LIST : PIN_R14         IOBANK4 PSEUDO_DIFFN       38 0  2;
    PIN_LIST : PIN_P14         IOBANK4 PSEUDO_DIFFP       38 0  3;
    PIN_LIST : PIN_PLLOUT_FBN3 IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : PIN_PLLOUT_FBP3 IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_M11         IOBANK4 PSEUDO_DIFFN       40 0  0;
    PIN_LIST : PIN_L11         IOBANK4 PSEUDO_DIFFP       40 0  1;
    PIN_LIST : NC_PIN_122N     IOBANK5 DIFFN              43 3  3;
    PIN_LIST : NC_PIN_123P     IOBANK5 DIFFP              43 3  2;
    PIN_LIST : NC_PIN_124N     IOBANK5 DIFFN              43 3  1;
    PIN_LIST : PIN_K12         IOBANK5 DIFFP              43 3  0;
    PIN_LIST : PIN_N14         IOBANK5 OCT_RUP            43 4  5;
    PIN_LIST : PIN_P15         IOBANK5 OCT_RDN            43 4  4;
    PIN_LIST : PIN_P16         IOBANK5 DIFFN              43 4  2;
    PIN_LIST : PIN_R16         IOBANK5 DIFFP              43 4  1;
    PIN_LIST : NC_PIN_130N     IOBANK5 DIFFN              43 5  3;
    PIN_LIST : NC_PIN_131P     IOBANK5 DIFFP              43 5  2;
    PIN_LIST : PIN_N16         IOBANK5 DIFFN              43 5  1;
    PIN_LIST : PIN_N15         IOBANK5 DIFFP              43 5  0;
    PIN_LIST : PIN_L14         IOBANK5 SINGLE             43 6  0;
    PIN_LIST : NC_PIN_135N     IOBANK5 DIFFN              43 7  3;
    PIN_LIST : NC_PIN_136P     IOBANK5 DIFFP              43 7  2;
    PIN_LIST : PIN_L13         IOBANK5 DIFFN              43 9  3;
    PIN_LIST : PIN_L16         IOBANK5 DIFFP              43 9  2;
    PIN_LIST : PIN_L15         IOBANK5 SINGLE             43 10 0;
    PIN_LIST : NC_PIN_140N     IOBANK5 DIFFN              43 11 3;
    PIN_LIST : NC_PIN_141P     IOBANK5 DIFFP              43 11 2;
    PIN_LIST : PIN_K16         IOBANK5 DIFFN              43 13 3;
    PIN_LIST : PIN_K15         IOBANK5 DIFFP              43 13 2;
    PIN_LIST : PIN_J16         IOBANK5 DIFFN              43 13 1;
    PIN_LIST : PIN_J15         IOBANK5 DIFFP              43 13 0;
    PIN_LIST : PIN_J14         IOBANK5 DIFFN              43 14 5;
    PIN_LIST : PIN_J12         IOBANK5 DIFFP              43 14 4;
    PIN_LIST : NC_PIN_148N     IOBANK5 DIFFN              43 14 3;
    PIN_LIST : PIN_J13         IOBANK5 DIFFP              43 14 2;
    PIN_LIST : PIN_M16         IOBANK5 DIFFN_IN           43 15 3;
    PIN_LIST : PIN_M15         IOBANK5 DIFFP_IN           43 15 2;
    PIN_LIST : PIN_E16         IOBANK6 DIFFN_IN           43 15 1;
    PIN_LIST : PIN_E15         IOBANK6 DIFFP_IN           43 15 0;
    PIN_LIST : CONF_DONE       IOBANK6 DEDICATE_OPENDRAIN 43 16 3;
    PIN_LIST : MSEL0           VCCINT  DEDICATE_IN        43 16 2;
    PIN_LIST : MSEL1           VCCINT  DEDICATE_IN        43 16 1;
    PIN_LIST : MSEL2           VCCINT  DEDICATE_IN        43 16 0;
    PIN_LIST : NC_PIN_154N     IOBANK6 DIFFN              43 17 5;
    PIN_LIST : NC_PIN_155P     IOBANK6 DIFFP              43 17 4;
    PIN_LIST : PIN_G16         IOBANK6 DIFFN_D3           43 18 5;
    PIN_LIST : PIN_G15         IOBANK6 DIFFP              43 18 4;
    PIN_LIST : NC_PIN_158A     IOBANK6 DEDICATE_IN        43 18 2;
    PIN_LIST : PIN_F13         IOBANK6 SINGLE             43 18 0;
    PIN_LIST : NC_PIN_160N     IOBANK6 DIFFN              43 19 3;
    PIN_LIST : NC_PIN_161P     IOBANK6 DIFFP              43 19 2;
    PIN_LIST : PIN_F16         IOBANK6 DIFFN_D3           43 19 1;
    PIN_LIST : PIN_F15         IOBANK6 DIFFP              43 19 0;
    PIN_LIST : NC_PIN_164A     IOBANK6 DEDICATE_IN        43 20 5;
    PIN_LIST : NC_PIN_165A     IOBANK6 DEDICATE_IN        43 20 4;
    PIN_LIST : PIN_B16         IOBANK6 DIFFN              43 20 2;
    PIN_LIST : NC_PIN_167P     IOBANK6 DIFFP              43 20 1;
    PIN_LIST : PIN_F14         IOBANK6 SINGLE             43 23 5;
    PIN_LIST : NC_PIN_169A     IOBANK6 DEDICATE_IN        43 23 2;
    PIN_LIST : PIN_D16         IOBANK6 DIFFN              43 24 5;
    PIN_LIST : PIN_D15         IOBANK6 DIFFP              43 24 4;
    PIN_LIST : NC_PIN_172A     IOBANK6 DEDICATE_IN        43 24 2;
    PIN_LIST : NC_PIN_173N     IOBANK6 DIFFN              43 26 5;
    PIN_LIST : PIN_G11         IOBANK6 DIFFP              43 26 4;
    PIN_LIST : NC_PIN_175A     IOBANK6 DEDICATE_IN        43 26 1;
    PIN_LIST : NC_PIN_176A     IOBANK6 DEDICATE_IN        43 26 0;
    PIN_LIST : PIN_C16         IOBANK6 DIFFN              43 27 2;
    PIN_LIST : PIN_C15         IOBANK6 DIFFP              43 27 1;
    PIN_LIST : NC_PIN_179A     IOBANK6 DEDICATE_IN        43 27 0;
    PIN_LIST : NC_PIN_180A     IOBANK7 DEDICATE_IN        39 29 3;
    PIN_LIST : PIN_C14         IOBANK7 PSEUDO_DIFFN       39 29 2;
    PIN_LIST : PIN_D14         IOBANK7 PSEUDO_DIFFP       39 29 1;
    PIN_LIST : NC_PIN_183A     IOBANK7 DEDICATE_IN        39 29 0;
    PIN_LIST : PIN_D11         IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : PIN_D12         IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : PIN_C11         IOBANK7 SINGLE             38 29 1;
    PIN_LIST : NC_PIN_187N     IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : PIN_B13         IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : PIN_PLLOUT_FBN1 IOBANK7 PSEUDO_DIFFN       36 29 3;
    PIN_LIST : PIN_PLLOUT_FBP1 IOBANK7 PSEUDO_DIFFP       36 29 2;
    PIN_LIST : PIN_A14         IOBANK7 PSEUDO_DIFFN       36 29 1;
    PIN_LIST : PIN_B14         IOBANK7 PSEUDO_DIFFP       36 29 0;
    PIN_LIST : PIN_E11         IOBANK7 OCT_RUP            33 29 3;
    PIN_LIST : PIN_E10         IOBANK7 OCT_RDN            33 29 2;
    PIN_LIST : PIN_A12         IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : PIN_B12         IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : PIN_A11         IOBANK7 PSEUDO_DIFFN       31 29 1;
    PIN_LIST : PIN_B11         IOBANK7 PSEUDO_DIFFP       31 29 0;
    PIN_LIST : PIN_A13         IOBANK7 SINGLE             29 29 3;
    PIN_LIST : PIN_A15         IOBANK7 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : PIN_F9          IOBANK7 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : NC_PIN_200N     IOBANK7 PSEUDO_DIFFN       28 29 1;
    PIN_LIST : NC_PIN_201P     IOBANK7 PSEUDO_DIFFP       28 29 0;
    PIN_LIST : PIN_A10         IOBANK7 PSEUDO_DIFFN       27 29 3;
    PIN_LIST : PIN_B10         IOBANK7 PSEUDO_DIFFP       27 29 2;
    PIN_LIST : PIN_C9          IOBANK7 PSEUDO_DIFFN       24 29 3;
    PIN_LIST : PIN_D9          IOBANK7 PSEUDO_DIFFP       24 29 2;
    PIN_LIST : NC_PIN_206N     IOBANK7 PSEUDO_DIFFN       23 29 3;
    PIN_LIST : PIN_E9          IOBANK7 PSEUDO_DIFFP       23 29 2;
    PIN_LIST : NC_PIN_208N     IOBANK7 PSEUDO_DIFFN       23 29 1;
    PIN_LIST : NC_PIN_209P     IOBANK7 PSEUDO_DIFFP       23 29 0;
    PIN_LIST : PIN_A9          IOBANK7 DIFFN_IN           22 29 3;
    PIN_LIST : PIN_B9          IOBANK7 DIFFP_IN           22 29 2;
    PIN_LIST : PIN_A8          IOBANK8 DIFFN_IN           22 29 1;
    PIN_LIST : PIN_B8          IOBANK8 DIFFP_IN           22 29 0;
    PIN_LIST : NC_PIN_214N     IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : NC_PIN_215P     IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_C8          IOBANK8 PSEUDO_DIFFN       20 29 2;
    PIN_LIST : PIN_D8          IOBANK8 PSEUDO_DIFFP       20 29 1;
    PIN_LIST : PIN_E8          IOBANK8 PSEUDO_DIFFN       17 29 1;
    PIN_LIST : PIN_F8          IOBANK8 PSEUDO_DIFFP       17 29 0;
    PIN_LIST : PIN_A7          IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : PIN_B7          IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : NC_PIN_222N     IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : NC_PIN_223P     IOBANK8 PSEUDO_DIFFP       16 29 0;
    PIN_LIST : PIN_C6          IOBANK8 SINGLE             15 29 3;
    PIN_LIST : PIN_A6          IOBANK8 PSEUDO_DIFFN       15 29 2;
    PIN_LIST : PIN_B6          IOBANK8 PSEUDO_DIFFP       15 29 1;
    PIN_LIST : PIN_E7          IOBANK8 PSEUDO_DIFFN       12 29 1;
    PIN_LIST : NC_PIN_228P     IOBANK8 PSEUDO_DIFFP       12 29 0;
    PIN_LIST : NC_PIN_229N     IOBANK8 PSEUDO_DIFFN       11 29 3;
    PIN_LIST : PIN_E6          IOBANK8 PSEUDO_DIFFP       11 29 2;
    PIN_LIST : PIN_A5          IOBANK8 PSEUDO_DIFFN       11 29 1;
    PIN_LIST : PIN_B5          IOBANK8 PSEUDO_DIFFP       11 29 0;
    PIN_LIST : PIN_D6          IOBANK8 PSEUDO_DIFFN       10 29 3;
    PIN_LIST : NC_PIN_234P     IOBANK8 PSEUDO_DIFFP       10 29 2;
    PIN_LIST : PIN_A4          IOBANK8 PSEUDO_DIFFN       10 29 1;
    PIN_LIST : PIN_B4          IOBANK8 PSEUDO_DIFFP       10 29 0;
    PIN_LIST : PIN_A2          IOBANK8 SINGLE             9  29 2;
    PIN_LIST : NC_PIN_238N     IOBANK8 PSEUDO_DIFFN       9  29 1;
    PIN_LIST : PIN_D5          IOBANK8 PSEUDO_DIFFP       9  29 0;
    PIN_LIST : PIN_A3          IOBANK8 PSEUDO_DIFFN       8  29 3;
    PIN_LIST : PIN_B3          IOBANK8 PSEUDO_DIFFP       8  29 2;
    PIN_LIST : PIN_PLLOUT_FBN2 IOBANK8 PSEUDO_DIFFN       7  29 3;
    PIN_LIST : PIN_PLLOUT_FBP2 IOBANK8 PSEUDO_DIFFP       7  29 2;
    PIN_LIST : PIN_C3          IOBANK8 PSEUDO_DIFFN       7  29 1;
    PIN_LIST : PIN_D3          IOBANK8 PSEUDO_DIFFP       7  29 0;
  END_IO
END_CHIP

CHIP AG15K
  IsHidden     : YES;
  FAMILY       : AG_10K;
  CHARACTER    : SMIC055D_15K_GV0;
  QuartusFamily: Cyclone\ IV\ E;
  QuartusDevice: EP4CE15F23C8;
  SIZE         : 50 30;
  DeviceID     : 0x01500010;
  GclkInverted : NO;
  FlashType    : SPI;
  FlashPrgIdle : 0.0002;
  FlashSimIdle : 600;
  FlashPrgSize : 256;
  LzwInfo      : 4 8 187 true 400 15;
  ChainCopies  : 4;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 20;
  SEAM_REGIONS : 2;
  IO_TYPE      : DIO;
  ConfigSuffix : _agm;
  SyncHeader   : 967E3C5A;
  FlashCrc     : Yes;
  StartPin     : PIN_3P;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_154N_DEV_OE;
  DevClrnPin   : PIN_155P_DEV_CLRn;

  CHIP_VAR : CORE_X  47;
  CHIP_VAR : CORE_Y  28;
  CHIP_VAR : ROGIC_X 48;
  CHIP_VAR : MAX_X   49;
  CHIP_VAR : MAX_Y   29;
  CHIP_VAR : BRAM0_X 18;
  CHIP_VAR : MULT0_X 23;
  CHIP_VAR : BRAM1_X 31;
  CHIP_VAR : MULT1_X 41;
  CHIP_VAR : SEAM0_R 15;
  CHIP_VAR : SEAM1_L 16;
  CHIP_VAR : SEAM1_R 25;
  CHIP_VAR : SEAM2_L 26;
  CHIP_VAR : SEAM2_R 35;
  CHIP_VAR : SEAM3_L 36;
  CHIP_VAR : SEAM2_G 57;
  CHIP_VAR : SEAM3_G 85;

  CHIP_VAR : GCLK_YW0   12;
  CHIP_VAR : GCLK_XS0   26;
  CHIP_VAR : GCLK_YE0   15;
  CHIP_VAR : GCLK_XN0   29;
  CHIP_VAR : DPCLK_YW0   8;
  CHIP_VAR : DPCLK_YW1  13;
  CHIP_VAR : DPCLK_XS0  19;
  CHIP_VAR : DPCLK_XS1  21;
  CHIP_VAR : DPCLK_XS2  32;
  CHIP_VAR : DPCLK_XS3  36;
  CHIP_VAR : DPCLK_YE0  13;
  CHIP_VAR : DPCLK_YE1  20;
  CHIP_VAR : DPCLK_XN0  24;
  CHIP_VAR : DPCLK_XN1  27;
  CHIP_VAR : DPCLK_XN2  30;
  CHIP_VAR : DPCLK_XN3  34;
  CHIP_VAR : CDPCLK_YW0 4;
  CHIP_VAR : CDPCLK_YW1 16;
  CHIP_VAR : CDPCLK_XS0 5;
  CHIP_VAR : CDPCLK_XS1 42;
  CHIP_VAR : CDPCLK_YE0 4;
  CHIP_VAR : CDPCLK_YE1 27;
  CHIP_VAR : CDPCLK_XN0 17;
  CHIP_VAR : CDPCLK_XN1 44;

  CHIP_VAR : PLL2_YW    17;

  CHIP_VAR : ADC0_XS 1;
  CHIP_VAR : ADC1_XN 47;

  CHIP_VAR : OCT_YW 2;
  CHIP_VAR : OCT_XS $CORE_X;
  CHIP_VAR : OCT_YE 2;
  CHIP_VAR : OCT_XN 46;

  CHIP_VAR : CCB_MCU_MIN_X  1;
  CHIP_VAR : CCB_MCU_MAX_X  15;
  CHIP_VAR : MCU_CONN_Y     18;
  CHIP_VAR : CCB_MCU_MIN_Y  19;
  CHIP_VAR : CCB_MCU_MAX_Y  $MAX_Y;
  CHIP_VAR : MCU_CONN_MAX_Y 21;

  TrackWidth   : T4X  16;
  TrackWidth   : T24X 1;
  TrackWidth   : T16Y 1;

  IO_CHAIN
    CHAIN DEDICATE_IN 0
    END_CHAIN
    CHAIN DEDICATE_OUT 1
    END_CHAIN
    CHAIN DEDICATE_OPENDRAIN 2
    END_CHAIN
    CHAIN SINGLE 3
      // Config name : default_in default_out(also default for unused)
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b011     3'b011;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
    END_CHAIN
    ALIAS : SINGLE_D0 SINGLE 4; // Dual purpose input
    ALIAS : SINGLE_D1 SINGLE 5; // Dual purpose output
    ALIAS : SINGLE_D2 SINGLE 6; // Dual purpose inout
    ALIAS : SINGLE_D3 SINGLE 7; // Dual purpose inout with open drain
    CHAIN DIFFP 8
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b011     3'b011;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
      CFG_LVDS_OUT_EN   : 1'b0       1'b0;
      CFG_LVDS_SEL_CUA  : 3'b000     3'b000;
      CFG_LVDS_IREF     : 10'b0      10'b0110000000;
      CFG_LVDS_IN_EN    : 1'b0       1'b0;
    END_CHAIN
    ALIAS : DIFFN SINGLE 9;
    CHAIN PSEUDO_DIFFP 10
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b011     3'b011;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
      CFG_LVDS_IN_EN    : 1'b0       1'b0;
      CFG_LVDS_SEL_CUA  : 3'b000     3'b000;
    END_CHAIN
    ALIAS : PSEUDO_DIFFN SINGLE 11;
    ALIAS : DIFFP_D1     DIFFP  12; // Dual purpose diffp output
    ALIAS : DIFFN_D1     DIFFN  13; // Dual purpose diffn output
    ALIAS : DIFFN_D3     DIFFN  14; // Dual purpose diffn open drain
    CHAIN DIFFP_IN 15
      CFG_SSTL_SEL_CUA  : 3'b011 3'b011;
      CFG_SSTL_INPUT_EN : 1'b0   1'b0;
      CFG_TRI_INPUT     : 1'b0   1'b0;
      CFG_LVDS_IN_EN    : 1'b0   1'b0;
      CFG_LVDS_SEL_CUA  : 3'b000 3'b000;
    END_CHAIN
    CHAIN DIFFN_IN 16
      CFG_SSTL_SEL_CUA  : 3'b011 3'b011;
      CFG_SSTL_INPUT_EN : 1'b0   1'b0;
      CFG_TRI_INPUT     : 1'b0   1'b0;
    END_CHAIN
    CHAIN OCT_RDN 17
      CFG_ROCT_CAL_EN   : 1'b0       1'b0;
      CFG_NDRV          : 7'b0010000 7'b0010000;
      CFG_PDRV          : 7'b0010000 7'b0010000;
      CFG_SSTL_OUT_EN   : 1'b0       1'b0;
      CFG_SSTL_INPUT_EN : 1'b0       1'b0;
      CFG_SSTL_SEL_CUA  : 3'b011     3'b011;
      CFG_TRI_INPUT     : 1'b0       1'b0;
      CFG_PULL_UP       : 1'b0       1'b1;
      CFG_OPEN_DRAIN    : 1'b0       1'b0;
      CFG_KEEP          : 2'b00      2'b00;
      CFG_OSCDIV        : 2'b00      2'b00;
      CFG_ROCTUSR       : 1'b0       1'b0;
      CFG_SEL_CUA       : 1'b0       1'b0;
      CFG_ROCT_EN       : 1'b0       1'b0;
    END_CHAIN
    ALIAS : OCT_RUP SINGLE 18;
  END_IO_CHAIN

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC zLOGIC0
      DIMENSION  : 1 0 $SEAM0_R 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC zLOGIC1
      DIMENSION  : $SEAM1_L 0 $SEAM1_R 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC zLOGIC2
      DIMENSION  : $SEAM2_L 0 $SEAM2_R 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC zLOGIC3
      DIMENSION  : $SEAM3_L 0 $CORE_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC MULT1
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT1_X 0 $MULT1_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X : $CCB_MCU_MIN_X THRU $CCB_MCU_MAX_X $CDPCLK_XN0 $DPCLK_XN0 $BRAM0_X $DPCLK_XN1 $MULT0_X $GCLK_XN0 $DPCLK_XN2 $BRAM1_X $DPCLK_XN3 $MULT1_X $CDPCLK_XN1 $OCT_XN $ADC1_XN;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO

    SKIP_X : $ADC0_XS $CDPCLK_XS0 $BRAM0_X $DPCLK_XS0 $DPCLK_XS1 $MULT0_X $GCLK_XS0 $BRAM1_X $DPCLK_XS2 $DPCLK_XS3 $MULT1_X $CDPCLK_XS1 $OCT_XS;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $OCT_YW $CDPCLK_YW0 $DPCLK_YW0 $GCLK_YW0 $DPCLK_YW1 $CDPCLK_YW1 $PLL2_YW $MCU_CONN_Y THRU $CCB_MCU_MAX_Y;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO

    SKIP_Y : 1 $OCT_YE $CDPCLK_YE0 $DPCLK_YE0 $GCLK_YE0 $DPCLK_YE1 $CDPCLK_YE1 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_YW0 0 $GCLK_YW0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_YE0 $MAX_X $GCLK_YE0;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_ION
    DIRECTION  : N;
    DIMENSION  : $GCLK_XN0 $MAX_Y $GCLK_XN0 $MAX_Y;
    GRID_INDEX : GCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOS
    DIRECTION  : S;
    DIMENSION  : $GCLK_XS0 0 $GCLK_XS0 0;
    GRID_INDEX : GCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO

  GRID_GROUP
    ENUM_X : 0;
    ENUM_Y : $DPCLK_YW0 $DPCLK_YW1 $CDPCLK_YW0 $CDPCLK_YW1;
    IO IOW_DP
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 0;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XS0 $DPCLK_XS1 $DPCLK_XS2 $DPCLK_XS3 $CDPCLK_XS0 $CDPCLK_XS1;
    ENUM_Y : 0;
    IO IOS_DP
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 4;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $MAX_X;
    ENUM_Y : $DPCLK_YE0 $DPCLK_YE1 $CDPCLK_YE0 $CDPCLK_YE1;
    IO IOE_DP
      DIRECTION  : E;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 10;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XN0 $DPCLK_XN1 $DPCLK_XN2 $DPCLK_XN3 $CDPCLK_XN0 $CDPCLK_XN1;
    ENUM_Y : $MAX_Y;
    IO ION_DP
      DIRECTION  : N;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 14;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  BB zCLKDIS0
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $MULT0_X $MAX_Y $MULT0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 5;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist0_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist0_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist0_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist0_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist0_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_GclkDMUX15 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX16 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX17 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX18 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX19 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX20 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX21 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX22 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX23 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX24 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX25 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX26 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX27 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX28 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX0  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX1  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX2  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX3  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX4  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX5  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX6  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX7  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX8  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX9  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX10 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX11 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX12 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX13 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX14 : 60'b0;
    END_CONFIG_CHAIN
  END_BB

  BB zCLKDIS1
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 1;
    DIMENSION  : $MULT1_X $MAX_Y $MULT1_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 6;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist1_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist1_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist1_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist1_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist1_rdata   RDATA   ;
    END_CONFIG_CHAIN
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4 PLL_FB 0;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4;
    TO_TERMS   : GCLK 0 4;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 5 9;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    TO_TERMS   : GCLK 5 9 PLL_FB 0;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 2;
    TO_TERMS   : GCLK 10 14 PLL_FB 1;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4;
    TO_TERMS   : GCLK 10 14;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 3;
    TO_TERMS   : GCLK 15 19;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    TO_TERMS   : GCLK 15 19 PLL_FB 1;
    TO_GRIDS   : CLKDIS 1;

    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : PLL_FB 0;
    FROM_TERMS : PLL_FB 0;
    TO_GRIDS   : PLL 0;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 2;

    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : PLL_FB 0;
    FROM_TERMS : PLL_FB 0;
    TO_GRIDS   : PLL 1;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 3;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout4 clkfbout;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout4 PLL_FB 0;
    FROM_GRID  : PLL  0;
    TO_GRIDS   : GCLK 0;
    FROM_GRID  : PLL  1;
    TO_GRIDS   : GCLK 1;
    FROM_GRID  : PLL  2;
    TO_GRIDS   : GCLK 2;
    FROM_GRID  : PLL  3;
    TO_GRIDS   : GCLK 3;

    FROM_TERMS : IOTERM 0;
    // GRID DPCLK  0 -  3: CDPCLK1 DPCLK1 DPCLK0 CDPCLK0
    //             4 -  9: CDPCLK2 DPCLK2 DPCLK3 DPCLK4 DPCLK5 CDPCLK3
    //            10 - 13: CDPCLK4 DPCLK6 DPCLK7 CDPCLK5
    //            14 - 19: CDPCLK7 DPCLK11 DPCLK10 DPCLK9 DPCLK8 CDPCLK6
    FROM_GRID  : DPCLK  2; // DPCLK0
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  1; // DPCLK1
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  3; // CDPCLK0
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  14; // CDPCLK7
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  0; // CDPCLK1
    TO_TERMS   : IOTERM 4;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  4; // CDPCLK2
    TO_TERMS   : IOTERM 5;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  12; // DPCLK7
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  11; // DPCLK6
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  13; // CDPCLK5
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  19; // CDPCLK6
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  10; // CDPCLK4
    TO_TERMS   : IOTERM 4;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  9; // CDPCLK3
    TO_TERMS   : IOTERM 5;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  18; // DPCLK8
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  15; // DPCLK11
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  17; // DPCLK9
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  16; // DPCLK10
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  8; // DPCLK5
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  5; // DPCLK2
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  7; // DPCLK4
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  6; // DPCLK3
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   3;

    FROM_TERMS : GCLK_PIN 0 3;
    TO_TERMS   : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 0;
    TO_GRIDS   : PLL  0;
    FROM_GRID  : GCLK 1;
    TO_GRIDS   : PLL  1;
    FROM_GRID  : GCLK 2;
    TO_GRIDS   : PLL  2;
    FROM_GRID  : GCLK 3;
    TO_GRIDS   : PLL  3;

    FROM_TERMS : GCLK_PIN 0 3;
    TO_TERMS   : GCLK_PIN 4 7;
    FROM_GRID  : GCLK 0;
    TO_GRIDS   : PLL  2;
    FROM_GRID  : GCLK 1;
    TO_GRIDS   : PLL  3;
    FROM_GRID  : GCLK 2;
    TO_GRIDS   : PLL  1;
    FROM_GRID  : GCLK 3;
    TO_GRIDS   : PLL  0;

    FROM_TERMS : SEAM 0 5;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : 0 0 $SEAM1_R 0;

    FROM_TERMS : SEAM 0 5;
    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : $SEAM2_L 0 $MAX_X 0;

    FROM_TERMS : SEAM 6 11;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : 0 $MAX_Y $SEAM1_R $MAX_Y;

    FROM_TERMS : SEAM 6 11;
    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : $SEAM2_L $MAX_Y $MAX_X $MAX_Y;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 1 $CORE_Y;
    GLOBAL_TRACKS
      // Use SEAM 12-23 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 12-17 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 12 23;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $SEAM0_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 18 29;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM1_L 0 $SEAM1_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 12 23;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM2_L 0 $SEAM2_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 18 29;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM3_L 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL00_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL0;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll0_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll0_read_en READ_EN ;
      CHAIN_INPUT  : o_pll0_update  UPDATE  ;
      CHAIN_INPUT  : o_pll0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll0_porb    PORB    ;
      CHAIN_OUTPUT : i_pll0_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
      // Order of CHAIN_BITS should match ic
      // Reconfigurable chain bits first
      CHAIN_BITS : CFG_IVCO               3'b100 RECONFIG;
      CHAIN_BITS : CFG_RVI                2'b01  RECONFIG;
      CHAIN_BITS : CFG_RREF               2'b01  RECONFIG;
      CHAIN_BITS : CFG_RLPF               2'b01  RECONFIG;
      CHAIN_BITS : CFG_POST_SCALE_COUNTER 1'b0   RECONFIG;
      CHAIN_BITS : CFG_DUMMY              5'b0   RECONFIG;
      CHAIN_BITS : CFG_ICP                3'b100 RECONFIG;
      CHAIN_BITS : CFG_BYPASS_N           1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HN          8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_N      1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LN          8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_M           1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HM          8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M      1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LM          8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G0          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG0         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G0     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG0         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G1          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG1         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G1     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG1         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G2          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG2         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G2     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG2         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G3          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG3         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G3     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG3         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G4          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG4         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G4     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG4         8'b0   RECONFIG;
      // Non reconfigurable bits
      CHAIN_BITS : CFG_DLYNUM_G4          8'b0;
      CHAIN_BITS : CFG_CLK_EN4            1'b0;
      CHAIN_BITS : CFG_SELCLK_G4          3'b0;
      CHAIN_BITS : CFG_CASCADE3           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G3          8'b0;
      CHAIN_BITS : CFG_CLK_EN3            1'b0;
      CHAIN_BITS : CFG_SELCLK_G3          3'b0;
      CHAIN_BITS : CFG_CASCADE2           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G2          8'b0;
      CHAIN_BITS : CFG_CLK_EN2            1'b0;
      CHAIN_BITS : CFG_SELCLK_G2          3'b0;
      CHAIN_BITS : CFG_CASCADE1           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G1          8'b0;
      CHAIN_BITS : CFG_CLK_EN1            1'b0;
      CHAIN_BITS : CFG_SELCLK_G1          3'b0;
      CHAIN_BITS : CFG_CASCADE0           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G0          8'b0;
      CHAIN_BITS : CFG_CLK_EN0            1'b0;
      CHAIN_BITS : CFG_SELCLK_G0          3'b0;
      CHAIN_BITS : CFG_DLYNUM_M           8'b0;
      CHAIN_BITS : CFG_SELCLK_M           3'b0;
      CHAIN_BITS : CFG_ENB_PLLOUTP        1'b0 EXTERN;
      CHAIN_BITS : CFG_ENB_PLLOUTN        1'b0 EXTERN;
      CHAIN_BITS : CFG_FEEDBACK_MODE      1'b0 EXTERN;
      CHAIN_BITS : CFG_PllSeamMUX         3'b0 EXTERN;
      CHAIN_BITS : CFG_PllClkInMUX        6'b0 EXTERN;
      CHAIN_BITS : CFG_PLLFB_DLY          3'b0 EXTERN;
      CHAIN_BITS : CFG_PllClkFbMUX        2'b0 EXTERN;
      CHAIN_BITS : CFG_PLL_EN_FLAG        1'b1;
      CHAIN_BITS : CFG_REG_CTRL           2'b10;
    END_CONFIG_CHAIN
  END_BB

  BB PLL1
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 1;
    DIMENSION  : $MAX_X $CORE_Y $MAX_X $CORE_Y;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL10_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL1;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 2;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll1_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll1_read_en READ_EN ;
      CHAIN_INPUT  : o_pll1_update  UPDATE  ;
      CHAIN_INPUT  : o_pll1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll1_porb    PORB    ;
      CHAIN_OUTPUT : i_pll1_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB PLL2
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 2;
    DIMENSION  : 0 $PLL2_YW 0 $PLL2_YW;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL20_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL2;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;
    CONFIG_MODULE : PLL0;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 3;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll2_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll2_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll2_read_en READ_EN ;
      CHAIN_INPUT  : o_pll2_update  UPDATE  ;
      CHAIN_INPUT  : o_pll2_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll2_porb    PORB    ;
      CHAIN_OUTPUT : i_pll2_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB PLL3
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 3;
    DIMENSION  : $MAX_X 1 $MAX_X 1;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL30_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL3;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;
    CONFIG_MODULE : PLL1;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 4;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll3_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll3_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll3_read_en READ_EN ;
      CHAIN_INPUT  : o_pll3_update  UPDATE  ;
      CHAIN_INPUT  : o_pll3_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll3_porb    PORB    ;
      CHAIN_OUTPUT : i_pll3_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB JTAG
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : JTAG;
    GRID_INDEX : BBOX 0;
    DIMENSION  : 1 $MCU_CONN_Y 1 $MCU_CONN_Y;
    HAS_SRAM   : YES;
    CONFIG_MODULE : MCU_PIN;
    PIN_INFO
      DIRECTION : S;
      INPUT  : tdouser;
      OUTPUT : tmsutap;
      OUTPUT : tckutap;
      OUTPUT : tdiutap;
      OUTPUT : shiftuser;
      OUTPUT : clkdruser;
      OUTPUT : updateuser;
      OUTPUT : runidleuser;
      OUTPUT : usr1user;

      BYPASSED_INPUT  : ufm_csn;
      BYPASSED_INPUT  : ufm_sdi;
      BYPASSED_INPUT  : ufm_sck;
      BYPASSED_OUTPUT : ufm_sdo;

      BYPASSED_INPUTS : dummy_in  8;
      BYPASSED_OUTPUTS: dummy_out 3;
    END_PIN_INFO
  END_BB

  BB OSC
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OSC;
    GRID_INDEX : BBOX 0;
    DIMENSION  : 2 $MCU_CONN_Y 2 $MCU_CONN_Y;
    HAS_SRAM   : YES;
    CONFIG_MODULE : MCU_PIN;
    PIN_INFO
      DIRECTION : S;
      INPUT  : i_osc_enb;
      OUTPUT : o_osc;

      BYPASSED_INPUT   : clk;
      BYPASSED_INPUT   : shift;
      BYPASSED_INPUT   : update;
      BYPASSED_INPUT   : din;
      BYPASSED_INPUT   : reconfig;
      BYPASSED_OUTPUT  : dout;

      BYPASSED_INPUTS : dummy_in  6;
      BYPASSED_OUTPUTS: dummy_out 10;
    END_PIN_INFO
  END_BB

  BB UFML
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : UFML;
    GRID_INDEX : BBOX 31;
    DIMENSION  : 1 $CCB_MCU_MIN_Y 1 $CCB_MCU_MIN_Y;
  END_BB

  BB REMOTE
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : REMOTE;
    GRID_INDEX : BBOX 32;
    DIMENSION  : 2 $CCB_MCU_MIN_Y 2 $CCB_MCU_MIN_Y;
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : ufm_csn 0 ufm_sck 0 ufm_sdi 0;
    FROM_GRID  : BBOX 0;
    TO_TERMS   : ufm_csn ufm_sck ufm_sdi;
    TO_GRIDS   : BBOX 31;

    FROM_TERMS : ufm_sdo 0;
    FROM_GRID  : BBOX 31;
    TO_TERMS   : ufm_sdo;
    TO_GRIDS   : BBOX 0;
    
    FROM_TERMS : clk 0 shift 0 update 0 din 0 reconfig 0;
    FROM_GRID  : BBOX 0;
    TO_TERMS   : clk shift update din, reconfig;
    TO_GRIDS   : BBOX 32;

    FROM_TERMS : dout 0;
    FROM_GRID  : BBOX 32;
    TO_TERMS   : dout;
    TO_GRIDS   : BBOX 0;
  END_GLOBAL_TRACKS

  BB MCU
    TILE_TYPE : UFMTILE;
    CELL_TYPE : MCU_M3;
    PIN_STYLE : CellInTile;
    DIMENSION : 0 $MCU_CONN_Y 0 $MCU_CONN_Y;
    GRID_INDEX: BBOX 0;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 7;
      CHAIN_PREFIX : MCU;
      CHAIN_INPUT  : o_mcu_shift   SHIFT   ;
      CHAIN_INPUT  : o_mcu_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_mcu_read_en READ_EN ;
      CHAIN_INPUT  : o_mcu_update  UPDATE  ;
      CHAIN_INPUT  : o_mcu_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_mcu_porb    PORB    ;
      CHAIN_OUTPUT : i_mcu_rdata   RDATA   ;
      CHAIN_BITS   : CFG_BOOT_DELAY   : 1'b0;
      CHAIN_BITS   : CFG_MCU_ADDR     : 24'b0;
      CHAIN_BITS   : CFG_MCU_CLK_FREQ : 8'b0;
      CHAIN_BITS   : CFG_MCU_EN_FLAG  : 1'b1;
    END_CONFIG_CHAIN
  END_BB

  GRID_GROUP
    DELTA_X : 3 $CCB_MCU_MAX_X;
    DELTA_Y : 0 0;

    BB MCU_PIN
      TILE_TYPE : UFMTILE;
      CELL_TYPE : MCU_M3;
      PIN_STYLE : CellExtTile;
      DIMENSION : 0 $MCU_CONN_Y 0 $MCU_CONN_Y;
      GRID_INDEX: BBOX 0;
      TO_GRIDS  : BBOX 0;
      HAS_SRAM  : YES;
      CONFIG_MODULE : MCU_PIN;

      GRID_PIN_INFO // N
        DIRECTION : S;
        BYPASSED_INPUT   : POR_n;
        BYPASSED_INPUT   : EXT_CPU_RST_n;
        BYPASSED_INPUT   : JTCK;
        BYPASSED_INPUT   : JTRST_n;
        BYPASSED_INPUT   : JTDI;
        BYPASSED_INPUT   : JTMS;
        BYPASSED_INPUT   : UART_RXD;
        BYPASSED_INPUT   : UART_CTS_n;
        BYPASSED_INPUT   : FLASH_IO0_SI_i;
        BYPASSED_INPUT   : FLASH_IO1_SO_i;
        BYPASSED_INPUT   : FLASH_IO2_WPn_i;
        BYPASSED_INPUT   : FLASH_IO3_HOLDn_i;
        BYPASSED_OUTPUT  : UART_TXD;
        BYPASSED_OUTPUT  : UART_RTS_n;
        BYPASSED_OUTPUT  : FLASH_IO2_WPn;
        BYPASSED_OUTPUT  : FLASH_IO3_HOLDn;
        BYPASSED_OUTPUT  : FLASH_SI_OE;
        BYPASSED_OUTPUT  : FLASH_SO_OE;
        BYPASSED_OUTPUT  : WPn_IO2_OE;
        BYPASSED_OUTPUT  : HOLDn_IO3_OE;
        BYPASSED_OUTPUT  : FLASH_IO0_SI;
        BYPASSED_OUTPUT  : FLASH_IO1_SO;
        BYPASSED_OUTPUT  : FLASH_SCK;
        BYPASSED_OUTPUT  : FLASH_CS_n;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+1
        DIRECTION : S;
        BYPASSED_INPUTS  : GPIO1_I 4 4;
        BYPASSED_INPUTS  : GPIO0_I 8 0;
        BYPASSED_OUTPUTS : GPIO0_O 8 0;
        BYPASSED_OUTPUT  : SWDOEN;
        BYPASSED_OUTPUT  : SWDO;
        BYPASSED_OUTPUT  : JTDO;
        BYPASSED_OUTPUT  : dummy_out;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+2
        BYPASSED_INPUTS  : GPIO2_I 8 0;
        BYPASSED_INPUTS  : GPIO1_I 4 0;
        BYPASSED_OUTPUTS : GPIO2_O 4 0;
        BYPASSED_OUTPUTS : GPIO1_O 8 0;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+3
        DIRECTION : S;
        BYPASSED_INPUTS  : EXT_RAM_WDATA 12 20;
        BYPASSED_OUTPUTS : nGPEN0         8  0;
        BYPASSED_OUTPUTS : GPIO2_O        4  4;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+4
        BYPASSED_INPUTS  : EXT_RAM_WDATA 12 8;
        BYPASSED_OUTPUTS : nGPEN2         4 0;
        BYPASSED_OUTPUTS : nGPEN1         8 0;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+5
        BYPASSED_INPUTS  : EXT_RAM_ADDR  3 12;
        BYPASSED_INPUT   : CLK;
        BYPASSED_INPUTS  : EXT_RAM_WDATA 8  0;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA 8 24;
        BYPASSED_OUTPUTS : nGPEN2        4  4;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+6
        DIRECTION : S;
        BYPASSED_INPUTS  : EXT_RAM_ADDR  12  0;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA 12 12;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+7
        DIRECTION : S;
        BYPASSED_INPUTS  : HWDATA_EXTM     4 28;
        BYPASSED_INPUTS  : HRESP_EXT       2  0;
        BYPASSED_INPUTS  : EXT_RAM_BYTE_EN 4  0;
        BYPASSED_INPUT   : EXT_RAM_EN;
        BYPASSED_INPUT   : EXT_RAM_WR;
        BYPASSED_OUTPUTS : EXT_RAM_RDATA  12  0;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+8
        DIRECTION : S;
        BYPASSED_INPUTS  : HWDATA_EXTM 12 16;
        BYPASSED_OUTPUTS : HRDATA_EXTM 12 20;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+9
        DIRECTION : S;
        BYPASSED_INPUTS  : HWDATA_EXTM 12 4;
        BYPASSED_OUTPUTS : HRDATA_EXTM 12 8;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+10
        DIRECTION : S;
        BYPASSED_INPUTS  : HSIZE_EXTM       3  0;
        BYPASSED_INPUT   : HREADY_IN_EXTM;
        BYPASSED_INPUT   : HWRITE_EXTM;
        BYPASSED_INPUT   : HSEL_EXTM;
        BYPASSED_INPUTS  : HTRANS_EXTM      2  0;
        BYPASSED_INPUTS  : HWDATA_EXTM      4  0;
        BYPASSED_OUTPUT  : HREADY_OUT_EXTM;
        BYPASSED_OUTPUTS : HRESP_EXTM       2  0;
        BYPASSED_OUTPUTS : HRDATA_EXTM      8  0;
        BYPASSED_OUTPUTS : dummy_out        1;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+11
        DIRECTION : S;
        BYPASSED_INPUTS  : HADDR_EXTM      4 28;
        BYPASSED_INPUT   : HREADY_OUT_EXT;
        BYPASSED_INPUTS  : HPROTM          4  0;
        BYPASSED_INPUTS  : HBURSTM         3  0;
        BYPASSED_OUTPUTS : HWDATA_EXT      4 28;
        BYPASSED_OUTPUTS : HTRANS_EXT      2  0;
        BYPASSED_OUTPUT  : HWRITE_EXT;
        BYPASSED_OUTPUT  : HSEL_EXT;
        BYPASSED_OUTPUT  : HREADY_IN_EXT;
        BYPASSED_OUTPUTS : HSIZE_EXT       3  0;
      END_GRID_PIN_INFO

      GRID_PIN_INFO // N+12
        DIRECTION : S;
        BYPASSED_INPUTS  : HADDR_EXTM 12 16;
        BYPASSED_OUTPUTS : HWDATA_EXT 12 16;
      END_GRID_PIN_INFO
    END_BB

    DELTA_X : $CCB_MCU_MAX_X $CCB_MCU_MAX_X;
    DELTA_Y : $CCB_MCU_MIN_Y $MCU_CONN_MAX_Y;

    BB MCU_PINR
      TILE_TYPE : UFMTILE;
      CELL_TYPE : MCU_M3;
      PIN_STYLE : CellExtTile;
      DIMENSION : 0 0 0 0;
      GRID_INDEX: BBOX 15;
      TO_GRIDS  : BBOX 0;
      HAS_SRAM  : YES;
      CONFIG_MODULE : MCU_PINR;

      GRID_PIN_INFO
        DIRECTION : E;
        BYPASSED_OUTPUTS : HWDATA_EXT 16 0;
        BYPASSED_INPUTS  : HADDR_EXTM 16 0;
      END_GRID_PIN_INFO

      GRID_PIN_INFO
        DIRECTION : E;
        BYPASSED_OUTPUTS : HADDR_EXT  16 16;
        BYPASSED_INPUTS  : HRDATA_EXT 16 16;
      END_GRID_PIN_INFO

      GRID_PIN_INFO
        DIRECTION : E;
        BYPASSED_OUTPUTS : HADDR_EXT  16 0;
        BYPASSED_INPUTS  : HRDATA_EXT 16 0;
      END_GRID_PIN_INFO
    END_BB

  END_GRID_GROUP

  BB ADC0
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : SARADC;
    GRID_INDEX : IOS $ADC0_XS;
    DIMENSION  : $ADC0_XS 0 $ADC0_XS 0;
    HAS_SRAM   : YES;
    PIN_STYLE  : CellInTile;
    TERM_INPUT : refin;
    TERM_INPUTS: ain 9;
    PIN_INFO
      DIRECTION : N;
      INPUT   : adcenb;
      INPUT   : sclk;
      INPUTS  : insel 4;
      INPUT   : refsel;
      INPUT   : divvi8;
      INPUT   : bgenb;
      OUTPUTS : db 12;
      OUTPUT  : eoc;
    END_PIN_INFO
  END_BB

  BB ADC1
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : SARADC;
    GRID_INDEX : ION $ADC1_XN;
    DIMENSION  : $ADC1_XN $MAX_Y $ADC1_XN $MAX_Y;
    HAS_SRAM   : YES;
    PIN_STYLE  : CellInTile;
    TERM_INPUT : refin;
    TERM_INPUTS: ain 9;
    PIN_INFO
      DIRECTION : S;
      INPUT   : adcenb;
      INPUT   : sclk;
      INPUTS  : insel 4;
      INPUT   : refsel;
      INPUT   : divvi8;
      INPUT   : bgenb;
      OUTPUTS : db 12;
      OUTPUT  : eoc;
    END_PIN_INFO
  END_BB

  BB OCT1
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : IOW $OCT_YW;
    DIMENSION  : 0 $OCT_YW 0 $OCT_YW;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 0 4 0;
    PIN_INFO
      DIRECTION : E;
      INPUT  : clkusr         SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr        SLICE_OCT OCT_RSTNUSR;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
    END_PIN_INFO
  END_BB

  BB OCT2
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : IOS $OCT_XS;
    DIMENSION  : $OCT_XS 0 $OCT_XS 0;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 40 0 1;
    CONFIG_MODULE : ADC0;
    PIN_INFO
      DIRECTION : N;
      INPUT  : clkusr  SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr SLICE_OCT OCT_RSTNUSR;
      INPUTS : dummy_in 7;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
      OUTPUTS : dummy_out 7;
    END_PIN_INFO
  END_BB

  BB OCT3
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : IOE $OCT_YE;
    DIMENSION  : $MAX_X $OCT_YE $MAX_X $OCT_YE;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 49 4 4;
    PIN_INFO
      DIRECTION : W;
      INPUT  : clkusr         SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr        SLICE_OCT OCT_RSTNUSR;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
    END_PIN_INFO
  END_BB

  BB OCT4
    TILE_TYPE  : UFMTILE;
    CELL_TYPE  : OCT;
    GRID_INDEX : ION $OCT_XN;
    DIMENSION  : $OCT_XN $MAX_Y $OCT_XN $MAX_Y;
    HAS_SRAM   : YES;
    PIN_STYLE  : FeedThruIo;
    CHAIN_LOC  : 39 29 2;
    CONFIG_MODULE : ADC1;
    PIN_INFO
      DIRECTION : S;
      INPUT  : clkusr  SLICE_OCT OCT_CLKUSR;
      INPUT  : rstnusr SLICE_OCT OCT_RSTNUSR;
      INPUTS : dummy_in 7;
      OUTPUT : octdone        SLICE_OCT OCT_OCTDONE;
      OUTPUT : octdoneuser    SLICE_OCT OCT_OCTDONEUSER;
      OUTPUT : rupcompout     SLICE_OCT OCT_RUPCOMPOUT;
      OUTPUT : rdncompout     SLICE_OCT OCT_RDNCOMPOUT;
      OUTPUT : rupoctcalnout  SLICE_OCT OCT_RUPOCTCALNOUT;
      OUTPUT : rdnoctcalnout  SLICE_OCT OCT_RDNOCTCALNOUT;
      OUTPUTS : dummy_out 7;
    END_PIN_INFO
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : octdone 0 octdoneuser 0 rupcompout 0 rdncompout 0 rupoctcalnout 0 rdnoctcalnout 0;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : IOW $OCT_YW;

    FROM_TERMS : octdone 1 octdoneuser 1 rupcompout 1 rdncompout 1 rupoctcalnout 1 rdnoctcalnout 1;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : ION $OCT_XN;

    FROM_TERMS : octdone 2 octdoneuser 2 rupcompout 2 rdncompout 2 rupoctcalnout 2 rdnoctcalnout 2;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : IOS $OCT_XS;

    FROM_TERMS : octdone 3 octdoneuser 3 rupcompout 3 rdncompout 3 rupoctcalnout 3 rdnoctcalnout 3;
    FROM_GRID  : ASPIO 0;
    TO_TERMS   : octdone octdoneuser rupcompout rdncompout rupoctcalnout rdnoctcalnout;
    TO_GRIDS   : IOE $OCT_YE;
  END_GLOBAL_TRACKS

  BB ASPIO
    TILE_TYPE : EmptyTILE;
    GRID_INDEX: ASPIO 0;
    DIMENSION : $CCB_MCU_MIN_X $CCB_MCU_MAX_Y $CCB_MCU_MIN_X $CCB_MCU_MAX_Y;
    TERM_INPUT : clkusr0 rstnusr0;
    TERM_INPUT : clkusr1 rstnusr1;
    TERM_INPUT : clkusr2 rstnusr2;
    TERM_INPUT : clkusr3 rstnusr3;
    TERM_OUTPUT : octdone0 octdoneuser0 rupcompout0 rdncompout0 rupoctcalnout0 rdnoctcalnout0;
    TERM_OUTPUT : octdone1 octdoneuser1 rupcompout1 rdncompout1 rupoctcalnout1 rdnoctcalnout1;
    TERM_OUTPUT : octdone2 octdoneuser2 rupcompout2 rdncompout2 rupoctcalnout2 rdnoctcalnout2;
    TERM_OUTPUT : octdone3 octdoneuser3 rupcompout3 rdncompout3 rupoctcalnout3 rdnoctcalnout3;
  END_BB

  BB yCCB_MCU
    TILE_TYPE : EmptyTILE;
    GRID_INDEX: --- 0;
    DIMENSION : $CCB_MCU_MIN_X $CCB_MCU_MIN_Y $CCB_MCU_MAX_X $CCB_MCU_MAX_Y;
  END_BB

  DECODER
    NAME         : wl_up up;
    TYPE         : wldec bldec_quad;
    ID           : 0;
    DIMENSION    : 0 $GCLK_YE0 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl_dn dn;
    TYPE         : wldec bldec_quad;
    ID           : 1;
    DIMENSION    : 0 0 $MAX_X 14;
    BL_MSB_FIRST : 1;
  END_DECODER

  CCB
    GROUP dedicate
      INPUT   : i_tck    TCK;
      INPUT   : i_tms    TMS;
      INPUT   : i_tdi    TDI;
      OUTPUT  : o_tdo    TDO;
      INOUT_E : o_tdo_en TDO;
      INPUT   : i_cen    nCE;
    END_GROUP
    GROUP global
      OUTPUT : o_init_b    CONFIGBIT_INITB;
      OUTPUT : o_cfgdone   CHIP_CFG_DONE;
      OUTPUT : o_chip_rstb CHIP_RSTB;
      OUTPUT : o_init_emb  INIT_EMB;
      OUTPUT : o_porb_init PORB_INIT;
      INPUT  : im_msel     {i_msel2\,i_msel1\,i_msel0};
      INPUT  : im_psel     {i_psel1\,i_psel0};
    END_GROUP
    GROUP io
      INPUT  : i_sysclk             CLKOSC_CCB;
      INPUT  : i_rst_n              RSTN_CCB;
      INPUT  : i_por_rstn           PORB_CCB;
      OUTPUT : o_init_done_ded_enb  INIT_DONE_MODE;
      OUTPUT : o_dev_oe_ded_enb     DEV_OE_MODE;
      OUTPUT : o_dev_clrn_ded_enb   DEV_CLRN_MODE;
      OUTPUT : o_nceo_ded_enb       NCEO_MODE;
      OUTPUT : o_dclk_ded_enb       DCLK_MODE;
      OUTPUT : o_data0_ded_enb      DATA0_MODE;
      OUTPUT : o_ncso_ded_enb       NCSO_MODE;
      OUTPUT : o_asdo_ded_enb       ASDO_MODE;
      OUTPUT : o_dclk_dir           DCLK_DIR;
      OUTPUT : o_init_done          CCB_INIT_DONE;
      OUTPUT : o_init_start         INIT_START;
      OUTPUT : o_cen                CCB_NCEO;
      OUTPUT : om_sysclk_freq_scale SYSCLK_FREQ_SEL 4;
      OUTPUT : o_csn                CCB_NCSO;
      OUTPUT : o_dclk               CCB_DCLK;
      OUTPUT : o_asdo               CCB_ASDO;
      OUTPUT : o_io_update          IO_UPDATE;
      OUTPUT : o_io_dev_oe          IO_DEV_OE;
      OUTPUT : o_io_cf_clk          IO_CF_CLK;
      OUTPUT : o_io_read_en         IO_READ_EN;
      OUTPUT : o_io_shift           IO_SHIFT;
      OUTPUT : o_io_porb            IO_PORB;
      OUTPUT : o_io_shiftin         IO_SHIFT_IN;
      INPUT  : i_io_rdata           IO_RDATA;
    END_GROUP
    GROUP DEDICATE_INOUT
      INPUT : i_nstatus   PAD_NSTATUS;
      OUTPUT: o_nstatus   CCB_NSTATUS;
      INPUT : i_conf_done PAD_CONF_DONE;
      OUTPUT: o_conf_done CCB_CONF_DONE;
    END_GROUP
    GROUP DUAL_IO_INPUT
      INPUT : i_dclk      X0_Y13_SLICE_IO04_O;
      INPUT : i_data_0    X0_Y13_SLICE_IO05_O;
    END_GROUP
    GROUP decoder_wlShared
      OUTPUT : om_cfgaddr om_cfgaddr 10;
    END_GROUP
    GROUP decoder_wlNonShared
      OUTPUT : o_ena;
      OUTPUT : o_porb;
    END_GROUP
    GROUP decoder_blShared
      OUTPUT : o_porb_bl;
      OUTPUT : o_bleq;
      OUTPUT : o_cread;
      OUTPUT : o_cshift;
      OUTPUT : o_cwrite;
      OUTPUT : o_cf_clk;
    END_GROUP
    GROUP decoder_blNonShared
      OUTPUT : o_blena;
      OUTPUT : om_cfgin om_cfgin 4;
      INPUT  : im_cfgout im_cfgout 4;
    END_GROUP
    GROUP alta_jtag
      INPUT  : i_tdouser     tdouser;
      OUTPUT : o_tckutap     tckutap;
      OUTPUT : o_tmsutap     tmsutap;
      OUTPUT : o_tdiutap     tdiutap;
      OUTPUT : o_shiftuser   shiftuser;
      OUTPUT : o_clkdruser   clkdruser;
      OUTPUT : o_updateuser  updateuser;
      OUTPUT : o_runidleuser runidleuser;
      OUTPUT : o_usr1user    usr1user;
    END_GROUP
    GROUP alta_ufml
      INPUT  : i_ufm_flash_csn  ufm_csn1;
      INPUT  : i_ufm_flash_sclk ufm_sck1;
      INPUT  : i_ufm_flash_sdi  ufm_sdi1;
      OUTPUT : o_ufm_flash_sdo  X1_Y19_ufm_sdo0_I;
    END_GROUP
    GROUP alta_remote
      INPUT  : i_remote_clk      clk1;
      INPUT  : i_remote_shift    shift1;
      INPUT  : i_remote_update   update1;
      INPUT  : i_remote_din      din1;
      INPUT  : i_remote_reconfig reconfig1;
      OUTPUT : o_remote_dout     X2_Y19_dout0_I;
    END_GROUP
  END_CCB

  IO IOWD
    DIRECTION  : W;
    DIMENSION  : 0 $CCB_MCU_MIN_Y 0 $CCB_MCU_MIN_Y;
    GRID_INDEX : IOW $CCB_MCU_MIN_Y;
    DEDICATE   : YES;
    IO_COUNT   : 6;
    GCLK_COUNT : 0;
    PIN_INFO
    END_PIN_INFO
  END_IO

  GLOBAL_PINWIRES
    INPUT   : nCONFIG   RSTN;
    INPUT   : POR_TEST  EXT_POR_EN;
    INOUT_O : CONF_DONE CCB_CONF_DONE;
    INOUT_I : CONF_DONE PAD_CONF_DONE;
    INOUT_O : nSTATUS   CCB_NSTATUS;
    INOUT_I : nSTATUS   PAD_NSTATUS;
    INPUT   : MSEL0     i_msel0;
    INPUT   : MSEL1     i_msel1;
    INPUT   : MSEL2     i_msel2;
    INPUT   : CHIP_SEL0 i_psel0;
    INPUT   : CHIP_SEL1 i_psel1;

    INOUT_I : PIN_PLLOUT_FBP0 X0_Y1_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP0 1'b1;
    INOUT_E : PIN_PLLOUT_FBP0 1'b1;
    INOUT_O : PIN_PLLOUT_FBN0 1'b1;
    INOUT_E : PIN_PLLOUT_FBN0 1'b1;
    INOUT_I : PIN_PLLOUT_FBP1 X49_Y28_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP1 1'b1;
    INOUT_E : PIN_PLLOUT_FBP1 1'b1;
    INOUT_O : PIN_PLLOUT_FBN1 1'b1;
    INOUT_E : PIN_PLLOUT_FBN1 1'b1;
    INOUT_I : PIN_PLLOUT_FBP2 X0_Y17_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP2 1'b1;
    INOUT_E : PIN_PLLOUT_FBP2 1'b1;
    INOUT_O : PIN_PLLOUT_FBN2 1'b1;
    INOUT_E : PIN_PLLOUT_FBN2 1'b1;
    INOUT_I : PIN_PLLOUT_FBP3 X49_Y1_IOTERM0_I;
    INOUT_O : PIN_PLLOUT_FBP3 1'b1;
    INOUT_E : PIN_PLLOUT_FBP3 1'b1;
    INOUT_O : PIN_PLLOUT_FBN3 1'b1;
    INOUT_E : PIN_PLLOUT_FBN3 1'b1;

    INPUT : PIN_27A  ain0_ADC0;
    INPUT : PIN_30A  ain1_ADC0;
    INPUT : PIN_38A  ain2_ADC0;
    INPUT : PIN_39A  ain3_ADC0;
    INPUT : PIN_42A  ain4_ADC0;
    INPUT : PIN_44A  ain5_ADC0;
    INPUT : PIN_47A  ain6_ADC0;
    INPUT : PIN_52A  ain7_ADC0;
    INPUT : PIN_53A  ain8_ADC0;
    INPUT : PIN_56A  refin0_ADC0;
    INPUT : PIN_168A ain0_ADC1;
    INPUT : PIN_174A ain1_ADC1;
    INPUT : PIN_175A ain2_ADC1;
    INPUT : PIN_179A ain3_ADC1;
    INPUT : PIN_182A ain4_ADC1;
    INPUT : PIN_185A ain5_ADC1;
    INPUT : PIN_186A ain6_ADC1;
    INPUT : PIN_189A ain7_ADC1;
    INPUT : PIN_190A ain8_ADC1;
    INPUT : PIN_193A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO_PINWIRES
    // PLL2 -> global track 0
    // PLL0 -> global track 1
    // PLL3 -> global track 2
    // PLL1 -> global track 3
    OUTPUT : PLLOUT_P2        PLLOUT_P0;
    OUTPUT : PLLOUT_N2        PLLOUT_N0;
    OUTPUT : PLLOUT_FBN2      PLLOUT_FBN0;
    OUTPUT : PLLOUT_FBP2      PLLOUT_FBP0;
    OUTPUT : CFG_ENB_PLLOUTP2 CFG_ENB_PLLOUTP0;
    OUTPUT : CFG_ENB_PLLOUTN2 CFG_ENB_PLLOUTN0;
    OUTPUT : PLLOUT_P0        PLLOUT_P1;
    OUTPUT : PLLOUT_N0        PLLOUT_N1;
    OUTPUT : PLLOUT_FBN0      PLLOUT_FBN1;
    OUTPUT : PLLOUT_FBP0      PLLOUT_FBP1;
    OUTPUT : CFG_ENB_PLLOUTP0 CFG_ENB_PLLOUTP1;
    OUTPUT : CFG_ENB_PLLOUTN0 CFG_ENB_PLLOUTN1;
    OUTPUT : PLLOUT_P3        PLLOUT_P2;
    OUTPUT : PLLOUT_N3        PLLOUT_N2;
    OUTPUT : PLLOUT_FBN3      PLLOUT_FBN2;
    OUTPUT : PLLOUT_FBP3      PLLOUT_FBP2;
    OUTPUT : CFG_ENB_PLLOUTP3 CFG_ENB_PLLOUTP2;
    OUTPUT : CFG_ENB_PLLOUTN3 CFG_ENB_PLLOUTN2;
    OUTPUT : PLLOUT_P1        PLLOUT_P3;
    OUTPUT : PLLOUT_N1        PLLOUT_N3;
    OUTPUT : PLLOUT_FBN1      PLLOUT_FBN3;
    OUTPUT : PLLOUT_FBP1      PLLOUT_FBP3;
    OUTPUT : CFG_ENB_PLLOUTP1 CFG_ENB_PLLOUTP3;
    OUTPUT : CFG_ENB_PLLOUTN1 CFG_ENB_PLLOUTN3;

    OUTPUT : PORB_IO6_CORE   PORB_IO6;
    INPUT  : PORB_IO6_PORTOP PORB_IO6;
    INPUT  : MSEL2_TO_POR    i_msel2;
    INPUT  : PORB_VDDA_PLL0  PORB_VDDA_PLL00;
    INPUT  : PORB_VDDA_PLL1  PORB_VDDA_PLL10;
    INPUT  : PORB_VDDA_PLL2  PORB_VDDA_PLL20;
    INPUT  : PORB_VDDA_PLL3  PORB_VDDA_PLL30;
  END_IO_PINWIRES

  IO PIN_LIST
    PIN_LIST : nCONFIG           IOBANK1 DEDICATE_IN        0  18 0  W;
    PIN_LIST : TDI               IOBANK1 DEDICATE_IN        0  18 1  W;
    PIN_LIST : TCK               IOBANK1 DEDICATE_IN        0  18 2  W;
    PIN_LIST : TMS               IOBANK1 DEDICATE_IN        0  18 3  W;
    PIN_LIST : TDO               IOBANK1 DEDICATE_OUT       0  18 4  W;
    PIN_LIST : nCE               IOBANK1 DEDICATE_IN        0  18 5  W;
    PIN_LIST : PIN_2N            IOBANK1 DIFFN              0  16 0;
    PIN_LIST : PIN_1P            IOBANK1 DIFFP              0  16 1;
    PIN_LIST : PIN_4N_CDPCLK0    IOBANK1 DIFFN              0  16 2;
    PIN_LIST : PIN_3P            IOBANK1 DIFFP              0  16 3;
    PIN_LIST : PIN_6N            IOBANK1 DIFFN              0  16 4;
    PIN_LIST : PIN_5P            IOBANK1 DIFFP              0  16 5;
    PIN_LIST : PIN_8N_ASDO       IOBANK1 DIFFN_D1           0  15 0;
    PIN_LIST : PIN_7P            IOBANK1 DIFFP              0  15 1;
    PIN_LIST : PIN_9_VREFB1N0    IOBANK1 SINGLE             0  15 2;
    PIN_LIST : PIN_11N           IOBANK1 DIFFN              0  15 3;
    PIN_LIST : PIN_10P_NCSO      IOBANK1 DIFFP_D1           0  15 4;
    PIN_LIST : nSTATUS           IOBANK1 DEDICATE_OPENDRAIN 0  15 5;
    PIN_LIST : PIN_13N           IOBANK1 DIFFN              0  14 0;
    PIN_LIST : PIN_12P           IOBANK1 DIFFP              0  14 1;
    PIN_LIST : PIN_15N           IOBANK1 DIFFN              0  14 2;
    PIN_LIST : PIN_14P           IOBANK1 DIFFP              0  14 3;
    PIN_LIST : PIN_17N           IOBANK1 DIFFN              0  14 4;
    PIN_LIST : PIN_16P           IOBANK1 DIFFP              0  14 5;
    PIN_LIST : CHIP_SEL0         IOBANK1 DEDICATE_IN        0  13 0;
    PIN_LIST : PIN_19N           IOBANK1 DIFFN              0  13 1;
    PIN_LIST : PIN_18P_DPCLK0    IOBANK1 DIFFP              0  13 2;
    PIN_LIST : PIN_20_VREFB1N1   IOBANK1 SINGLE             0  13 3;
    PIN_LIST : PIN_21_DCLK       IOBANK1 SINGLE_D2          0  13 4;
    PIN_LIST : PIN_22_DATA0      IOBANK1 SINGLE_D0          0  13 5;
    PIN_LIST : PIN_24N_CLK1      IOBANK1 DIFFN_IN           0  12 0;
    PIN_LIST : PIN_23P_CLK0      IOBANK1 DIFFP_IN           0  12 1;
    PIN_LIST : PIN_26N_CLK3      IOBANK2 DIFFN_IN           0  12 2;
    PIN_LIST : PIN_25P_CLK2      IOBANK2 DIFFP_IN           0  12 3;
    PIN_LIST : CHIP_SEL1         IOBANK1 DEDICATE_IN        0  11 0;
    PIN_LIST : PIN_27A           IOBANK2 DEDICATE_IN        0  11 1;
    PIN_LIST : PIN_29N           IOBANK2 DIFFN              0  11 2;
    PIN_LIST : PIN_28P           IOBANK2 DIFFP              0  11 3;
    PIN_LIST : PIN_30A           IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : PIN_32N           IOBANK2 DIFFN              0  10 0;
    PIN_LIST : PIN_31P           IOBANK2 DIFFP              0  10 1;
    PIN_LIST : PIN_34N           IOBANK2 DIFFN              0  10 2;
    PIN_LIST : PIN_33P           IOBANK2 DIFFP              0  10 3;
    PIN_LIST : PIN_35_VREFB2N0   IOBANK2 SINGLE             0  9  0;
    PIN_LIST : PIN_37N           IOBANK2 DIFFN              0  9  2;
    PIN_LIST : PIN_36P           IOBANK2 DIFFP              0  9  3;
    PIN_LIST : PIN_38A           IOBANK2 DEDICATE_IN        0  9  4;
    PIN_LIST : PIN_39A           IOBANK2 DEDICATE_IN        0  9  5;
    PIN_LIST : PIN_41N           IOBANK2 DIFFN              0  8  1;
    PIN_LIST : PIN_40P_DPCLK1    IOBANK2 DIFFP              0  8  2;
    PIN_LIST : PIN_42A           IOBANK2 DEDICATE_IN        0  7  0;
    PIN_LIST : PIN_43_VREFB2N1   IOBANK2 SINGLE             0  6  0;
    PIN_LIST : PIN_44A           IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_46N           IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_45P           IOBANK2 DIFFP              0  5  1;
    PIN_LIST : PIN_47A           IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_48_RUP1       IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_49_RDN1       IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_51N_CDPCLK1   IOBANK2 DIFFN              0  4  2;
    PIN_LIST : PIN_50P           IOBANK2 DIFFP              0  4  3;
    PIN_LIST : PIN_52A           IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : PIN_53A           IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_55N           IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_54P           IOBANK2 DIFFP              0  3  3;
    PIN_LIST : PIN_56A           IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_58N           IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_57P           IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : PIN_60N           IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_59P           IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_61_VREFB3N1   IOBANK3 SINGLE             3  0  3;
    PIN_LIST : PIN_63N_CDPCLK2   IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : PIN_62P           IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_65N_PLLOUT0   IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_64P_PLLOUT0   IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : PIN_67N           IOBANK3 PSEUDO_DIFFN       11 0  0;
    PIN_LIST : PIN_66P           IOBANK3 PSEUDO_DIFFP       11 0  1;
    PIN_LIST : PIN_69N           IOBANK3 PSEUDO_DIFFN       15 0  0;
    PIN_LIST : PIN_68P           IOBANK3 PSEUDO_DIFFP       15 0  1;
    PIN_LIST : PIN_71N           IOBANK3 PSEUDO_DIFFN       15 0  2;
    PIN_LIST : PIN_70P           IOBANK3 PSEUDO_DIFFP       15 0  3;
    PIN_LIST : PIN_72_VREFB3N0   IOBANK3 SINGLE             19 0  0;
    PIN_LIST : PIN_74N           IOBANK3 PSEUDO_DIFFN       19 0  1;
    PIN_LIST : PIN_73P_DPCLK2    IOBANK3 PSEUDO_DIFFP       19 0  2;
    PIN_LIST : PIN_76N           IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_75P           IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : PIN_78N           IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : PIN_77P           IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : PIN_80N           IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : PIN_79P           IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : PIN_82N_DPCLK3    IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : PIN_81P           IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : PIN_84N           IOBANK3 PSEUDO_DIFFN       22 0  0;
    PIN_LIST : PIN_83P           IOBANK3 PSEUDO_DIFFP       22 0  1;
    PIN_LIST : PIN_86N           IOBANK3 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_85P           IOBANK3 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : PIN_88N           IOBANK3 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : PIN_87P           IOBANK3 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : PIN_90N           IOBANK3 PSEUDO_DIFFN       25 0  0;
    PIN_LIST : PIN_89P           IOBANK3 PSEUDO_DIFFP       25 0  1;
    PIN_LIST : PIN_92N           IOBANK3 PSEUDO_DIFFN       25 0  2;
    PIN_LIST : PIN_91P           IOBANK3 PSEUDO_DIFFP       25 0  3;
    PIN_LIST : PIN_94N_CLK14     IOBANK3 DIFFN_IN           26 0  0;
    PIN_LIST : PIN_93P_CLK15     IOBANK3 DIFFP_IN           26 0  1;
    PIN_LIST : PIN_96N_CLK12     IOBANK4 DIFFN_IN           26 0  2;
    PIN_LIST : PIN_95P_CLK13     IOBANK4 DIFFP_IN           26 0  3;
    PIN_LIST : PIN_98N           IOBANK4 PSEUDO_DIFFN       27 0  0;
    PIN_LIST : PIN_97P           IOBANK4 PSEUDO_DIFFP       27 0  1;
    PIN_LIST : PIN_100N          IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_99P           IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : PIN_102N          IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : PIN_101P          IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_104N_DPCLK4   IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : PIN_103P          IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : PIN_106N          IOBANK4 PSEUDO_DIFFN       33 0  0;
    PIN_LIST : PIN_105P          IOBANK4 PSEUDO_DIFFP       33 0  1;
    PIN_LIST : PIN_108N          IOBANK4 PSEUDO_DIFFN       33 0  2;
    PIN_LIST : PIN_107P          IOBANK4 PSEUDO_DIFFP       33 0  3;
    PIN_LIST : PIN_110N          IOBANK4 PSEUDO_DIFFN       34 0  0;
    PIN_LIST : PIN_109P          IOBANK4 PSEUDO_DIFFP       34 0  1;
    PIN_LIST : PIN_112N          IOBANK4 PSEUDO_DIFFN       34 0  2;
    PIN_LIST : PIN_111P          IOBANK4 PSEUDO_DIFFP       34 0  3;
    PIN_LIST : PIN_114N_DPCLK5   IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_113P          IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_115_VREFB4N1  IOBANK4 SINGLE             37 0  0;
    PIN_LIST : PIN_117N          IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : PIN_116P          IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_119N          IOBANK4 PSEUDO_DIFFN       39 0  2;
    PIN_LIST : PIN_118P          IOBANK4 PSEUDO_DIFFP       39 0  3;
    PIN_LIST : PIN_120_RUP2      IOBANK4 OCT_RUP            40 0  0;
    PIN_LIST : PIN_121_RDN2      IOBANK4 OCT_RDN            40 0  1;
    PIN_LIST : PIN_123N          IOBANK4 PSEUDO_DIFFN       40 0  2;
    PIN_LIST : PIN_122P          IOBANK4 PSEUDO_DIFFP       40 0  3;
    PIN_LIST : PIN_125N_CDPCLK3  IOBANK4 PSEUDO_DIFFN       42 0  2;
    PIN_LIST : PIN_124P          IOBANK4 PSEUDO_DIFFP       42 0  3;
    PIN_LIST : PIN_126_VREFB4N0  IOBANK4 SINGLE             43 0  0;
    PIN_LIST : PIN_127           IOBANK4 SINGLE             43 0  1;
    PIN_LIST : PIN_129N_PLLOUT3  IOBANK4 PSEUDO_DIFFN       43 0  2;
    PIN_LIST : PIN_128P_PLLOUT3  IOBANK4 PSEUDO_DIFFP       43 0  3;
    PIN_LIST : PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       44 0  0;
    PIN_LIST : PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       44 0  1;
    PIN_LIST : PIN_131N          IOBANK4 PSEUDO_DIFFN       45 0  2;
    PIN_LIST : PIN_130P          IOBANK4 PSEUDO_DIFFP       45 0  3;
    PIN_LIST : PIN_132N          IOBANK5 DIFFN              49 3  3;
    PIN_LIST : PIN_133P          IOBANK5 DIFFP              49 3  2;
    PIN_LIST : PIN_134N          IOBANK5 DIFFN              49 3  1;
    PIN_LIST : PIN_135P          IOBANK5 DIFFP              49 3  0;
    PIN_LIST : PIN_136_RUP3      IOBANK5 OCT_RUP            49 4  5;
    PIN_LIST : PIN_137_RDN3      IOBANK5 OCT_RDN            49 4  4;
    PIN_LIST : PIN_138N_CDPCLK4  IOBANK5 DIFFN              49 4  2;
    PIN_LIST : PIN_139P          IOBANK5 DIFFP              49 4  1;
    PIN_LIST : PIN_140N          IOBANK5 DIFFN              49 5  3;
    PIN_LIST : PIN_141P          IOBANK5 DIFFP              49 5  2;
    PIN_LIST : PIN_142N          IOBANK5 DIFFN              49 5  1;
    PIN_LIST : PIN_143P          IOBANK5 DIFFP              49 5  0;
    PIN_LIST : PIN_144_VREFB5N1  IOBANK5 SINGLE             49 6  0;
    PIN_LIST : PIN_145N          IOBANK5 DIFFN              49 7  3;
    PIN_LIST : PIN_146P          IOBANK5 DIFFP              49 7  2;
    PIN_LIST : PIN_147N          IOBANK5 DIFFN              49 9  3;
    PIN_LIST : PIN_148P          IOBANK5 DIFFP              49 9  2;
    PIN_LIST : PIN_149_VREFB5N0  IOBANK5 SINGLE             49 10 0;
    PIN_LIST : PIN_150N          IOBANK5 DIFFN              49 11 3;
    PIN_LIST : PIN_151P          IOBANK5 DIFFP              49 11 2;
    PIN_LIST : PIN_152N          IOBANK5 DIFFN              49 13 3;
    PIN_LIST : PIN_153P_DPCLK6   IOBANK5 DIFFP              49 13 2;
    PIN_LIST : PIN_154N_DEV_OE   IOBANK5 DIFFN              49 13 1;
    PIN_LIST : PIN_155P_DEV_CLRn IOBANK5 DIFFP              49 13 0;
    PIN_LIST : PIN_156N          IOBANK5 DIFFN              49 14 5;
    PIN_LIST : PIN_157P          IOBANK5 DIFFP              49 14 4;
    PIN_LIST : PIN_158N          IOBANK5 DIFFN              49 14 3;
    PIN_LIST : PIN_159P          IOBANK5 DIFFP              49 14 2;
    PIN_LIST : PIN_160N_CLK7     IOBANK5 DIFFN_IN           49 15 3;
    PIN_LIST : PIN_161P_CLK6     IOBANK5 DIFFP_IN           49 15 2;
    PIN_LIST : PIN_162N_CLK5     IOBANK6 DIFFN_IN           49 15 1;
    PIN_LIST : PIN_163P_CLK4     IOBANK6 DIFFP_IN           49 15 0;
    PIN_LIST : CONF_DONE         IOBANK6 DEDICATE_OPENDRAIN 49 16 3;
    PIN_LIST : MSEL0             VCCINT  DEDICATE_IN        49 16 2;
    PIN_LIST : MSEL1             VCCINT  DEDICATE_IN        49 16 1;
    PIN_LIST : MSEL2             VCCINT  DEDICATE_IN        49 16 0;
    PIN_LIST : PIN_164N          IOBANK6 DIFFN              49 17 5;
    PIN_LIST : PIN_165P          IOBANK6 DIFFP              49 17 4;
    PIN_LIST : PIN_166N_INITDONE IOBANK6 DIFFN_D3           49 18 5;
    PIN_LIST : PIN_167P          IOBANK6 DIFFP              49 18 4;
    PIN_LIST : PIN_168A          IOBANK6 DEDICATE_IN        49 18 2;
    PIN_LIST : PIN_169_VREFB6N1  IOBANK6 SINGLE             49 18 0;
    PIN_LIST : PIN_170N          IOBANK6 DIFFN              49 19 3;
    PIN_LIST : PIN_171P          IOBANK6 DIFFP              49 19 2;
    PIN_LIST : PIN_172N_nCEO     IOBANK6 DIFFN_D3           49 19 1;
    PIN_LIST : PIN_173P          IOBANK6 DIFFP              49 19 0;
    PIN_LIST : PIN_174A          IOBANK6 DEDICATE_IN        49 20 5;
    PIN_LIST : PIN_175A          IOBANK6 DEDICATE_IN        49 20 4;
    PIN_LIST : PIN_176N_DPCLK7   IOBANK6 DIFFN              49 20 2;
    PIN_LIST : PIN_177P          IOBANK6 DIFFP              49 20 1;
    PIN_LIST : PIN_178_VREFB6N0  IOBANK6 SINGLE             49 23 5;
    PIN_LIST : PIN_179A          IOBANK6 DEDICATE_IN        49 23 2;
    PIN_LIST : PIN_180N          IOBANK6 DIFFN              49 24 5;
    PIN_LIST : PIN_181P          IOBANK6 DIFFP              49 24 4;
    PIN_LIST : PIN_182A          IOBANK6 DEDICATE_IN        49 24 2;
    PIN_LIST : PIN_183N          IOBANK6 DIFFN              49 26 5;
    PIN_LIST : PIN_184P          IOBANK6 DIFFP              49 26 4;
    PIN_LIST : PIN_185A          IOBANK6 DEDICATE_IN        49 26 1;
    PIN_LIST : PIN_186A          IOBANK6 DEDICATE_IN        49 26 0;
    PIN_LIST : PIN_187N_CDPCLK5  IOBANK6 DIFFN              49 27 2;
    PIN_LIST : PIN_188P          IOBANK6 DIFFP              49 27 1;
    PIN_LIST : PIN_189A          IOBANK6 DEDICATE_IN        49 27 0;
    PIN_LIST : PIN_190A          IOBANK7 DEDICATE_IN        45 29 3;
    PIN_LIST : PIN_191N          IOBANK7 PSEUDO_DIFFN       45 29 2;
    PIN_LIST : PIN_192P          IOBANK7 PSEUDO_DIFFP       45 29 1;
    PIN_LIST : PIN_193A          IOBANK7 DEDICATE_IN        45 29 0;
    PIN_LIST : PIN_194N          IOBANK7 PSEUDO_DIFFN       44 29 3;
    PIN_LIST : PIN_195P_CDPCLK6  IOBANK7 PSEUDO_DIFFP       44 29 2;
    PIN_LIST : PIN_196_VREFB7N0  IOBANK7 SINGLE             44 29 1;
    PIN_LIST : PIN_197N          IOBANK7 PSEUDO_DIFFN       43 29 1;
    PIN_LIST : PIN_198P          IOBANK7 PSEUDO_DIFFP       43 29 0;
    PIN_LIST : PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       42 29 3;
    PIN_LIST : PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       42 29 2;
    PIN_LIST : PIN_199N_PLLOUT1  IOBANK7 PSEUDO_DIFFN       42 29 1;
    PIN_LIST : PIN_200P_PLLOUT1  IOBANK7 PSEUDO_DIFFP       42 29 0;
    PIN_LIST : PIN_201_RUP4      IOBANK7 OCT_RUP            39 29 3;
    PIN_LIST : PIN_202_RDN4      IOBANK7 OCT_RDN            39 29 2;
    PIN_LIST : PIN_203N          IOBANK7 PSEUDO_DIFFN       39 29 1;
    PIN_LIST : PIN_204P          IOBANK7 PSEUDO_DIFFP       39 29 0;
    PIN_LIST : PIN_205N          IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : PIN_206P          IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : PIN_207N          IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : PIN_208P          IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : PIN_209N          IOBANK7 PSEUDO_DIFFN       37 29 1;
    PIN_LIST : PIN_210P          IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : PIN_211_VREFB7N1  IOBANK7 SINGLE             35 29 3;
    PIN_LIST : PIN_212N          IOBANK7 PSEUDO_DIFFN       34 29 3;
    PIN_LIST : PIN_213P_DPCLK8   IOBANK7 PSEUDO_DIFFP       34 29 2;
    PIN_LIST : PIN_214N          IOBANK7 PSEUDO_DIFFN       34 29 1;
    PIN_LIST : PIN_215P          IOBANK7 PSEUDO_DIFFP       34 29 0;
    PIN_LIST : PIN_216N          IOBANK7 PSEUDO_DIFFN       33 29 3;
    PIN_LIST : PIN_217P          IOBANK7 PSEUDO_DIFFP       33 29 2;
    PIN_LIST : PIN_218N          IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : PIN_219P          IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : PIN_220N          IOBANK7 PSEUDO_DIFFN       32 29 3;
    PIN_LIST : PIN_221P          IOBANK7 PSEUDO_DIFFP       32 29 2;
    PIN_LIST : PIN_222N          IOBANK7 PSEUDO_DIFFN       30 29 3;
    PIN_LIST : PIN_223P_DPCLK9   IOBANK7 PSEUDO_DIFFP       30 29 2;
    PIN_LIST : PIN_224N          IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : PIN_225P          IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : PIN_226N_CLK8     IOBANK7 DIFFN_IN           29 29 3;
    PIN_LIST : PIN_227P_CLK9     IOBANK7 DIFFP_IN           29 29 2;
    PIN_LIST : PIN_228N_CLK10    IOBANK8 DIFFN_IN           29 29 1;
    PIN_LIST : PIN_229P_CLK11    IOBANK8 DIFFP_IN           29 29 0;
    PIN_LIST : PIN_230N          IOBANK8 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : PIN_231P          IOBANK8 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : PIN_232N_DPCLK10  IOBANK8 PSEUDO_DIFFN       27 29 2;
    PIN_LIST : PIN_233P          IOBANK8 PSEUDO_DIFFP       27 29 1;
    PIN_LIST : PIN_234N          IOBANK8 PSEUDO_DIFFN       26 29 3;
    PIN_LIST : PIN_235P          IOBANK8 PSEUDO_DIFFP       26 29 2;
    PIN_LIST : PIN_236N          IOBANK8 PSEUDO_DIFFN       26 29 1;
    PIN_LIST : PIN_237P          IOBANK8 PSEUDO_DIFFP       26 29 0;
    PIN_LIST : PIN_238N          IOBANK8 PSEUDO_DIFFN       25 29 3;
    PIN_LIST : PIN_239P          IOBANK8 PSEUDO_DIFFP       25 29 2;
    PIN_LIST : PIN_240N          IOBANK8 PSEUDO_DIFFN       25 29 1;
    PIN_LIST : PIN_241P          IOBANK8 PSEUDO_DIFFP       25 29 0;
    PIN_LIST : PIN_242_VREFB8N0  IOBANK8 SINGLE             24 29 3;
    PIN_LIST : PIN_243N_DPCLK11  IOBANK8 PSEUDO_DIFFN       24 29 2;
    PIN_LIST : PIN_244P          IOBANK8 PSEUDO_DIFFP       24 29 1;
    PIN_LIST : PIN_245N          IOBANK8 PSEUDO_DIFFN       22 29 3;
    PIN_LIST : PIN_246P          IOBANK8 PSEUDO_DIFFP       22 29 2;
    PIN_LIST : PIN_247N          IOBANK8 PSEUDO_DIFFN       22 29 1;
    PIN_LIST : PIN_248P          IOBANK8 PSEUDO_DIFFP       22 29 0;
    PIN_LIST : PIN_249N          IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : PIN_250P          IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_251N          IOBANK8 PSEUDO_DIFFN       21 29 1;
    PIN_LIST : PIN_252P          IOBANK8 PSEUDO_DIFFP       21 29 0;
    PIN_LIST : PIN_253N          IOBANK8 PSEUDO_DIFFN       20 29 3;
    PIN_LIST : PIN_254P          IOBANK8 PSEUDO_DIFFP       20 29 2;
    PIN_LIST : PIN_255N          IOBANK8 PSEUDO_DIFFN       20 29 1;
    PIN_LIST : PIN_256P          IOBANK8 PSEUDO_DIFFP       20 29 0;
    PIN_LIST : PIN_257_VREFB8N1  IOBANK8 SINGLE             19 29 2;
    PIN_LIST : PIN_258N          IOBANK8 PSEUDO_DIFFN       19 29 1;
    PIN_LIST : PIN_259P          IOBANK8 PSEUDO_DIFFP       19 29 0;
    PIN_LIST : PIN_260N          IOBANK8 PSEUDO_DIFFN       17 29 3;
    PIN_LIST : PIN_261P_CDPCLK7  IOBANK8 PSEUDO_DIFFP       17 29 2;
    PIN_LIST : PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_262N_PLLOUT2  IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_263P_PLLOUT2  IOBANK8 PSEUDO_DIFFP       16 29 0;
  END_IO

  IO VREF_INFO
    VREF_INFO :  0 15 2,  0 18 0,  0 14 1;
    VREF_INFO :  0 13 3,  0 14 2,  0 12 1;
    VREF_INFO :  0  9 0,  0 12 2,  0  7 0;
    VREF_INFO :  0  6 0,  0  6 0,  0  3 4;
    VREF_INFO :  3  0 3,  2  0 0, 15  0 3;
    VREF_INFO : 19  0 0, 19  0 0, 26  0 1;
    VREF_INFO : 37  0 0, 26  0 2, 37  0 0;
    VREF_INFO : 43  0 0, 37  0 2, 45  0 3;
    VREF_INFO : 49  6 0, 49  3 3, 49  6 0;
    VREF_INFO : 49 10 0, 49  7 3, 49 15 2;
    VREF_INFO : 49 18 0, 49 15 1, 49 20 1;
    VREF_INFO : 49 23 5, 49 23 5, 49 27 0;
    VREF_INFO : 44 29 1, 45 29 3, 37 29 2;
    VREF_INFO : 35 29 3, 37 29 1, 29 29 2;
    VREF_INFO : 24 29 3, 29 29 1, 22 29 2;
    VREF_INFO : 19 29 2, 22 29 1, 16 29 0;
  END_IO

END_CHIP

CHIP AG16KF256
  MASTER     : AG15K;
  IsHidden   : NO;
  QuartusDevice: EP4CE15F17C8;
  StartPin     : NC_PIN_3P;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_J16;
  DevClrnPin   : PIN_J15;

  CCB
    GROUP dedicate
      INPUT   : i_tck    PIN_H3;
      INPUT   : i_tms    PIN_J5;
      INPUT   : i_tdi    PIN_H4;
      OUTPUT  : o_tdo    PIN_J4;
      INOUT_E : o_tdo_en PIN_J4;
      INPUT   : i_cen    nCE;
    END_GROUP
  END_CCB

  GLOBAL_PINWIRES
    INPUT : NC_PIN_27A  ain0_ADC0;
    INPUT : NC_PIN_30A  ain1_ADC0;
    INPUT : NC_PIN_38A  ain2_ADC0;
    INPUT : NC_PIN_39A  ain3_ADC0;
    INPUT : NC_PIN_42A  ain4_ADC0;
    INPUT : NC_PIN_44A  ain5_ADC0;
    INPUT : NC_PIN_47A  ain6_ADC0;
    INPUT : NC_PIN_52A  ain7_ADC0;
    INPUT : NC_PIN_53A  ain8_ADC0;
    INPUT : NC_PIN_56A  refin0_ADC0;
    INPUT : NC_PIN_168A ain0_ADC1;
    INPUT : NC_PIN_174A ain1_ADC1;
    INPUT : NC_PIN_175A ain2_ADC1;
    INPUT : NC_PIN_179A ain3_ADC1;
    INPUT : NC_PIN_182A ain4_ADC1;
    INPUT : NC_PIN_185A ain5_ADC1;
    INPUT : NC_PIN_186A ain6_ADC1;
    INPUT : NC_PIN_189A ain7_ADC1;
    INPUT : NC_PIN_190A ain8_ADC1;
    INPUT : NC_PIN_193A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO PIN_LIST
    PIN_LIST : nCONFIG           IOBANK1 DEDICATE_IN        0  18 0  W;
    PIN_LIST : PIN_H4            IOBANK1 DEDICATE_IN        0  18 1  W;
    PIN_LIST : PIN_H3            IOBANK1 DEDICATE_IN        0  18 2  W;
    PIN_LIST : PIN_J5            IOBANK1 DEDICATE_IN        0  18 3  W;
    PIN_LIST : PIN_J4            IOBANK1 DEDICATE_OUT       0  18 4  W;
    PIN_LIST : nCE               IOBANK1 DEDICATE_IN        0  18 5  W;
    PIN_LIST : NC_PIN_2N         IOBANK1 DIFFN              0  16 0;
    PIN_LIST : NC_PIN_1P         IOBANK1 DIFFP              0  16 1;
    PIN_LIST : PIN_B1            IOBANK1 DIFFN              0  16 2;
    PIN_LIST : NC_PIN_3P         IOBANK1 DIFFP              0  16 3;
    PIN_LIST : NC_PIN_6N         IOBANK1 DIFFN              0  16 4;
    PIN_LIST : NC_PIN_5P         IOBANK1 DIFFP              0  16 5;
    PIN_LIST : PIN_C1            IOBANK1 DIFFN_D1           0  15 0;
    PIN_LIST : PIN_C2            IOBANK1 DIFFP              0  15 1;
    PIN_LIST : PIN_F3            IOBANK1 SINGLE             0  15 2;
    PIN_LIST : PIN_D1            IOBANK1 DIFFN              0  15 3;
    PIN_LIST : PIN_D2            IOBANK1 DIFFP_D1           0  15 4;
    PIN_LIST : nSTATUS           IOBANK1 DEDICATE_OPENDRAIN 0  15 5;
    PIN_LIST : NC_PIN_13N        IOBANK1 DIFFN              0  14 0;
    PIN_LIST : NC_PIN_12P        IOBANK1 DIFFP              0  14 1;
    PIN_LIST : PIN_G5            IOBANK1 DIFFN              0  14 2;
    PIN_LIST : NC_PIN_14P        IOBANK1 DIFFP              0  14 3;
    PIN_LIST : PIN_F1            IOBANK1 DIFFN              0  14 4;
    PIN_LIST : PIN_F2            IOBANK1 DIFFP              0  14 5;
    PIN_LIST : CHIP_SEL0         IOBANK1 DEDICATE_IN        0  13 0;
    PIN_LIST : NC_PIN_19N        IOBANK1 DIFFN              0  13 1;
    PIN_LIST : PIN_G2            IOBANK1 DIFFP              0  13 2;
    PIN_LIST : PIN_G1            IOBANK1 SINGLE             0  13 3;
    PIN_LIST : PIN_H1            IOBANK1 SINGLE_D2          0  13 4;
    PIN_LIST : PIN_H2            IOBANK1 SINGLE_D0          0  13 5;
    PIN_LIST : PIN_E1            IOBANK1 DIFFN_IN           0  12 0;
    PIN_LIST : NC_PIN_23P_CLK0   IOBANK1 DIFFP_IN           0  12 1;
    PIN_LIST : PIN_M1            IOBANK2 DIFFN_IN           0  12 2;
    PIN_LIST : PIN_M2            IOBANK2 DIFFP_IN           0  12 3;
    PIN_LIST : CHIP_SEL1         IOBANK1 DEDICATE_IN        0  11 0;
    PIN_LIST : NC_PIN_27A        IOBANK2 DEDICATE_IN        0  11 1;
    PIN_LIST : PIN_J1            IOBANK2 DIFFN              0  11 2;
    PIN_LIST : PIN_J2            IOBANK2 DIFFP              0  11 3;
    PIN_LIST : NC_PIN_30A        IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : NC_PIN_32N        IOBANK2 DIFFN              0  10 0;
    PIN_LIST : NC_PIN_31P        IOBANK2 DIFFP              0  10 1;
    PIN_LIST : PIN_L6            IOBANK2 DIFFN              0  10 2;
    PIN_LIST : PIN_K6            IOBANK2 DIFFP              0  10 3;
    PIN_LIST : PIN_L3            IOBANK2 SINGLE             0  9  0;
    PIN_LIST : PIN_K1            IOBANK2 DIFFN              0  9  2;
    PIN_LIST : NC_PIN_36P        IOBANK2 DIFFP              0  9  3;
    PIN_LIST : NC_PIN_38A        IOBANK2 DEDICATE_IN        0  9  4;
    PIN_LIST : NC_PIN_39A        IOBANK2 DEDICATE_IN        0  9  5;
    PIN_LIST : PIN_L1            IOBANK2 DIFFN              0  8  1;
    PIN_LIST : PIN_L2            IOBANK2 DIFFP              0  8  2;
    PIN_LIST : NC_PIN_42A        IOBANK2 DEDICATE_IN        0  7  0;
    PIN_LIST : PIN_K2            IOBANK2 SINGLE             0  6  0;
    PIN_LIST : NC_PIN_44A        IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_N1            IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_N2            IOBANK2 DIFFP              0  5  1;
    PIN_LIST : NC_PIN_47A        IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_K5            IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_L4            IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_R1            IOBANK2 DIFFN              0  4  2;
    PIN_LIST : NC_PIN_50P        IOBANK2 DIFFP              0  4  3;
    PIN_LIST : NC_PIN_52A        IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : NC_PIN_53A        IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_P1            IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_P2            IOBANK2 DIFFP              0  3  3;
    PIN_LIST : NC_PIN_56A        IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_P3            IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_N3            IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : NC_PIN_60N        IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_R3            IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_T3            IOBANK3 SINGLE             3  0  3;
    PIN_LIST : PIN_T2            IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : NC_PIN_62P        IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_T4            IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_R4            IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : PIN_N6            IOBANK3 PSEUDO_DIFFN       11 0  0;
    PIN_LIST : PIN_N5            IOBANK3 PSEUDO_DIFFP       11 0  1;
    PIN_LIST : NC_PIN_69N        IOBANK3 PSEUDO_DIFFN       15 0  0;
    PIN_LIST : PIN_M6            IOBANK3 PSEUDO_DIFFP       15 0  1;
    PIN_LIST : NC_PIN_71N        IOBANK3 PSEUDO_DIFFN       15 0  2;
    PIN_LIST : NC_PIN_70P        IOBANK3 PSEUDO_DIFFP       15 0  3;
    PIN_LIST : PIN_P6            IOBANK3 SINGLE             19 0  0;
    PIN_LIST : NC_PIN_74N        IOBANK3 PSEUDO_DIFFN       19 0  1;
    PIN_LIST : PIN_M7            IOBANK3 PSEUDO_DIFFP       19 0  2;
    PIN_LIST : PIN_T5            IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_R5            IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : PIN_T6            IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : PIN_R6            IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : PIN_L7            IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : NC_PIN_79P        IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : PIN_T7            IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : PIN_R7            IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : PIN_L8            IOBANK3 PSEUDO_DIFFN       22 0  0;
    PIN_LIST : NC_PIN_83P        IOBANK3 PSEUDO_DIFFP       22 0  1;
    PIN_LIST : PIN_N8            IOBANK3 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_M8            IOBANK3 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : NC_PIN_88N        IOBANK3 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : NC_PIN_87P        IOBANK3 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : PIN_P8            IOBANK3 PSEUDO_DIFFN       25 0  0;
    PIN_LIST : NC_PIN_89P        IOBANK3 PSEUDO_DIFFP       25 0  1;
    PIN_LIST : NC_PIN_92N        IOBANK3 PSEUDO_DIFFN       25 0  2;
    PIN_LIST : NC_PIN_91P        IOBANK3 PSEUDO_DIFFP       25 0  3;
    PIN_LIST : PIN_T8            IOBANK3 DIFFN_IN           26 0  0;
    PIN_LIST : PIN_R8            IOBANK3 DIFFP_IN           26 0  1;
    PIN_LIST : PIN_T9            IOBANK4 DIFFN_IN           26 0  2;
    PIN_LIST : PIN_R9            IOBANK4 DIFFP_IN           26 0  3;
    PIN_LIST : NC_PIN_98N        IOBANK4 PSEUDO_DIFFN       27 0  0;
    PIN_LIST : NC_PIN_97P        IOBANK4 PSEUDO_DIFFP       27 0  1;
    PIN_LIST : PIN_L9            IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_K9            IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : PIN_N9            IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : PIN_M9            IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_T10           IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : PIN_R10           IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : PIN_T11           IOBANK4 PSEUDO_DIFFN       33 0  0;
    PIN_LIST : PIN_R11           IOBANK4 PSEUDO_DIFFP       33 0  1;
    PIN_LIST : NC_PIN_108N       IOBANK4 PSEUDO_DIFFN       33 0  2;
    PIN_LIST : PIN_R12           IOBANK4 PSEUDO_DIFFP       33 0  3;
    PIN_LIST : NC_PIN_110N       IOBANK4 PSEUDO_DIFFN       34 0  0;
    PIN_LIST : NC_PIN_109P       IOBANK4 PSEUDO_DIFFP       34 0  1;
    PIN_LIST : PIN_K10           IOBANK4 PSEUDO_DIFFN       34 0  2;
    PIN_LIST : PIN_T12           IOBANK4 PSEUDO_DIFFP       34 0  3;
    PIN_LIST : PIN_P9            IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_L10           IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_N12           IOBANK4 SINGLE             37 0  0;
    PIN_LIST : NC_PIN_117N       IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : NC_PIN_116P       IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_T13           IOBANK4 PSEUDO_DIFFN       39 0  2;
    PIN_LIST : PIN_R13           IOBANK4 PSEUDO_DIFFP       39 0  3;
    PIN_LIST : PIN_M10           IOBANK4 OCT_RUP            40 0  0;
    PIN_LIST : PIN_N11           IOBANK4 OCT_RDN            40 0  1;
    PIN_LIST : NC_PIN_123N       IOBANK4 PSEUDO_DIFFN       40 0  2;
    PIN_LIST : NC_PIN_122P       IOBANK4 PSEUDO_DIFFP       40 0  3;
    PIN_LIST : PIN_T15           IOBANK4 PSEUDO_DIFFN       42 0  2;
    PIN_LIST : PIN_T14           IOBANK4 PSEUDO_DIFFP       42 0  3;
    PIN_LIST : PIN_P11           IOBANK4 SINGLE             43 0  0;
    PIN_LIST : NC_PIN_127        IOBANK4 SINGLE             43 0  1;
    PIN_LIST : PIN_R14           IOBANK4 PSEUDO_DIFFN       43 0  2;
    PIN_LIST : PIN_P14           IOBANK4 PSEUDO_DIFFP       43 0  3;
    PIN_LIST : PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       44 0  0;
    PIN_LIST : PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       44 0  1;
    PIN_LIST : PIN_M11           IOBANK4 PSEUDO_DIFFN       45 0  2;
    PIN_LIST : PIN_L11           IOBANK4 PSEUDO_DIFFP       45 0  3;
    PIN_LIST : NC_PIN_132N       IOBANK5 DIFFN              49 3  3;
    PIN_LIST : NC_PIN_133P       IOBANK5 DIFFP              49 3  2;
    PIN_LIST : NC_PIN_134N       IOBANK5 DIFFN              49 3  1;
    PIN_LIST : PIN_K12           IOBANK5 DIFFP              49 3  0;
    PIN_LIST : PIN_N14           IOBANK5 OCT_RUP            49 4  5;
    PIN_LIST : PIN_P15           IOBANK5 OCT_RDN            49 4  4;
    PIN_LIST : PIN_P16           IOBANK5 DIFFN              49 4  2;
    PIN_LIST : PIN_R16           IOBANK5 DIFFP              49 4  1;
    PIN_LIST : NC_PIN_140N       IOBANK5 DIFFN              49 5  3;
    PIN_LIST : NC_PIN_141P       IOBANK5 DIFFP              49 5  2;
    PIN_LIST : PIN_N16           IOBANK5 DIFFN              49 5  1;
    PIN_LIST : PIN_N15           IOBANK5 DIFFP              49 5  0;
    PIN_LIST : PIN_L14           IOBANK5 SINGLE             49 6  0;
    PIN_LIST : NC_PIN_145N       IOBANK5 DIFFN              49 7  3;
    PIN_LIST : NC_PIN_146P       IOBANK5 DIFFP              49 7  2;
    PIN_LIST : PIN_L13           IOBANK5 DIFFN              49 9  3;
    PIN_LIST : PIN_L16           IOBANK5 DIFFP              49 9  2;
    PIN_LIST : PIN_L15           IOBANK5 SINGLE             49 10 0;
    PIN_LIST : NC_PIN_150N       IOBANK5 DIFFN              49 11 3;
    PIN_LIST : NC_PIN_151P       IOBANK5 DIFFP              49 11 2;
    PIN_LIST : PIN_K16           IOBANK5 DIFFN              49 13 3;
    PIN_LIST : PIN_K15           IOBANK5 DIFFP              49 13 2;
    PIN_LIST : PIN_J16           IOBANK5 DIFFN              49 13 1;
    PIN_LIST : PIN_J15           IOBANK5 DIFFP              49 13 0;
    PIN_LIST : PIN_J14           IOBANK5 DIFFN              49 14 5;
    PIN_LIST : PIN_J12           IOBANK5 DIFFP              49 14 4;
    PIN_LIST : NC_PIN_158N       IOBANK5 DIFFN              49 14 3;
    PIN_LIST : PIN_J13           IOBANK5 DIFFP              49 14 2;
    PIN_LIST : PIN_M16           IOBANK5 DIFFN_IN           49 15 3;
    PIN_LIST : PIN_M15           IOBANK5 DIFFP_IN           49 15 2;
    PIN_LIST : PIN_E16           IOBANK6 DIFFN_IN           49 15 1;
    PIN_LIST : PIN_E15           IOBANK6 DIFFP_IN           49 15 0;
    PIN_LIST : CONF_DONE         IOBANK6 DEDICATE_OPENDRAIN 49 16 3;
    PIN_LIST : MSEL0             VCCINT  DEDICATE_IN        49 16 2;
    PIN_LIST : MSEL1             VCCINT  DEDICATE_IN        49 16 1;
    PIN_LIST : MSEL2             VCCINT  DEDICATE_IN        49 16 0;
    PIN_LIST : NC_PIN_164N       IOBANK6 DIFFN              49 17 5;
    PIN_LIST : NC_PIN_165P       IOBANK6 DIFFP              49 17 4;
    PIN_LIST : PIN_G16           IOBANK6 DIFFN_D3           49 18 5;
    PIN_LIST : PIN_G15           IOBANK6 DIFFP              49 18 4;
    PIN_LIST : NC_PIN_168A       IOBANK6 DEDICATE_IN        49 18 2;
    PIN_LIST : PIN_F13           IOBANK6 SINGLE             49 18 0;
    PIN_LIST : NC_PIN_170N       IOBANK6 DIFFN              49 19 3;
    PIN_LIST : NC_PIN_171P       IOBANK6 DIFFP              49 19 2;
    PIN_LIST : PIN_F16           IOBANK6 DIFFN_D3           49 19 1;
    PIN_LIST : PIN_F15           IOBANK6 DIFFP              49 19 0;
    PIN_LIST : NC_PIN_174A       IOBANK6 DEDICATE_IN        49 20 5;
    PIN_LIST : NC_PIN_175A       IOBANK6 DEDICATE_IN        49 20 4;
    PIN_LIST : PIN_B16           IOBANK6 DIFFN              49 20 2;
    PIN_LIST : NC_PIN_177P       IOBANK6 DIFFP              49 20 1;
    PIN_LIST : PIN_F14           IOBANK6 SINGLE             49 23 5;
    PIN_LIST : NC_PIN_179A       IOBANK6 DEDICATE_IN        49 23 2;
    PIN_LIST : PIN_D16           IOBANK6 DIFFN              49 24 5;
    PIN_LIST : PIN_D15           IOBANK6 DIFFP              49 24 4;
    PIN_LIST : NC_PIN_182A       IOBANK6 DEDICATE_IN        49 24 2;
    PIN_LIST : NC_PIN_183N       IOBANK6 DIFFN              49 26 5;
    PIN_LIST : PIN_G11           IOBANK6 DIFFP              49 26 4;
    PIN_LIST : NC_PIN_185A       IOBANK6 DEDICATE_IN        49 26 1;
    PIN_LIST : NC_PIN_186A       IOBANK6 DEDICATE_IN        49 26 0;
    PIN_LIST : PIN_C16           IOBANK6 DIFFN              49 27 2;
    PIN_LIST : PIN_C15           IOBANK6 DIFFP              49 27 1;
    PIN_LIST : NC_PIN_189A       IOBANK6 DEDICATE_IN        49 27 0;
    PIN_LIST : NC_PIN_190A       IOBANK7 DEDICATE_IN        45 29 3;
    PIN_LIST : PIN_C14           IOBANK7 PSEUDO_DIFFN       45 29 2;
    PIN_LIST : PIN_D14           IOBANK7 PSEUDO_DIFFP       45 29 1;
    PIN_LIST : NC_PIN_193A       IOBANK7 DEDICATE_IN        45 29 0;
    PIN_LIST : PIN_D11           IOBANK7 PSEUDO_DIFFN       44 29 3;
    PIN_LIST : PIN_D12           IOBANK7 PSEUDO_DIFFP       44 29 2;
    PIN_LIST : PIN_C11           IOBANK7 SINGLE             44 29 1;
    PIN_LIST : NC_PIN_197N       IOBANK7 PSEUDO_DIFFN       43 29 1;
    PIN_LIST : PIN_B13           IOBANK7 PSEUDO_DIFFP       43 29 0;
    PIN_LIST : PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       42 29 3;
    PIN_LIST : PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       42 29 2;
    PIN_LIST : PIN_A14           IOBANK7 PSEUDO_DIFFN       42 29 1;
    PIN_LIST : PIN_B14           IOBANK7 PSEUDO_DIFFP       42 29 0;
    PIN_LIST : PIN_E11           IOBANK7 OCT_RUP            39 29 3;
    PIN_LIST : PIN_E10           IOBANK7 OCT_RDN            39 29 2;
    PIN_LIST : NC_PIN_203N       IOBANK7 PSEUDO_DIFFN       39 29 1;
    PIN_LIST : NC_PIN_204P       IOBANK7 PSEUDO_DIFFP       39 29 0;
    PIN_LIST : PIN_A12           IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : PIN_B12           IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : NC_PIN_207N       IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : NC_PIN_208P       IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : PIN_A11           IOBANK7 PSEUDO_DIFFN       37 29 1;
    PIN_LIST : PIN_B11           IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : PIN_A13           IOBANK7 SINGLE             35 29 3;
    PIN_LIST : PIN_A15           IOBANK7 PSEUDO_DIFFN       34 29 3;
    PIN_LIST : PIN_F9            IOBANK7 PSEUDO_DIFFP       34 29 2;
    PIN_LIST : NC_PIN_214N       IOBANK7 PSEUDO_DIFFN       34 29 1;
    PIN_LIST : NC_PIN_215P       IOBANK7 PSEUDO_DIFFP       34 29 0;
    PIN_LIST : PIN_A10           IOBANK7 PSEUDO_DIFFN       33 29 3;
    PIN_LIST : PIN_B10           IOBANK7 PSEUDO_DIFFP       33 29 2;
    PIN_LIST : PIN_C9            IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : PIN_D9            IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : NC_PIN_220N       IOBANK7 PSEUDO_DIFFN       32 29 3;
    PIN_LIST : NC_PIN_221P       IOBANK7 PSEUDO_DIFFP       32 29 2;
    PIN_LIST : NC_PIN_222N       IOBANK7 PSEUDO_DIFFN       30 29 3;
    PIN_LIST : PIN_E9            IOBANK7 PSEUDO_DIFFP       30 29 2;
    PIN_LIST : NC_PIN_224N       IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : NC_PIN_225P       IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : PIN_A9            IOBANK7 DIFFN_IN           29 29 3;
    PIN_LIST : PIN_B9            IOBANK7 DIFFP_IN           29 29 2;
    PIN_LIST : PIN_A8            IOBANK8 DIFFN_IN           29 29 1;
    PIN_LIST : PIN_B8            IOBANK8 DIFFP_IN           29 29 0;
    PIN_LIST : NC_PIN_230N       IOBANK8 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : NC_PIN_231P       IOBANK8 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : PIN_C8            IOBANK8 PSEUDO_DIFFN       27 29 2;
    PIN_LIST : PIN_D8            IOBANK8 PSEUDO_DIFFP       27 29 1;
    PIN_LIST : PIN_E8            IOBANK8 PSEUDO_DIFFN       26 29 3;
    PIN_LIST : PIN_F8            IOBANK8 PSEUDO_DIFFP       26 29 2;
    PIN_LIST : PIN_A7            IOBANK8 PSEUDO_DIFFN       26 29 1;
    PIN_LIST : PIN_B7            IOBANK8 PSEUDO_DIFFP       26 29 0;
    PIN_LIST : NC_PIN_238N       IOBANK8 PSEUDO_DIFFN       25 29 3;
    PIN_LIST : NC_PIN_239P       IOBANK8 PSEUDO_DIFFP       25 29 2;
    PIN_LIST : NC_PIN_240N       IOBANK8 PSEUDO_DIFFN       25 29 1;
    PIN_LIST : NC_PIN_241P       IOBANK8 PSEUDO_DIFFP       25 29 0;
    PIN_LIST : PIN_C6            IOBANK8 SINGLE             24 29 3;
    PIN_LIST : PIN_A6            IOBANK8 PSEUDO_DIFFN       24 29 2;
    PIN_LIST : PIN_B6            IOBANK8 PSEUDO_DIFFP       24 29 1;
    PIN_LIST : PIN_E7            IOBANK8 PSEUDO_DIFFN       22 29 3;
    PIN_LIST : NC_PIN_246P       IOBANK8 PSEUDO_DIFFP       22 29 2;
    PIN_LIST : NC_PIN_247N       IOBANK8 PSEUDO_DIFFN       22 29 1;
    PIN_LIST : PIN_E6            IOBANK8 PSEUDO_DIFFP       22 29 0;
    PIN_LIST : PIN_A5            IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : PIN_B5            IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : NC_PIN_251N       IOBANK8 PSEUDO_DIFFN       21 29 1;
    PIN_LIST : NC_PIN_252P       IOBANK8 PSEUDO_DIFFP       21 29 0;
    PIN_LIST : PIN_D6            IOBANK8 PSEUDO_DIFFN       20 29 3;
    PIN_LIST : NC_PIN_254P       IOBANK8 PSEUDO_DIFFP       20 29 2;
    PIN_LIST : PIN_A4            IOBANK8 PSEUDO_DIFFN       20 29 1;
    PIN_LIST : PIN_B4            IOBANK8 PSEUDO_DIFFP       20 29 0;
    PIN_LIST : PIN_A2            IOBANK8 SINGLE             19 29 2;
    PIN_LIST : NC_PIN_258N       IOBANK8 PSEUDO_DIFFN       19 29 1;
    PIN_LIST : PIN_D5            IOBANK8 PSEUDO_DIFFP       19 29 0;
    PIN_LIST : PIN_A3            IOBANK8 PSEUDO_DIFFN       17 29 3;
    PIN_LIST : PIN_B3            IOBANK8 PSEUDO_DIFFP       17 29 2;
    PIN_LIST : PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_C3            IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_D3            IOBANK8 PSEUDO_DIFFP       16 29 0;
  END_IO
END_CHIP

CHIP AG16KL144
  MASTER     : AG15K;
  IsHidden   : YES;
  QuartusDevice: EP4CE15E22C8;
  StartPin     : NC_PIN_3P;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_J16;
  DevClrnPin   : PIN_J15;

  CCB
    GROUP dedicate
      INPUT   : i_tck    PIN_16;
      INPUT   : i_tms    PIN_18;
      INPUT   : i_tdi    PIN_15;
      OUTPUT  : o_tdo    PIN_20;
      INOUT_E : o_tdo_en PIN_20;
      INPUT   : i_cen    nCE;
    END_GROUP
  END_CCB

  GLOBAL_PINWIRES
    INPUT : NC_PIN_27A  ain0_ADC0;
    INPUT : NC_PIN_30A  ain1_ADC0;
    INPUT : NC_PIN_38A  ain2_ADC0;
    INPUT : NC_PIN_39A  ain3_ADC0;
    INPUT : NC_PIN_42A  ain4_ADC0;
    INPUT : NC_PIN_44A  ain5_ADC0;
    INPUT : NC_PIN_47A  ain6_ADC0;
    INPUT : NC_PIN_52A  ain7_ADC0;
    INPUT : NC_PIN_53A  ain8_ADC0;
    INPUT : NC_PIN_56A  refin0_ADC0;
    INPUT : NC_PIN_168A ain0_ADC1;
    INPUT : NC_PIN_174A ain1_ADC1;
    INPUT : NC_PIN_175A ain2_ADC1;
    INPUT : NC_PIN_179A ain3_ADC1;
    INPUT : NC_PIN_182A ain4_ADC1;
    INPUT : NC_PIN_185A ain5_ADC1;
    INPUT : NC_PIN_186A ain6_ADC1;
    INPUT : NC_PIN_189A ain7_ADC1;
    INPUT : NC_PIN_190A ain8_ADC1;
    INPUT : NC_PIN_193A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO PIN_LIST
    PIN_LIST : nCONFIG              IOBANK1 DEDICATE_IN        0  18 0  W;
    PIN_LIST : PIN_15               IOBANK1 DEDICATE_IN        0  18 1  W;
    PIN_LIST : PIN_16               IOBANK1 DEDICATE_IN        0  18 2  W;
    PIN_LIST : PIN_18               IOBANK1 DEDICATE_IN        0  18 3  W;
    PIN_LIST : PIN_20               IOBANK1 DEDICATE_OUT       0  18 4  W;
    PIN_LIST : nCE                  IOBANK1 DEDICATE_IN        0  18 5  W;
    PIN_LIST : NC_PIN_2N            IOBANK1 DIFFN              0  16 0;
    PIN_LIST : NC_PIN_1P            IOBANK1 DIFFP              0  16 1;
    PIN_LIST : NC_PIN_4N_CDPCLK0    IOBANK1 DIFFN              0  16 2;
    PIN_LIST : NC_PIN_3P            IOBANK1 DIFFP              0  16 3;
    PIN_LIST : NC_PIN_6N            IOBANK1 DIFFN              0  16 4;
    PIN_LIST : NC_PIN_5P            IOBANK1 DIFFP              0  16 5;
    PIN_LIST : PIN_6                IOBANK1 DIFFN_D1           0  15 0;
    PIN_LIST : NC_PIN_7P            IOBANK1 DIFFP              0  15 1;
    PIN_LIST : NC_PIN_9_VREFB1N0    IOBANK1 SINGLE             0  15 2;
    PIN_LIST : NC_PIN_11N           IOBANK1 DIFFN              0  15 3;
    PIN_LIST : PIN_8                IOBANK1 DIFFP_D1           0  15 4;
    PIN_LIST : nSTATUS              IOBANK1 DEDICATE_OPENDRAIN 0  15 5;
    PIN_LIST : NC_PIN_13N           IOBANK1 DIFFN              0  14 0;
    PIN_LIST : NC_PIN_12P           IOBANK1 DIFFP              0  14 1;
    PIN_LIST : NC_PIN_15N           IOBANK1 DIFFN              0  14 2;
    PIN_LIST : NC_PIN_14P           IOBANK1 DIFFP              0  14 3;
    PIN_LIST : NC_PIN_17N           IOBANK1 DIFFN              0  14 4;
    PIN_LIST : NC_PIN_16P           IOBANK1 DIFFP              0  14 5;
    PIN_LIST : CHIP_SEL0            IOBANK1 DEDICATE_IN        0  13 0;
    PIN_LIST : NC_PIN_19N           IOBANK1 DIFFN              0  13 1;
    PIN_LIST : PIN_10               IOBANK1 DIFFP              0  13 2;
    PIN_LIST : PIN_11               IOBANK1 SINGLE             0  13 3;
    PIN_LIST : PIN_12               IOBANK1 SINGLE_D2          0  13 4;
    PIN_LIST : PIN_13               IOBANK1 SINGLE_D0          0  13 5;
    PIN_LIST : PIN_23               IOBANK1 DIFFN_IN           0  12 0;
    PIN_LIST : NC_PIN_23P_CLK0      IOBANK1 DIFFP_IN           0  12 1;
    PIN_LIST : PIN_25               IOBANK2 DIFFN_IN           0  12 2;
    PIN_LIST : PIN_24               IOBANK2 DIFFP_IN           0  12 3;
    PIN_LIST : CHIP_SEL1            IOBANK1 DEDICATE_IN        0  11 0;
    PIN_LIST : NC_PIN_27A           IOBANK2 DEDICATE_IN        0  11 1;
    PIN_LIST : NC_PIN_29N           IOBANK2 DIFFN              0  11 2;
    PIN_LIST : NC_PIN_28P           IOBANK2 DIFFP              0  11 3;
    PIN_LIST : NC_PIN_30A           IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : NC_PIN_32N           IOBANK2 DIFFN              0  10 0;
    PIN_LIST : NC_PIN_31P           IOBANK2 DIFFP              0  10 1;
    PIN_LIST : NC_PIN_34N           IOBANK2 DIFFN              0  10 2;
    PIN_LIST : NC_PIN_33P           IOBANK2 DIFFP              0  10 3;
    PIN_LIST : PIN_28               IOBANK2 SINGLE             0  9  0;
    PIN_LIST : NC_PIN_37N           IOBANK2 DIFFN              0  9  2;
    PIN_LIST : NC_PIN_36P           IOBANK2 DIFFP              0  9  3;
    PIN_LIST : NC_PIN_38A           IOBANK2 DEDICATE_IN        0  9  4;
    PIN_LIST : NC_PIN_39A           IOBANK2 DEDICATE_IN        0  9  5;
    PIN_LIST : NC_PIN_41N           IOBANK2 DIFFN              0  8  1;
    PIN_LIST : PIN_30               IOBANK2 DIFFP              0  8  2;
    PIN_LIST : NC_PIN_42A           IOBANK2 DEDICATE_IN        0  7  0;
    PIN_LIST : PIN_31               IOBANK2 SINGLE             0  6  0;
    PIN_LIST : NC_PIN_44A           IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : NC_PIN_46N           IOBANK2 DIFFN              0  5  0;
    PIN_LIST : NC_PIN_45P           IOBANK2 DIFFP              0  5  1;
    PIN_LIST : NC_PIN_47A           IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_32               IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_33               IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : NC_PIN_51N_CDPCLK1   IOBANK2 DIFFN              0  4  2;
    PIN_LIST : NC_PIN_50P           IOBANK2 DIFFP              0  4  3;
    PIN_LIST : NC_PIN_52A           IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : NC_PIN_53A           IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : NC_PIN_55N           IOBANK2 DIFFN              0  3  2;
    PIN_LIST : NC_PIN_54P           IOBANK2 DIFFP              0  3  3;
    PIN_LIST : NC_PIN_56A           IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : NC_PIN_58N           IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : NC_PIN_57P           IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : NC_PIN_60N           IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : NC_PIN_59P           IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_39               IOBANK3 SINGLE             3  0  3;
    PIN_LIST : PIN_42               IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : NC_PIN_62P           IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_44               IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_43               IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : NC_PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : NC_PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : NC_PIN_67N           IOBANK3 PSEUDO_DIFFN       11 0  0;
    PIN_LIST : NC_PIN_66P           IOBANK3 PSEUDO_DIFFP       11 0  1;
    PIN_LIST : NC_PIN_69N           IOBANK3 PSEUDO_DIFFN       15 0  0;
    PIN_LIST : NC_PIN_68P           IOBANK3 PSEUDO_DIFFP       15 0  1;
    PIN_LIST : NC_PIN_71N           IOBANK3 PSEUDO_DIFFN       15 0  2;
    PIN_LIST : NC_PIN_70P           IOBANK3 PSEUDO_DIFFP       15 0  3;
    PIN_LIST : PIN_46               IOBANK3 SINGLE             19 0  0;
    PIN_LIST : NC_PIN_74N           IOBANK3 PSEUDO_DIFFN       19 0  1;
    PIN_LIST : NC_PIN_73P_DPCLK2    IOBANK3 PSEUDO_DIFFP       19 0  2;
    PIN_LIST : NC_PIN_76N           IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : NC_PIN_75P           IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : NC_PIN_78N           IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : NC_PIN_77P           IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : NC_PIN_80N           IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : NC_PIN_79P           IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : NC_PIN_82N_DPCLK3    IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : NC_PIN_81P           IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : PIN_49               IOBANK3 PSEUDO_DIFFN       22 0  0;
    PIN_LIST : NC_PIN_83P           IOBANK3 PSEUDO_DIFFP       22 0  1;
    PIN_LIST : PIN_51               IOBANK3 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_50               IOBANK3 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : NC_PIN_88N           IOBANK3 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : NC_PIN_87P           IOBANK3 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : NC_PIN_90N           IOBANK3 PSEUDO_DIFFN       25 0  0;
    PIN_LIST : NC_PIN_89P           IOBANK3 PSEUDO_DIFFP       25 0  1;
    PIN_LIST : NC_PIN_92N           IOBANK3 PSEUDO_DIFFN       25 0  2;
    PIN_LIST : NC_PIN_91P           IOBANK3 PSEUDO_DIFFP       25 0  3;
    PIN_LIST : PIN_53               IOBANK3 DIFFN_IN           26 0  0;
    PIN_LIST : PIN_52               IOBANK3 DIFFP_IN           26 0  1;
    PIN_LIST : PIN_55               IOBANK4 DIFFN_IN           26 0  2;
    PIN_LIST : PIN_54               IOBANK4 DIFFP_IN           26 0  3;
    PIN_LIST : NC_PIN_98N           IOBANK4 PSEUDO_DIFFN       27 0  0;
    PIN_LIST : NC_PIN_97P           IOBANK4 PSEUDO_DIFFP       27 0  1;
    PIN_LIST : NC_PIN_100N          IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : NC_PIN_99P           IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : NC_PIN_102N          IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : NC_PIN_101P          IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : NC_PIN_104N_DPCLK4   IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : PIN_58               IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : PIN_60               IOBANK4 PSEUDO_DIFFN       33 0  0;
    PIN_LIST : PIN_59               IOBANK4 PSEUDO_DIFFP       33 0  1;
    PIN_LIST : NC_PIN_108N          IOBANK4 PSEUDO_DIFFN       33 0  2;
    PIN_LIST : PIN_61               IOBANK4 PSEUDO_DIFFP       33 0  3;
    PIN_LIST : NC_PIN_110N          IOBANK4 PSEUDO_DIFFN       34 0  0;
    PIN_LIST : NC_PIN_109P          IOBANK4 PSEUDO_DIFFP       34 0  1;
    PIN_LIST : NC_PIN_112N          IOBANK4 PSEUDO_DIFFN       34 0  2;
    PIN_LIST : NC_PIN_111P          IOBANK4 PSEUDO_DIFFP       34 0  3;
    PIN_LIST : PIN_64               IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : NC_PIN_113P          IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_65               IOBANK4 SINGLE             37 0  0;
    PIN_LIST : NC_PIN_117N          IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : NC_PIN_116P          IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : NC_PIN_119N          IOBANK4 PSEUDO_DIFFN       39 0  2;
    PIN_LIST : NC_PIN_118P          IOBANK4 PSEUDO_DIFFP       39 0  3;
    PIN_LIST : PIN_66               IOBANK4 OCT_RUP            40 0  0;
    PIN_LIST : PIN_67               IOBANK4 OCT_RDN            40 0  1;
    PIN_LIST : NC_PIN_123N          IOBANK4 PSEUDO_DIFFN       40 0  2;
    PIN_LIST : NC_PIN_122P          IOBANK4 PSEUDO_DIFFP       40 0  3;
    PIN_LIST : PIN_68               IOBANK4 PSEUDO_DIFFN       42 0  2;
    PIN_LIST : NC_PIN_124P          IOBANK4 PSEUDO_DIFFP       42 0  3;
    PIN_LIST : PIN_69               IOBANK4 SINGLE             43 0  0;
    PIN_LIST : NC_PIN_127           IOBANK4 SINGLE             43 0  1;
    PIN_LIST : PIN_72               IOBANK4 PSEUDO_DIFFN       43 0  2;
    PIN_LIST : PIN_71               IOBANK4 PSEUDO_DIFFP       43 0  3;
    PIN_LIST : NC_PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       44 0  0;
    PIN_LIST : NC_PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       44 0  1;
    PIN_LIST : NC_PIN_131N          IOBANK4 PSEUDO_DIFFN       45 0  2;
    PIN_LIST : NC_PIN_130P          IOBANK4 PSEUDO_DIFFP       45 0  3;
    PIN_LIST : NC_PIN_132N          IOBANK5 DIFFN              49 3  3;
    PIN_LIST : NC_PIN_133P          IOBANK5 DIFFP              49 3  2;
    PIN_LIST : NC_PIN_134N          IOBANK5 DIFFN              49 3  1;
    PIN_LIST : NC_PIN_135P          IOBANK5 DIFFP              49 3  0;
    PIN_LIST : PIN_76               IOBANK5 OCT_RUP            49 4  5;
    PIN_LIST : PIN_77               IOBANK5 OCT_RDN            49 4  4;
    PIN_LIST : NC_PIN_138N_CDPCLK4  IOBANK5 DIFFN              49 4  2;
    PIN_LIST : NC_PIN_139P          IOBANK5 DIFFP              49 4  1;
    PIN_LIST : NC_PIN_140N          IOBANK5 DIFFN              49 5  3;
    PIN_LIST : NC_PIN_141P          IOBANK5 DIFFP              49 5  2;
    PIN_LIST : NC_PIN_142N          IOBANK5 DIFFN              49 5  1;
    PIN_LIST : NC_PIN_143P          IOBANK5 DIFFP              49 5  0;
    PIN_LIST : PIN_80               IOBANK5 SINGLE             49 6  0;
    PIN_LIST : NC_PIN_145N          IOBANK5 DIFFN              49 7  3;
    PIN_LIST : NC_PIN_146P          IOBANK5 DIFFP              49 7  2;
    PIN_LIST : NC_PIN_147N          IOBANK5 DIFFN              49 9  3;
    PIN_LIST : NC_PIN_148P          IOBANK5 DIFFP              49 9  2;
    PIN_LIST : PIN_83               IOBANK5 SINGLE             49 10 0;
    PIN_LIST : NC_PIN_150N          IOBANK5 DIFFN              49 11 3;
    PIN_LIST : NC_PIN_151P          IOBANK5 DIFFP              49 11 2;
    PIN_LIST : NC_PIN_152N          IOBANK5 DIFFN              49 13 3;
    PIN_LIST : PIN_85               IOBANK5 DIFFP              49 13 2;
    PIN_LIST : PIN_86               IOBANK5 DIFFN              49 13 1;
    PIN_LIST : PIN_87               IOBANK5 DIFFP              49 13 0;
    PIN_LIST : NC_PIN_156N          IOBANK5 DIFFN              49 14 5;
    PIN_LIST : NC_PIN_157P          IOBANK5 DIFFP              49 14 4;
    PIN_LIST : NC_PIN_158N          IOBANK5 DIFFN              49 14 3;
    PIN_LIST : NC_PIN_159P          IOBANK5 DIFFP              49 14 2;
    PIN_LIST : PIN_88               IOBANK5 DIFFN_IN           49 15 3;
    PIN_LIST : PIN_89               IOBANK5 DIFFP_IN           49 15 2;
    PIN_LIST : PIN_90               IOBANK6 DIFFN_IN           49 15 1;
    PIN_LIST : PIN_91               IOBANK6 DIFFP_IN           49 15 0;
    PIN_LIST : CONF_DONE            IOBANK6 DEDICATE_OPENDRAIN 49 16 3;
    PIN_LIST : MSEL0                VCCINT  DEDICATE_IN        49 16 2;
    PIN_LIST : MSEL1                VCCINT  DEDICATE_IN        49 16 1;
    PIN_LIST : MSEL2                VCCINT  DEDICATE_IN        49 16 0;
    PIN_LIST : NC_PIN_164N          IOBANK6 DIFFN              49 17 5;
    PIN_LIST : NC_PIN_165P          IOBANK6 DIFFP              49 17 4;
    PIN_LIST : PIN_98               IOBANK6 DIFFN_D3           49 18 5;
    PIN_LIST : PIN_99               IOBANK6 DIFFP              49 18 4;
    PIN_LIST : NC_PIN_168A          IOBANK6 DEDICATE_IN        49 18 2;
    PIN_LIST : PIN_100              IOBANK6 SINGLE             49 18 0;
    PIN_LIST : NC_PIN_170N          IOBANK6 DIFFN              49 19 3;
    PIN_LIST : NC_PIN_171P          IOBANK6 DIFFP              49 19 2;
    PIN_LIST : PIN_101              IOBANK6 DIFFN_D3           49 19 1;
    PIN_LIST : PIN_103              IOBANK6 DIFFP              49 19 0;
    PIN_LIST : NC_PIN_174A          IOBANK6 DEDICATE_IN        49 20 5;
    PIN_LIST : NC_PIN_175A          IOBANK6 DEDICATE_IN        49 20 4;
    PIN_LIST : PIN_104              IOBANK6 DIFFN              49 20 2;
    PIN_LIST : NC_PIN_177P          IOBANK6 DIFFP              49 20 1;
    PIN_LIST : PIN_105              IOBANK6 SINGLE             49 23 5;
    PIN_LIST : NC_PIN_179A          IOBANK6 DEDICATE_IN        49 23 2;
    PIN_LIST : NC_PIN_180N          IOBANK6 DIFFN              49 24 5;
    PIN_LIST : NC_PIN_181P          IOBANK6 DIFFP              49 24 4;
    PIN_LIST : NC_PIN_182A          IOBANK6 DEDICATE_IN        49 24 2;
    PIN_LIST : NC_PIN_183N          IOBANK6 DIFFN              49 26 5;
    PIN_LIST : NC_PIN_184P          IOBANK6 DIFFP              49 26 4;
    PIN_LIST : NC_PIN_185A          IOBANK6 DEDICATE_IN        49 26 1;
    PIN_LIST : NC_PIN_186A          IOBANK6 DEDICATE_IN        49 26 0;
    PIN_LIST : PIN_106              IOBANK6 DIFFN              49 27 2;
    PIN_LIST : NC_PIN_188P          IOBANK6 DIFFP              49 27 1;
    PIN_LIST : NC_PIN_189A          IOBANK6 DEDICATE_IN        49 27 0;
    PIN_LIST : NC_PIN_190A          IOBANK7 DEDICATE_IN        45 29 3;
    PIN_LIST : NC_PIN_191N          IOBANK7 PSEUDO_DIFFN       45 29 2;
    PIN_LIST : NC_PIN_192P          IOBANK7 PSEUDO_DIFFP       45 29 1;
    PIN_LIST : NC_PIN_193A          IOBANK7 DEDICATE_IN        45 29 0;
    PIN_LIST : NC_PIN_194N          IOBANK7 PSEUDO_DIFFN       44 29 3;
    PIN_LIST : PIN_110              IOBANK7 PSEUDO_DIFFP       44 29 2;
    PIN_LIST : PIN_111              IOBANK7 SINGLE             44 29 1;
    PIN_LIST : NC_PIN_197N          IOBANK7 PSEUDO_DIFFN       43 29 1;
    PIN_LIST : NC_PIN_198P          IOBANK7 PSEUDO_DIFFP       43 29 0;
    PIN_LIST : NC_PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       42 29 3;
    PIN_LIST : NC_PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       42 29 2;
    PIN_LIST : PIN_112              IOBANK7 PSEUDO_DIFFN       42 29 1;
    PIN_LIST : PIN_113              IOBANK7 PSEUDO_DIFFP       42 29 0;
    PIN_LIST : PIN_114              IOBANK7 OCT_RUP            39 29 3;
    PIN_LIST : PIN_115              IOBANK7 OCT_RDN            39 29 2;
    PIN_LIST : NC_PIN_203N          IOBANK7 PSEUDO_DIFFN       39 29 1;
    PIN_LIST : NC_PIN_204P          IOBANK7 PSEUDO_DIFFP       39 29 0;
    PIN_LIST : NC_PIN_205N          IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : NC_PIN_206P          IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : NC_PIN_207N          IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : NC_PIN_208P          IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : NC_PIN_209N          IOBANK7 PSEUDO_DIFFN       37 29 1;
    PIN_LIST : NC_PIN_210P          IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : PIN_119              IOBANK7 SINGLE             35 29 3;
    PIN_LIST : PIN_120              IOBANK7 PSEUDO_DIFFN       34 29 3;
    PIN_LIST : PIN_121              IOBANK7 PSEUDO_DIFFP       34 29 2;
    PIN_LIST : NC_PIN_214N          IOBANK7 PSEUDO_DIFFN       34 29 1;
    PIN_LIST : NC_PIN_215P          IOBANK7 PSEUDO_DIFFP       34 29 0;
    PIN_LIST : NC_PIN_216N          IOBANK7 PSEUDO_DIFFN       33 29 3;
    PIN_LIST : NC_PIN_217P          IOBANK7 PSEUDO_DIFFP       33 29 2;
    PIN_LIST : NC_PIN_218N          IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : NC_PIN_219P          IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : NC_PIN_220N          IOBANK7 PSEUDO_DIFFN       32 29 3;
    PIN_LIST : NC_PIN_221P          IOBANK7 PSEUDO_DIFFP       32 29 2;
    PIN_LIST : NC_PIN_222N          IOBANK7 PSEUDO_DIFFN       30 29 3;
    PIN_LIST : PIN_125              IOBANK7 PSEUDO_DIFFP       30 29 2;
    PIN_LIST : NC_PIN_224N          IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : NC_PIN_225P          IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : PIN_126              IOBANK7 DIFFN_IN           29 29 3;
    PIN_LIST : PIN_127              IOBANK7 DIFFP_IN           29 29 2;
    PIN_LIST : PIN_128              IOBANK8 DIFFN_IN           29 29 1;
    PIN_LIST : PIN_129              IOBANK8 DIFFP_IN           29 29 0;
    PIN_LIST : NC_PIN_230N          IOBANK8 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : NC_PIN_231P          IOBANK8 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : NC_PIN_232N_DPCLK10  IOBANK8 PSEUDO_DIFFN       27 29 2;
    PIN_LIST : NC_PIN_233P          IOBANK8 PSEUDO_DIFFP       27 29 1;
    PIN_LIST : PIN_132              IOBANK8 PSEUDO_DIFFN       26 29 3;
    PIN_LIST : PIN_133              IOBANK8 PSEUDO_DIFFP       26 29 2;
    PIN_LIST : PIN_134              IOBANK8 PSEUDO_DIFFN       26 29 1;
    PIN_LIST : PIN_135              IOBANK8 PSEUDO_DIFFP       26 29 0;
    PIN_LIST : NC_PIN_238N          IOBANK8 PSEUDO_DIFFN       25 29 3;
    PIN_LIST : NC_PIN_239P          IOBANK8 PSEUDO_DIFFP       25 29 2;
    PIN_LIST : NC_PIN_240N          IOBANK8 PSEUDO_DIFFN       25 29 1;
    PIN_LIST : NC_PIN_241P          IOBANK8 PSEUDO_DIFFP       25 29 0;
    PIN_LIST : PIN_136              IOBANK8 SINGLE             24 29 3;
    PIN_LIST : NC_PIN_243N_DPCLK11  IOBANK8 PSEUDO_DIFFN       24 29 2;
    PIN_LIST : NC_PIN_244P          IOBANK8 PSEUDO_DIFFP       24 29 1;
    PIN_LIST : PIN_137              IOBANK7 PSEUDO_DIFFN       22 29 3;
    PIN_LIST : NC_PIN_246P          IOBANK8 PSEUDO_DIFFP       22 29 2;
    PIN_LIST : NC_PIN_247N          IOBANK8 PSEUDO_DIFFN       22 29 1;
    PIN_LIST : NC_PIN_248P          IOBANK8 PSEUDO_DIFFP       22 29 0;
    PIN_LIST : NC_PIN_249N          IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : NC_PIN_250P          IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : NC_PIN_251N          IOBANK8 PSEUDO_DIFFN       21 29 1;
    PIN_LIST : NC_PIN_252P          IOBANK8 PSEUDO_DIFFP       21 29 0;
    PIN_LIST : NC_PIN_253N          IOBANK8 PSEUDO_DIFFN       20 29 3;
    PIN_LIST : NC_PIN_254P          IOBANK8 PSEUDO_DIFFP       20 29 2;
    PIN_LIST : NC_PIN_255N          IOBANK8 PSEUDO_DIFFN       20 29 1;
    PIN_LIST : NC_PIN_256P          IOBANK8 PSEUDO_DIFFP       20 29 0;
    PIN_LIST : PIN_141              IOBANK8 SINGLE             19 29 2;
    PIN_LIST : NC_PIN_258N          IOBANK8 PSEUDO_DIFFN       19 29 1;
    PIN_LIST : NC_PIN_259P          IOBANK8 PSEUDO_DIFFP       19 29 0;
    PIN_LIST : NC_PIN_260N          IOBANK8 PSEUDO_DIFFN       17 29 3;
    PIN_LIST : PIN_142              IOBANK8 PSEUDO_DIFFP       17 29 2;
    PIN_LIST : NC_PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : NC_PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_143              IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_144              IOBANK8 PSEUDO_DIFFP       16 29 0;
  END_IO
END_CHIP

CHIP AG15K_FLASH
  MASTER   : AG15K;
  IsHidden : YES;
  DeviceID : 0x01500012;

  SpiSignatureStart : 0; // in frames
  SpiSignatureEnd   : 2048; // This frame is not included in signature
  SpiSignatureCheck : 2312;
END_CHIP

CHIP AG16KSDE176
  MASTER     : AG15K;
  IsHidden   : NO;
  StartPin   : PIN_4;
  FirstPin   : nCONFIG;
  DevOePin   : PIN_108;
  DevClrnPin : PIN_109;

  AREA_RESERVE
    PLL : PLL_RESERVE_PLL3 X0_Y28;
    PLL : PLL_RESERVE_PLL4 X41_Y1;
  END_AREA_RESERVE

  IO GCLK_ION
    DIRECTION  : N;
    DIMENSION  : $GCLK_XN0 $MAX_Y $GCLK_XN0 $MAX_Y;
    GRID_INDEX : GCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    GUSE_COUNT : 0;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOS
    DIRECTION  : S;
    DIMENSION  : $GCLK_XS0 0 $GCLK_XS0 0;
    GRID_INDEX : GCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    GUSE_COUNT : 0;
    PIN_INFO
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT   : i_tck    PIN_19;
      INPUT   : i_tms    PIN_21;
      INPUT   : i_tdi    PIN_18;
      OUTPUT  : o_tdo    PIN_22;
      INOUT_E : o_tdo_en PIN_22;
      INPUT   : i_cen    nCE;
    END_GROUP
  END_CCB

  GLOBAL_PINWIRES
    INPUT : NC_PIN_27A  ain0_ADC0;
    INPUT : NC_PIN_30A  ain1_ADC0;
    INPUT : NC_PIN_38A  ain2_ADC0;
    INPUT : NC_PIN_39A  ain3_ADC0;
    INPUT : NC_PIN_42A  ain4_ADC0;
    INPUT : NC_PIN_44A  ain5_ADC0;
    INPUT : NC_PIN_47A  ain6_ADC0;
    INPUT : NC_PIN_52A  ain7_ADC0;
    INPUT : NC_PIN_53A  ain8_ADC0;
    INPUT : NC_PIN_56A  refin0_ADC0;
    INPUT : NC_PIN_168A ain0_ADC1;
    INPUT : NC_PIN_174A ain1_ADC1;
    INPUT : NC_PIN_175A ain2_ADC1;
    INPUT : NC_PIN_179A ain3_ADC1;
    INPUT : NC_PIN_182A ain4_ADC1;
    INPUT : NC_PIN_185A ain5_ADC1;
    INPUT : NC_PIN_186A ain6_ADC1;
    INPUT : NC_PIN_189A ain7_ADC1;
    INPUT : NC_PIN_190A ain8_ADC1;
    INPUT : NC_PIN_193A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO PIN_LIST

    PIN_LIST : nCONFIG              IOBANK1 DEDICATE_IN        0  18 0  W;
    PIN_LIST : PIN_18               IOBANK1 DEDICATE_IN        0  18 1  W;
    PIN_LIST : PIN_19               IOBANK1 DEDICATE_IN        0  18 2  W;
    PIN_LIST : PIN_21               IOBANK1 DEDICATE_IN        0  18 3  W;
    PIN_LIST : PIN_22               IOBANK1 DEDICATE_OUT       0  18 4  W;
    PIN_LIST : nCE                  IOBANK1 DEDICATE_IN        0  18 5  W;
    PIN_LIST : PIN_3                IOBANK1 DIFFN              0  16 0;
    PIN_LIST : PIN_2                IOBANK1 DIFFP              0  16 1;
    PIN_LIST : PIN_6                IOBANK1 DIFFN              0  16 2;
    PIN_LIST : PIN_4                IOBANK1 DIFFP              0  16 3;
    PIN_LIST : NC_PIN_6N            IOBANK1 DIFFN              0  16 4;
    PIN_LIST : NC_PIN_5P            IOBANK1 DIFFP              0  16 5;
    PIN_LIST : PIN_8                IOBANK1 DIFFN_D1           0  15 0;
    PIN_LIST : NC_PIN_7P            IOBANK1 DIFFP              0  15 1;
    PIN_LIST : NC_PIN_9_VREFB1N0    IOBANK1 SINGLE             0  15 2;
    PIN_LIST : PIN_10               IOBANK1 DIFFN              0  15 3;
    PIN_LIST : PIN_9                IOBANK1 DIFFP_D1           0  15 4;
    PIN_LIST : nSTATUS              IOBANK1 DEDICATE_OPENDRAIN 0  15 5;
    PIN_LIST : NC_PIN_13N           IOBANK1 DIFFN              0  14 0;
    PIN_LIST : NC_PIN_12P           IOBANK1 DIFFP              0  14 1;
    PIN_LIST : NC_PIN_15N           IOBANK1 DIFFN              0  14 2;
    PIN_LIST : NC_PIN_14P           IOBANK1 DIFFP              0  14 3;
    PIN_LIST : NC_PIN_17N           IOBANK1 DIFFN              0  14 4;
    PIN_LIST : NC_PIN_16P           IOBANK1 DIFFP              0  14 5;
    PIN_LIST : CHIP_SEL0            IOBANK1 DEDICATE_IN        0  13 0;
    PIN_LIST : PIN_14               IOBANK1 DIFFN              0  13 1;
    PIN_LIST : PIN_13               IOBANK1 DIFFP              0  13 2;
    PIN_LIST : NC_PIN_20_VREFB1N1   IOBANK1 SINGLE             0  13 3;
    PIN_LIST : PIN_15               IOBANK1 SINGLE_D2          0  13 4;
    PIN_LIST : PIN_16               IOBANK1 SINGLE_D0          0  13 5;
    PIN_LIST : PIN_23               IOBANK1 DIFFN_IN           0  12 0;
    PIN_LIST : NC_PIN_23P_CLK0      IOBANK1 DIFFP_IN           0  12 1;
    PIN_LIST : PIN_25               IOBANK2 DIFFN_IN           0  12 2;
    PIN_LIST : PIN_24               IOBANK2 DIFFP_IN           0  12 3;
    PIN_LIST : CHIP_SEL1            IOBANK1 DEDICATE_IN        0  11 0;
    PIN_LIST : NC_PIN_27A           IOBANK2 DEDICATE_IN        0  11 1;
    PIN_LIST : NC_PIN_29N           IOBANK2 DIFFN              0  11 2;
    PIN_LIST : NC_PIN_28P           IOBANK2 DIFFP              0  11 3;
    PIN_LIST : NC_PIN_30A           IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : PIN_27               IOBANK2 DIFFN              0  10 0;
    PIN_LIST : PIN_26               IOBANK2 DIFFP              0  10 1;
    PIN_LIST : NC_PIN_34N           IOBANK2 DIFFN              0  10 2;
    PIN_LIST : NC_PIN_33P           IOBANK2 DIFFP              0  10 3;
    PIN_LIST : NC_PIN_35_VREFB2N0   IOBANK2 SINGLE             0  9  0;
    PIN_LIST : NC_PIN_37N           IOBANK2 DIFFN              0  9  2;
    PIN_LIST : NC_PIN_36P           IOBANK2 DIFFP              0  9  3;
    PIN_LIST : NC_PIN_38A           IOBANK2 DEDICATE_IN        0  9  4;
    PIN_LIST : NC_PIN_39A           IOBANK2 DEDICATE_IN        0  9  5;
    PIN_LIST : PIN_32               IOBANK2 DIFFN              0  8  1;
    PIN_LIST : PIN_31               IOBANK2 DIFFP              0  8  2;
    PIN_LIST : NC_PIN_42A           IOBANK2 DEDICATE_IN        0  7  0;
    PIN_LIST : PIN_33               IOBANK2 SINGLE             0  6  0;
    PIN_LIST : NC_PIN_44A           IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_35               IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_34               IOBANK2 DIFFP              0  5  1;
    PIN_LIST : NC_PIN_47A           IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_36               IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_37               IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_39               IOBANK2 DIFFN              0  4  2;
    PIN_LIST : PIN_38               IOBANK2 DIFFP              0  4  3;
    PIN_LIST : NC_PIN_52A           IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : NC_PIN_53A           IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_42               IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_40               IOBANK2 DIFFP              0  3  3;
    PIN_LIST : NC_PIN_56A           IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_47               IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_46               IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : PIN_49               IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_48               IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_50               IOBANK3 SINGLE             3  0  3;
    PIN_LIST : SDRAM_DQ1            IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : SDRAM_DQ0            IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_53               IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_52               IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : NC_PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : NC_PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : SDRAM_DQ3            IOBANK3 PSEUDO_DIFFN       11 0  0;
    PIN_LIST : SDRAM_DQ2            IOBANK3 PSEUDO_DIFFP       11 0  1;
    PIN_LIST : PIN_57               IOBANK3 PSEUDO_DIFFN       15 0  0;
    PIN_LIST : PIN_56               IOBANK3 PSEUDO_DIFFP       15 0  1;
    PIN_LIST : SDRAM_DQ5            IOBANK3 PSEUDO_DIFFN       15 0  2;
    PIN_LIST : SDRAM_DQ4            IOBANK3 PSEUDO_DIFFP       15 0  3;
    PIN_LIST : PIN_58               IOBANK3 SINGLE             19 0  0;
    PIN_LIST : NC_PIN_74N           IOBANK3 PSEUDO_DIFFN       19 0  1;
    PIN_LIST : PIN_59               IOBANK3 PSEUDO_DIFFP       19 0  2;
    PIN_LIST : PIN_61               IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_60               IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : SDRAM_DQ6            IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : NC_PIN_77P           IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : SDRAM_DQM0           IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : SDRAM_DQ7            IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : PIN_63               IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : PIN_62               IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : NC_PIN_84N           IOBANK3 PSEUDO_DIFFN       22 0  0;
    PIN_LIST : NC_PIN_83P           IOBANK3 PSEUDO_DIFFP       22 0  1;
    PIN_LIST : PIN_65               IOBANK3 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_64               IOBANK3 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : NC_PIN_88N           IOBANK3 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : NC_PIN_87P           IOBANK3 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : SDRAM_WE             IOBANK3 PSEUDO_DIFFN       25 0  0;
    PIN_LIST : SDRAM_CKE            IOBANK3 PSEUDO_DIFFP       25 0  1;
    PIN_LIST : PIN_67               IOBANK3 PSEUDO_DIFFN       25 0  2;
    PIN_LIST : SDRAM_CAS            IOBANK3 PSEUDO_DIFFP       25 0  3;
    PIN_LIST : NC_PIN_94N_CLK14     IOBANK3 DIFFN_IN           26 0  0;
    PIN_LIST : NC_PIN_93P_CLK15     IOBANK3 DIFFP_IN           26 0  1;
    PIN_LIST : NC_PIN_96N_CLK12     IOBANK4 DIFFN_IN           26 0  2;
    PIN_LIST : NC_PIN_95P_CLK13     IOBANK4 DIFFP_IN           26 0  3;
    PIN_LIST : SDRAM_CS             IOBANK4 PSEUDO_DIFFN       27 0  0;
    PIN_LIST : SDRAM_RAS            IOBANK4 PSEUDO_DIFFP       27 0  1;
    PIN_LIST : NC_PIN_100N          IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : NC_PIN_99P           IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : SDRAM_A8             IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : SDRAM_A9             IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_70               IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : NC_PIN_103P          IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : SDRAM_A6             IOBANK4 PSEUDO_DIFFN       33 0  0;
    PIN_LIST : SDRAM_A7             IOBANK4 PSEUDO_DIFFP       33 0  1;
    PIN_LIST : SDRAM_A4             IOBANK4 PSEUDO_DIFFN       33 0  2;
    PIN_LIST : SDRAM_A5             IOBANK4 PSEUDO_DIFFP       33 0  3;
    PIN_LIST : PIN_72               IOBANK4 PSEUDO_DIFFN       34 0  0;
    PIN_LIST : SDRAM_DQM2           IOBANK4 PSEUDO_DIFFP       34 0  1;
    PIN_LIST : PIN_75               IOBANK4 PSEUDO_DIFFN       34 0  2;
    PIN_LIST : PIN_74               IOBANK4 PSEUDO_DIFFP       34 0  3;
    PIN_LIST : PIN_77               IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_76               IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : NC_PIN_115_VREFB4N1  IOBANK4 SINGLE             37 0  0;
    PIN_LIST : SDRAM_DQ22           IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : SDRAM_DQ23           IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_79               IOBANK4 PSEUDO_DIFFN       39 0  2;
    PIN_LIST : PIN_78               IOBANK4 PSEUDO_DIFFP       39 0  3;
    PIN_LIST : PIN_80               IOBANK4 OCT_RUP            40 0  0;
    PIN_LIST : PIN_81               IOBANK4 OCT_RDN            40 0  1;
    PIN_LIST : SDRAM_DQ20           IOBANK4 PSEUDO_DIFFN       40 0  2;
    PIN_LIST : SDRAM_DQ21           IOBANK4 PSEUDO_DIFFP       40 0  3;
    PIN_LIST : SDRAM_DQ18           IOBANK4 PSEUDO_DIFFN       42 0  2;
    PIN_LIST : SDRAM_DQ19           IOBANK4 PSEUDO_DIFFP       42 0  3;
    PIN_LIST : PIN_83               IOBANK4 SINGLE             43 0  0;
    PIN_LIST : NC_PIN_127           IOBANK4 SINGLE             43 0  1;
    PIN_LIST : PIN_86               IOBANK4 PSEUDO_DIFFN       43 0  2;
    PIN_LIST : PIN_85               IOBANK4 PSEUDO_DIFFP       43 0  3;
    PIN_LIST : NC_PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       44 0  0;
    PIN_LIST : NC_PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       44 0  1;
    PIN_LIST : PIN_88               IOBANK4 PSEUDO_DIFFN       45 0  2;
    PIN_LIST : PIN_87               IOBANK4 PSEUDO_DIFFP       45 0  3;
    PIN_LIST : PIN_89               IOBANK5 DIFFN              49 3  3;
    PIN_LIST : PIN_90               IOBANK5 DIFFP              49 3  2;
    PIN_LIST : PIN_91               IOBANK5 DIFFN              49 3  1;
    PIN_LIST : PIN_92               IOBANK5 DIFFP              49 3  0;
    PIN_LIST : PIN_93               IOBANK5 OCT_RUP            49 4  5;
    PIN_LIST : PIN_94               IOBANK5 OCT_RDN            49 4  4;
    PIN_LIST : PIN_95               IOBANK5 DIFFN              49 4  2;
    PIN_LIST : PIN_96               IOBANK5 DIFFP              49 4  1;
    PIN_LIST : NC_PIN_140N          IOBANK5 DIFFN              49 5  3;
    PIN_LIST : NC_PIN_141P          IOBANK5 DIFFP              49 5  2;
    PIN_LIST : PIN_98               IOBANK5 DIFFN              49 5  1;
    PIN_LIST : PIN_100              IOBANK5 DIFFP              49 5  0;
    PIN_LIST : PIN_101              IOBANK5 SINGLE             49 6  0;
    PIN_LIST : PIN_102              IOBANK5 DIFFN              49 7  3;
    PIN_LIST : PIN_103              IOBANK5 DIFFP              49 7  2;
    PIN_LIST : PIN_104              IOBANK5 DIFFN              49 9  3;
    PIN_LIST : NC_PIN_148P          IOBANK5 DIFFP              49 9  2;
    PIN_LIST : NC_PIN_149_VREFB5N0  IOBANK5 SINGLE             49 10 0;
    PIN_LIST : NC_PIN_150N          IOBANK5 DIFFN              49 11 3;
    PIN_LIST : NC_PIN_151P          IOBANK5 DIFFP              49 11 2;
    PIN_LIST : PIN_106              IOBANK5 DIFFN              49 13 3;
    PIN_LIST : PIN_107              IOBANK5 DIFFP              49 13 2;
    PIN_LIST : PIN_108              IOBANK5 DIFFN              49 13 1;
    PIN_LIST : PIN_109              IOBANK5 DIFFP              49 13 0;
    PIN_LIST : SDRAM_DQ16           IOBANK5 DIFFN              49 14 5;
    PIN_LIST : SDRAM_DQ17           IOBANK5 DIFFP              49 14 4;
    PIN_LIST : PIN_110              IOBANK5 DIFFN              49 14 3;
    PIN_LIST : NC_PIN_159P          IOBANK5 DIFFP              49 14 2;
    PIN_LIST : PIN_111              IOBANK5 DIFFN_IN           49 15 3;
    PIN_LIST : PIN_112              IOBANK5 DIFFP_IN           49 15 2;
    PIN_LIST : PIN_114              IOBANK6 DIFFN_IN           49 15 1;
    PIN_LIST : PIN_115              IOBANK6 DIFFP_IN           49 15 0;
    PIN_LIST : CONF_DONE            IOBANK6 DEDICATE_OPENDRAIN 49 16 3;
    PIN_LIST : MSEL0                VCCINT  DEDICATE_IN        49 16 2;
    PIN_LIST : MSEL1                VCCINT  DEDICATE_IN        49 16 1;
    PIN_LIST : MSEL2                VCCINT  DEDICATE_IN        49 16 0;
    PIN_LIST : NC_PIN_164N          IOBANK6 DIFFN              49 17 5;
    PIN_LIST : NC_PIN_165P          IOBANK6 DIFFP              49 17 4;
    PIN_LIST : NC_PIN_166N_INITDONE IOBANK6 DIFFN_D3           49 18 5;
    PIN_LIST : NC_PIN_167P          IOBANK6 DIFFP              49 18 4;
    PIN_LIST : NC_PIN_168A          IOBANK6 DEDICATE_IN        49 18 2;
    PIN_LIST : NC_PIN_169_VREFB6N1  IOBANK6 SINGLE             49 18 0;
    PIN_LIST : NC_PIN_170N          IOBANK6 DIFFN              49 19 3;
    PIN_LIST : PIN_119              IOBANK6 DIFFP              49 19 2;
    PIN_LIST : PIN_120              IOBANK6 DIFFN_D3           49 19 1;
    PIN_LIST : PIN_122              IOBANK6 DIFFP              49 19 0;
    PIN_LIST : NC_PIN_174A          IOBANK6 DEDICATE_IN        49 20 5;
    PIN_LIST : NC_PIN_175A          IOBANK6 DEDICATE_IN        49 20 4;
    PIN_LIST : PIN_124              IOBANK6 DIFFN              49 20 2;
    PIN_LIST : NC_PIN_177P          IOBANK6 DIFFP              49 20 1;
    PIN_LIST : NC_PIN_178_VREFB6N0  IOBANK6 SINGLE             49 23 5;
    PIN_LIST : NC_PIN_179A          IOBANK6 DEDICATE_IN        49 23 2;
    PIN_LIST : PIN_125              IOBANK6 DIFFN              49 24 5;
    PIN_LIST : PIN_126              IOBANK6 DIFFP              49 24 4;
    PIN_LIST : NC_PIN_182A          IOBANK6 DEDICATE_IN        49 24 2;
    PIN_LIST : PIN_128              IOBANK6 DIFFN              49 26 5;
    PIN_LIST : PIN_129              IOBANK6 DIFFP              49 26 4;
    PIN_LIST : NC_PIN_185A          IOBANK6 DEDICATE_IN        49 26 1;
    PIN_LIST : NC_PIN_186A          IOBANK6 DEDICATE_IN        49 26 0;
    PIN_LIST : PIN_130              IOBANK6 DIFFN              49 27 2;
    PIN_LIST : NC_PIN_188P          IOBANK6 DIFFP              49 27 1;
    PIN_LIST : NC_PIN_189A          IOBANK6 DEDICATE_IN        49 27 0;
    PIN_LIST : NC_PIN_190A          IOBANK7 DEDICATE_IN        45 29 3;
    PIN_LIST : PIN_134              IOBANK7 PSEUDO_DIFFN       45 29 2;
    PIN_LIST : PIN_135              IOBANK7 PSEUDO_DIFFP       45 29 1;
    PIN_LIST : NC_PIN_193A          IOBANK7 DEDICATE_IN        45 29 0;
    PIN_LIST : SDRAM_DQ31           IOBANK7 PSEUDO_DIFFN       44 29 3;
    PIN_LIST : SDRAM_DQ30           IOBANK7 PSEUDO_DIFFP       44 29 2;
    PIN_LIST : NC_PIN_196_VREFB7N0  IOBANK7 SINGLE             44 29 1;
    PIN_LIST : PIN_136              IOBANK7 PSEUDO_DIFFN       43 29 1;
    PIN_LIST : PIN_137              IOBANK7 PSEUDO_DIFFP       43 29 0;
    PIN_LIST : NC_PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       42 29 3;
    PIN_LIST : NC_PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       42 29 2;
    PIN_LIST : PIN_139              IOBANK7 PSEUDO_DIFFN       42 29 1;
    PIN_LIST : PIN_140              IOBANK7 PSEUDO_DIFFP       42 29 0;
    PIN_LIST : NC_PIN_201_RUP4      IOBANK7 OCT_RUP            39 29 3;
    PIN_LIST : NC_PIN_202_RDN4      IOBANK7 OCT_RDN            39 29 2;
    PIN_LIST : SDRAM_DQ29           IOBANK7 PSEUDO_DIFFN       39 29 1;
    PIN_LIST : SDRAM_DQ28           IOBANK7 PSEUDO_DIFFP       39 29 0;
    PIN_LIST : SDRAM_DQ27           IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : SDRAM_DQ26           IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : SDRAM_DQ25           IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : SDRAM_DQ24           IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : SDRAM_DQM3           IOBANK7 PSEUDO_DIFFN       37 29 1;
    PIN_LIST : SDRAM_A3             IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : NC_PIN_211_VREFB7N1  IOBANK7 SINGLE             35 29 3;
    PIN_LIST : PIN_142              IOBANK7 PSEUDO_DIFFN       34 29 3;
    PIN_LIST : PIN_143              IOBANK7 PSEUDO_DIFFP       34 29 2;
    PIN_LIST : PIN_144              IOBANK7 PSEUDO_DIFFN       34 29 1;
    PIN_LIST : PIN_146              IOBANK7 PSEUDO_DIFFP       34 29 0;
    PIN_LIST : SDRAM_A2             IOBANK7 PSEUDO_DIFFN       33 29 3;
    PIN_LIST : SDRAM_A1             IOBANK7 PSEUDO_DIFFP       33 29 2;
    PIN_LIST : PIN_148              IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : NC_PIN_219P          IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : SDRAM_A0             IOBANK7 PSEUDO_DIFFN       32 29 3;
    PIN_LIST : SDRAM_A10            IOBANK7 PSEUDO_DIFFP       32 29 2;
    PIN_LIST : SDRAM_BA0            IOBANK7 PSEUDO_DIFFN       30 29 3;
    PIN_LIST : SDRAM_BA1            IOBANK7 PSEUDO_DIFFP       30 29 2;
    PIN_LIST : PIN_151              IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : PIN_152              IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : NC_PIN_226N_CLK8     IOBANK7 DIFFN_IN           29 29 3;
    PIN_LIST : NC_PIN_227P_CLK9     IOBANK7 DIFFP_IN           29 29 2;
    PIN_LIST : NC_PIN_228N_CLK10    IOBANK8 DIFFN_IN           29 29 1;
    PIN_LIST : NC_PIN_229P_CLK11    IOBANK8 DIFFP_IN           29 29 0;
    PIN_LIST : SDRAM_CLK            IOBANK8 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : NC_PIN_231P          IOBANK8 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : PIN_153              IOBANK8 PSEUDO_DIFFN       27 29 2;
    PIN_LIST : PIN_154              IOBANK8 PSEUDO_DIFFP       27 29 1;
    PIN_LIST : SDRAM_DQM1           IOBANK8 PSEUDO_DIFFN       26 29 3;
    PIN_LIST : NC_PIN_235P          IOBANK8 PSEUDO_DIFFP       26 29 2;
    PIN_LIST : PIN_156              IOBANK8 PSEUDO_DIFFN       26 29 1;
    PIN_LIST : NC_PIN_237P          IOBANK8 PSEUDO_DIFFP       26 29 0;
    PIN_LIST : PIN_157              IOBANK8 PSEUDO_DIFFN       25 29 3;
    PIN_LIST : PIN_158              IOBANK8 PSEUDO_DIFFP       25 29 2;
    PIN_LIST : SDRAM_DQ8            IOBANK8 PSEUDO_DIFFN       25 29 1;
    PIN_LIST : SDRAM_DQ9            IOBANK8 PSEUDO_DIFFP       25 29 0;
    PIN_LIST : NC_PIN_242_VREFB8N0  IOBANK8 SINGLE             24 29 3;
    PIN_LIST : PIN_159              IOBANK8 PSEUDO_DIFFN       24 29 2;
    PIN_LIST : PIN_160              IOBANK8 PSEUDO_DIFFP       24 29 1;
    PIN_LIST : SDRAM_DQ10           IOBANK8 PSEUDO_DIFFN       22 29 3;
    PIN_LIST : SDRAM_DQ11           IOBANK8 PSEUDO_DIFFP       22 29 2;
    PIN_LIST : SDRAM_DQ12           IOBANK8 PSEUDO_DIFFN       22 29 1;
    PIN_LIST : SDRAM_DQ13           IOBANK8 PSEUDO_DIFFP       22 29 0;
    PIN_LIST : PIN_162              IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : PIN_163              IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_165              IOBANK8 PSEUDO_DIFFN       21 29 1;
    PIN_LIST : PIN_166              IOBANK8 PSEUDO_DIFFP       21 29 0;
    PIN_LIST : SDRAM_DQ14           IOBANK8 PSEUDO_DIFFN       20 29 3;
    PIN_LIST : SDRAM_DQ15           IOBANK8 PSEUDO_DIFFP       20 29 2;
    PIN_LIST : PIN_168              IOBANK8 PSEUDO_DIFFN       20 29 1;
    PIN_LIST : PIN_170              IOBANK8 PSEUDO_DIFFP       20 29 0;
    PIN_LIST : NC_PIN_257_VREFB8N1  IOBANK8 SINGLE             19 29 2;
    PIN_LIST : PIN_171              IOBANK8 PSEUDO_DIFFN       19 29 1;
    PIN_LIST : PIN_172              IOBANK8 PSEUDO_DIFFP       19 29 0;
    PIN_LIST : PIN_173              IOBANK8 PSEUDO_DIFFN       17 29 3;
    PIN_LIST : PIN_175              IOBANK8 PSEUDO_DIFFP       17 29 2;
    PIN_LIST : NC_PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : NC_PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_176              IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_1                IOBANK8 PSEUDO_DIFFP       16 29 0;

  END_IO
END_CHIP

CHIP AG16KSDE176G
  MASTER     : AG15K;
  IsHidden   : NO;
  StartPin   : PIN_4;
  FirstPin   : nCONFIG;
  DevOePin   : PIN_110;
  DevClrnPin : PIN_111;

  AREA_RESERVE
    PLL : PLL_RESERVE_PLL3 X0_Y28;
    PLL : PLL_RESERVE_PLL4 X41_Y1;
  END_AREA_RESERVE

  IO GCLK_ION
    DIRECTION  : N;
    DIMENSION  : $GCLK_XN0 $MAX_Y $GCLK_XN0 $MAX_Y;
    GRID_INDEX : GCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    GUSE_COUNT : 0;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOS
    DIRECTION  : S;
    DIMENSION  : $GCLK_XS0 0 $GCLK_XS0 0;
    GRID_INDEX : GCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    GUSE_COUNT : 0;
    PIN_INFO
    END_PIN_INFO
  END_IO

  CCB
    GROUP dedicate
      INPUT   : i_tck    PIN_19;
      INPUT   : i_tms    PIN_21;
      INPUT   : i_tdi    PIN_18;
      OUTPUT  : o_tdo    PIN_22;
      INOUT_E : o_tdo_en PIN_22;
      INPUT   : i_cen    nCE;
    END_GROUP
  END_CCB

  GLOBAL_PINWIRES
    INPUT : NC_PIN_27A  ain0_ADC0;
    INPUT : NC_PIN_30A  ain1_ADC0;
    INPUT : NC_PIN_38A  ain2_ADC0;
    INPUT : NC_PIN_39A  ain3_ADC0;
    INPUT : NC_PIN_42A  ain4_ADC0;
    INPUT : NC_PIN_44A  ain5_ADC0;
    INPUT : NC_PIN_47A  ain6_ADC0;
    INPUT : NC_PIN_52A  ain7_ADC0;
    INPUT : NC_PIN_53A  ain8_ADC0;
    INPUT : NC_PIN_56A  refin0_ADC0;
    INPUT : NC_PIN_168A ain0_ADC1;
    INPUT : NC_PIN_174A ain1_ADC1;
    INPUT : NC_PIN_175A ain2_ADC1;
    INPUT : NC_PIN_179A ain3_ADC1;
    INPUT : NC_PIN_182A ain4_ADC1;
    INPUT : NC_PIN_185A ain5_ADC1;
    INPUT : NC_PIN_186A ain6_ADC1;
    INPUT : NC_PIN_189A ain7_ADC1;
    INPUT : NC_PIN_190A ain8_ADC1;
    INPUT : NC_PIN_193A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO PIN_LIST

    PIN_LIST : nCONFIG              IOBANK1 DEDICATE_IN        0  18 0  W;
    PIN_LIST : PIN_18               IOBANK1 DEDICATE_IN        0  18 1  W;
    PIN_LIST : PIN_19               IOBANK1 DEDICATE_IN        0  18 2  W;
    PIN_LIST : PIN_21               IOBANK1 DEDICATE_IN        0  18 3  W;
    PIN_LIST : PIN_22               IOBANK1 DEDICATE_OUT       0  18 4  W;
    PIN_LIST : nCE                  IOBANK1 DEDICATE_IN        0  18 5  W;
    PIN_LIST : PIN_3                IOBANK1 DIFFN              0  16 0;
    PIN_LIST : PIN_2                IOBANK1 DIFFP              0  16 1;
    PIN_LIST : PIN_6                IOBANK1 DIFFN              0  16 2;
    PIN_LIST : PIN_4                IOBANK1 DIFFP              0  16 3;
    PIN_LIST : NC_PIN_6N            IOBANK1 DIFFN              0  16 4;
    PIN_LIST : NC_PIN_5P            IOBANK1 DIFFP              0  16 5;
    PIN_LIST : PIN_8                IOBANK1 DIFFN_D1           0  15 0;
    PIN_LIST : NC_PIN_7P            IOBANK1 DIFFP              0  15 1;
    PIN_LIST : NC_PIN_9_VREFB1N0    IOBANK1 SINGLE             0  15 2;
    PIN_LIST : PIN_10               IOBANK1 DIFFN              0  15 3;
    PIN_LIST : PIN_9                IOBANK1 DIFFP_D1           0  15 4;
    PIN_LIST : nSTATUS              IOBANK1 DEDICATE_OPENDRAIN 0  15 5;
    PIN_LIST : NC_PIN_13N           IOBANK1 DIFFN              0  14 0;
    PIN_LIST : NC_PIN_12P           IOBANK1 DIFFP              0  14 1;
    PIN_LIST : PIN_12               IOBANK1 DIFFN              0  14 2;
    PIN_LIST : NC_PIN_14P           IOBANK1 DIFFP              0  14 3;
    PIN_LIST : NC_PIN_17N           IOBANK1 DIFFN              0  14 4;
    PIN_LIST : NC_PIN_16P           IOBANK1 DIFFP              0  14 5;
    PIN_LIST : CHIP_SEL0            IOBANK1 DEDICATE_IN        0  13 0;
    PIN_LIST : PIN_14               IOBANK1 DIFFN              0  13 1;
    PIN_LIST : PIN_13               IOBANK1 DIFFP              0  13 2;
    PIN_LIST : NC_PIN_20_VREFB1N1   IOBANK1 SINGLE             0  13 3;
    PIN_LIST : PIN_15               IOBANK1 SINGLE_D2          0  13 4;
    PIN_LIST : PIN_16               IOBANK1 SINGLE_D0          0  13 5;
    PIN_LIST : PIN_23               IOBANK1 DIFFN_IN           0  12 0;
    PIN_LIST : NC_PIN_23P_CLK0      IOBANK1 DIFFP_IN           0  12 1;
    PIN_LIST : PIN_25               IOBANK2 DIFFN_IN           0  12 2;
    PIN_LIST : PIN_24               IOBANK2 DIFFP_IN           0  12 3;
    PIN_LIST : CHIP_SEL1            IOBANK1 DEDICATE_IN        0  11 0;
    PIN_LIST : NC_PIN_27A           IOBANK2 DEDICATE_IN        0  11 1;
    PIN_LIST : NC_PIN_29N           IOBANK2 DIFFN              0  11 2;
    PIN_LIST : NC_PIN_28P           IOBANK2 DIFFP              0  11 3;
    PIN_LIST : NC_PIN_30A           IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : PIN_27               IOBANK2 DIFFN              0  10 0;
    PIN_LIST : PIN_26               IOBANK2 DIFFP              0  10 1;
    PIN_LIST : NC_PIN_34N           IOBANK2 DIFFN              0  10 2;
    PIN_LIST : NC_PIN_33P           IOBANK2 DIFFP              0  10 3;
    PIN_LIST : PIN_29               IOBANK2 SINGLE             0  9  0;
    PIN_LIST : NC_PIN_37N           IOBANK2 DIFFN              0  9  2;
    PIN_LIST : NC_PIN_36P           IOBANK2 DIFFP              0  9  3;
    PIN_LIST : NC_PIN_38A           IOBANK2 DEDICATE_IN        0  9  4;
    PIN_LIST : NC_PIN_39A           IOBANK2 DEDICATE_IN        0  9  5;
    PIN_LIST : PIN_32               IOBANK2 DIFFN              0  8  1;
    PIN_LIST : PIN_31               IOBANK2 DIFFP              0  8  2;
    PIN_LIST : NC_PIN_42A           IOBANK2 DEDICATE_IN        0  7  0;
    PIN_LIST : PIN_33               IOBANK2 SINGLE             0  6  0;
    PIN_LIST : NC_PIN_44A           IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_35               IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_34               IOBANK2 DIFFP              0  5  1;
    PIN_LIST : NC_PIN_47A           IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_36               IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_37               IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_39               IOBANK2 DIFFN              0  4  2;
    PIN_LIST : PIN_38               IOBANK2 DIFFP              0  4  3;
    PIN_LIST : NC_PIN_52A           IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : NC_PIN_53A           IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_42               IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_40               IOBANK2 DIFFP              0  3  3;
    PIN_LIST : NC_PIN_56A           IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_47               IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_46               IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : PIN_49               IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_48               IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_50               IOBANK3 SINGLE             3  0  3;
    PIN_LIST : SDRAM_DQ1            IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : SDRAM_DQ0            IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_53               IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_52               IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : NC_PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : NC_PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : SDRAM_DQ3            IOBANK3 PSEUDO_DIFFN       11 0  0;
    PIN_LIST : SDRAM_DQ2            IOBANK3 PSEUDO_DIFFP       11 0  1;
    PIN_LIST : PIN_56               IOBANK3 PSEUDO_DIFFN       15 0  0;
    PIN_LIST : PIN_55               IOBANK3 PSEUDO_DIFFP       15 0  1;
    PIN_LIST : SDRAM_DQ5            IOBANK3 PSEUDO_DIFFN       15 0  2;
    PIN_LIST : SDRAM_DQ4            IOBANK3 PSEUDO_DIFFP       15 0  3;
    PIN_LIST : PIN_57               IOBANK3 SINGLE             19 0  0;
    PIN_LIST : PIN_59               IOBANK3 PSEUDO_DIFFN       19 0  1;
    PIN_LIST : PIN_58               IOBANK3 PSEUDO_DIFFP       19 0  2;
    PIN_LIST : PIN_61               IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_60               IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : SDRAM_DQ6            IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : NC_PIN_77P           IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : SDRAM_DQM0           IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : SDRAM_DQ7            IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : PIN_63               IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : PIN_62               IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : NC_PIN_84N           IOBANK3 PSEUDO_DIFFN       22 0  0;
    PIN_LIST : NC_PIN_83P           IOBANK3 PSEUDO_DIFFP       22 0  1;
    PIN_LIST : PIN_65               IOBANK3 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_64               IOBANK3 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : NC_PIN_88N           IOBANK3 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : NC_PIN_87P           IOBANK3 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : SDRAM_WE             IOBANK3 PSEUDO_DIFFN       25 0  0;
    PIN_LIST : SDRAM_CKE            IOBANK3 PSEUDO_DIFFP       25 0  1;
    PIN_LIST : PIN_67               IOBANK3 PSEUDO_DIFFN       25 0  2;
    PIN_LIST : SDRAM_CAS            IOBANK3 PSEUDO_DIFFP       25 0  3;
    PIN_LIST : NC_PIN_94N_CLK14     IOBANK3 DIFFN_IN           26 0  0;
    PIN_LIST : NC_PIN_93P_CLK15     IOBANK3 DIFFP_IN           26 0  1;
    PIN_LIST : NC_PIN_96N_CLK12     IOBANK4 DIFFN_IN           26 0  2;
    PIN_LIST : NC_PIN_95P_CLK13     IOBANK4 DIFFP_IN           26 0  3;
    PIN_LIST : SDRAM_CS             IOBANK4 PSEUDO_DIFFN       27 0  0;
    PIN_LIST : SDRAM_RAS            IOBANK4 PSEUDO_DIFFP       27 0  1;
    PIN_LIST : PIN_69               IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_68               IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : SDRAM_A8             IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : SDRAM_A9             IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_70               IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : NC_PIN_103P          IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : SDRAM_A6             IOBANK4 PSEUDO_DIFFN       33 0  0;
    PIN_LIST : SDRAM_A7             IOBANK4 PSEUDO_DIFFP       33 0  1;
    PIN_LIST : SDRAM_A4             IOBANK4 PSEUDO_DIFFN       33 0  2;
    PIN_LIST : SDRAM_A5             IOBANK4 PSEUDO_DIFFP       33 0  3;
    PIN_LIST : PIN_72               IOBANK4 PSEUDO_DIFFN       34 0  0;
    PIN_LIST : SDRAM_DQM2           IOBANK4 PSEUDO_DIFFP       34 0  1;
    PIN_LIST : PIN_74               IOBANK4 PSEUDO_DIFFN       34 0  2;
    PIN_LIST : PIN_73               IOBANK4 PSEUDO_DIFFP       34 0  3;
    PIN_LIST : PIN_76               IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_75               IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_77               IOBANK4 SINGLE             37 0  0;
    PIN_LIST : SDRAM_DQ22           IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : SDRAM_DQ23           IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_79               IOBANK4 PSEUDO_DIFFN       39 0  2;
    PIN_LIST : PIN_78               IOBANK4 PSEUDO_DIFFP       39 0  3;
    PIN_LIST : PIN_80               IOBANK4 OCT_RUP            40 0  0;
    PIN_LIST : PIN_81               IOBANK4 OCT_RDN            40 0  1;
    PIN_LIST : SDRAM_DQ20           IOBANK4 PSEUDO_DIFFN       40 0  2;
    PIN_LIST : SDRAM_DQ21           IOBANK4 PSEUDO_DIFFP       40 0  3;
    PIN_LIST : SDRAM_DQ18           IOBANK4 PSEUDO_DIFFN       42 0  2;
    PIN_LIST : SDRAM_DQ19           IOBANK4 PSEUDO_DIFFP       42 0  3;
    PIN_LIST : PIN_83               IOBANK4 SINGLE             43 0  0;
    PIN_LIST : PIN_84               IOBANK4 SINGLE             43 0  1;
    PIN_LIST : PIN_86               IOBANK4 PSEUDO_DIFFN       43 0  2;
    PIN_LIST : PIN_85               IOBANK4 PSEUDO_DIFFP       43 0  3;
    PIN_LIST : NC_PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       44 0  0;
    PIN_LIST : NC_PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       44 0  1;
    PIN_LIST : PIN_88               IOBANK4 PSEUDO_DIFFN       45 0  2;
    PIN_LIST : PIN_87               IOBANK4 PSEUDO_DIFFP       45 0  3;
    PIN_LIST : PIN_89               IOBANK5 DIFFN              49 3  3;
    PIN_LIST : PIN_90               IOBANK5 DIFFP              49 3  2;
    PIN_LIST : PIN_91               IOBANK5 DIFFN              49 3  1;
    PIN_LIST : PIN_92               IOBANK5 DIFFP              49 3  0;
    PIN_LIST : PIN_93               IOBANK5 OCT_RUP            49 4  5;
    PIN_LIST : PIN_94               IOBANK5 OCT_RDN            49 4  4;
    PIN_LIST : PIN_95               IOBANK5 DIFFN              49 4  2;
    PIN_LIST : PIN_96               IOBANK5 DIFFP              49 4  1;
    PIN_LIST : NC_PIN_140N          IOBANK5 DIFFN              49 5  3;
    PIN_LIST : NC_PIN_141P          IOBANK5 DIFFP              49 5  2;
    PIN_LIST : PIN_98               IOBANK5 DIFFN              49 5  1;
    PIN_LIST : PIN_99               IOBANK5 DIFFP              49 5  0;
    PIN_LIST : PIN_100              IOBANK5 SINGLE             49 6  0;
    PIN_LIST : PIN_101              IOBANK5 DIFFN              49 7  3;
    PIN_LIST : PIN_102              IOBANK5 DIFFP              49 7  2;
    PIN_LIST : PIN_103              IOBANK5 DIFFN              49 9  3;
    PIN_LIST : PIN_104              IOBANK5 DIFFP              49 9  2;
    PIN_LIST : NC_PIN_149_VREFB5N0  IOBANK5 SINGLE             49 10 0;
    PIN_LIST : PIN_106              IOBANK5 DIFFN              49 11 3;
    PIN_LIST : PIN_107              IOBANK5 DIFFP              49 11 2;
    PIN_LIST : PIN_108              IOBANK5 DIFFN              49 13 3;
    PIN_LIST : PIN_109              IOBANK5 DIFFP              49 13 2;
    PIN_LIST : PIN_110              IOBANK5 DIFFN              49 13 1;
    PIN_LIST : PIN_111              IOBANK5 DIFFP              49 13 0;
    PIN_LIST : SDRAM_DQ16           IOBANK5 DIFFN              49 14 5;
    PIN_LIST : SDRAM_DQ17           IOBANK5 DIFFP              49 14 4;
    PIN_LIST : PIN_112              IOBANK5 DIFFN              49 14 3;
    PIN_LIST : PIN_113              IOBANK5 DIFFP              49 14 2;
    PIN_LIST : NC_PIN_160N_CLK7     IOBANK5 DIFFN_IN           49 15 3;
    PIN_LIST : NC_PIN_161P_CLK6     IOBANK5 DIFFP_IN           49 15 2;
    PIN_LIST : PIN_114              IOBANK6 DIFFN_IN           49 15 1;
    PIN_LIST : PIN_115              IOBANK6 DIFFP_IN           49 15 0;
    PIN_LIST : CONF_DONE            IOBANK6 DEDICATE_OPENDRAIN 49 16 3;
    PIN_LIST : MSEL0                VCCINT  DEDICATE_IN        49 16 2;
    PIN_LIST : MSEL1                VCCINT  DEDICATE_IN        49 16 1;
    PIN_LIST : MSEL2                VCCINT  DEDICATE_IN        49 16 0;
    PIN_LIST : NC_PIN_164N          IOBANK6 DIFFN              49 17 5;
    PIN_LIST : NC_PIN_165P          IOBANK6 DIFFP              49 17 4;
    PIN_LIST : NC_PIN_166N_INITDONE IOBANK6 DIFFN_D3           49 18 5;
    PIN_LIST : NC_PIN_167P          IOBANK6 DIFFP              49 18 4;
    PIN_LIST : NC_PIN_168A          IOBANK6 DEDICATE_IN        49 18 2;
    PIN_LIST : NC_PIN_169_VREFB6N1  IOBANK6 SINGLE             49 18 0;
    PIN_LIST : NC_PIN_170N          IOBANK6 DIFFN              49 19 3;
    PIN_LIST : PIN_119              IOBANK6 DIFFP              49 19 2;
    PIN_LIST : PIN_120              IOBANK6 DIFFN_D3           49 19 1;
    PIN_LIST : PIN_122              IOBANK6 DIFFP              49 19 0;
    PIN_LIST : NC_PIN_174A          IOBANK6 DEDICATE_IN        49 20 5;
    PIN_LIST : NC_PIN_175A          IOBANK6 DEDICATE_IN        49 20 4;
    PIN_LIST : PIN_123              IOBANK6 DIFFN              49 20 2;
    PIN_LIST : PIN_124              IOBANK6 DIFFP              49 20 1;
    PIN_LIST : NC_PIN_178_VREFB6N0  IOBANK6 SINGLE             49 23 5;
    PIN_LIST : NC_PIN_179A          IOBANK6 DEDICATE_IN        49 23 2;
    PIN_LIST : PIN_125              IOBANK6 DIFFN              49 24 5;
    PIN_LIST : PIN_126              IOBANK6 DIFFP              49 24 4;
    PIN_LIST : NC_PIN_182A          IOBANK6 DEDICATE_IN        49 24 2;
    PIN_LIST : PIN_128              IOBANK6 DIFFN              49 26 5;
    PIN_LIST : PIN_129              IOBANK6 DIFFP              49 26 4;
    PIN_LIST : NC_PIN_185A          IOBANK6 DEDICATE_IN        49 26 1;
    PIN_LIST : NC_PIN_186A          IOBANK6 DEDICATE_IN        49 26 0;
    PIN_LIST : PIN_130              IOBANK6 DIFFN              49 27 2;
    PIN_LIST : NC_PIN_188P          IOBANK6 DIFFP              49 27 1;
    PIN_LIST : NC_PIN_189A          IOBANK6 DEDICATE_IN        49 27 0;
    PIN_LIST : NC_PIN_190A          IOBANK7 DEDICATE_IN        45 29 3;
    PIN_LIST : PIN_134              IOBANK7 PSEUDO_DIFFN       45 29 2;
    PIN_LIST : PIN_135              IOBANK7 PSEUDO_DIFFP       45 29 1;
    PIN_LIST : NC_PIN_193A          IOBANK7 DEDICATE_IN        45 29 0;
    PIN_LIST : SDRAM_DQ31           IOBANK7 PSEUDO_DIFFN       44 29 3;
    PIN_LIST : SDRAM_DQ30           IOBANK7 PSEUDO_DIFFP       44 29 2;
    PIN_LIST : PIN_136              IOBANK7 SINGLE             44 29 1;
    PIN_LIST : PIN_137              IOBANK7 PSEUDO_DIFFN       43 29 1;
    PIN_LIST : PIN_138              IOBANK7 PSEUDO_DIFFP       43 29 0;
    PIN_LIST : NC_PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       42 29 3;
    PIN_LIST : NC_PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       42 29 2;
    PIN_LIST : PIN_139              IOBANK7 PSEUDO_DIFFN       42 29 1;
    PIN_LIST : PIN_140              IOBANK7 PSEUDO_DIFFP       42 29 0;
    PIN_LIST : NC_PIN_201_RUP4      IOBANK7 OCT_RUP            39 29 3;
    PIN_LIST : NC_PIN_202_RDN4      IOBANK7 OCT_RDN            39 29 2;
    PIN_LIST : SDRAM_DQ29           IOBANK7 PSEUDO_DIFFN       39 29 1;
    PIN_LIST : SDRAM_DQ28           IOBANK7 PSEUDO_DIFFP       39 29 0;
    PIN_LIST : SDRAM_DQ27           IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : SDRAM_DQ26           IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : SDRAM_DQ25           IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : SDRAM_DQ24           IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : SDRAM_DQM3           IOBANK7 PSEUDO_DIFFN       37 29 1;
    PIN_LIST : SDRAM_A3             IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : PIN_142              IOBANK7 SINGLE             35 29 3;
    PIN_LIST : PIN_143              IOBANK7 PSEUDO_DIFFN       34 29 3;
    PIN_LIST : PIN_144              IOBANK7 PSEUDO_DIFFP       34 29 2;
    PIN_LIST : PIN_145              IOBANK7 PSEUDO_DIFFN       34 29 1;
    PIN_LIST : PIN_146              IOBANK7 PSEUDO_DIFFP       34 29 0;
    PIN_LIST : SDRAM_A2             IOBANK7 PSEUDO_DIFFN       33 29 3;
    PIN_LIST : SDRAM_A1             IOBANK7 PSEUDO_DIFFP       33 29 2;
    PIN_LIST : PIN_148              IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : PIN_149              IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : SDRAM_A0             IOBANK7 PSEUDO_DIFFN       32 29 3;
    PIN_LIST : SDRAM_A10            IOBANK7 PSEUDO_DIFFP       32 29 2;
    PIN_LIST : SDRAM_BA0            IOBANK7 PSEUDO_DIFFN       30 29 3;
    PIN_LIST : SDRAM_BA1            IOBANK7 PSEUDO_DIFFP       30 29 2;
    PIN_LIST : PIN_151              IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : PIN_152              IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : NC_PIN_226N_CLK8     IOBANK7 DIFFN_IN           29 29 3;
    PIN_LIST : NC_PIN_227P_CLK9     IOBANK7 DIFFP_IN           29 29 2;
    PIN_LIST : NC_PIN_228N_CLK10    IOBANK8 DIFFN_IN           29 29 1;
    PIN_LIST : NC_PIN_229P_CLK11    IOBANK8 DIFFP_IN           29 29 0;
    PIN_LIST : SDRAM_CLK            IOBANK8 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : NC_PIN_231P          IOBANK8 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : PIN_153              IOBANK8 PSEUDO_DIFFN       27 29 2;
    PIN_LIST : PIN_154              IOBANK8 PSEUDO_DIFFP       27 29 1;
    PIN_LIST : SDRAM_DQM1           IOBANK8 PSEUDO_DIFFN       26 29 3;
    PIN_LIST : PIN_155              IOBANK8 PSEUDO_DIFFP       26 29 2;
    PIN_LIST : PIN_156              IOBANK8 PSEUDO_DIFFN       26 29 1;
    PIN_LIST : NC_PIN_237P          IOBANK8 PSEUDO_DIFFP       26 29 0;
    PIN_LIST : PIN_157              IOBANK8 PSEUDO_DIFFN       25 29 3;
    PIN_LIST : PIN_158              IOBANK8 PSEUDO_DIFFP       25 29 2;
    PIN_LIST : SDRAM_DQ8            IOBANK8 PSEUDO_DIFFN       25 29 1;
    PIN_LIST : SDRAM_DQ9            IOBANK8 PSEUDO_DIFFP       25 29 0;
    PIN_LIST : NC_PIN_242_VREFB8N0  IOBANK8 SINGLE             24 29 3;
    PIN_LIST : PIN_159              IOBANK8 PSEUDO_DIFFN       24 29 2;
    PIN_LIST : PIN_160              IOBANK8 PSEUDO_DIFFP       24 29 1;
    PIN_LIST : SDRAM_DQ10           IOBANK8 PSEUDO_DIFFN       22 29 3;
    PIN_LIST : SDRAM_DQ11           IOBANK8 PSEUDO_DIFFP       22 29 2;
    PIN_LIST : SDRAM_DQ12           IOBANK8 PSEUDO_DIFFN       22 29 1;
    PIN_LIST : SDRAM_DQ13           IOBANK8 PSEUDO_DIFFP       22 29 0;
    PIN_LIST : PIN_162              IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : PIN_163              IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_165              IOBANK8 PSEUDO_DIFFN       21 29 1;
    PIN_LIST : PIN_166              IOBANK8 PSEUDO_DIFFP       21 29 0;
    PIN_LIST : SDRAM_DQ14           IOBANK8 PSEUDO_DIFFN       20 29 3;
    PIN_LIST : SDRAM_DQ15           IOBANK8 PSEUDO_DIFFP       20 29 2;
    PIN_LIST : PIN_168              IOBANK8 PSEUDO_DIFFN       20 29 1;
    PIN_LIST : PIN_170              IOBANK8 PSEUDO_DIFFP       20 29 0;
    PIN_LIST : PIN_171              IOBANK8 SINGLE             19 29 2;
    PIN_LIST : PIN_172              IOBANK8 PSEUDO_DIFFN       19 29 1;
    PIN_LIST : PIN_173              IOBANK8 PSEUDO_DIFFP       19 29 0;
    PIN_LIST : PIN_174              IOBANK8 PSEUDO_DIFFN       17 29 3;
    PIN_LIST : PIN_175              IOBANK8 PSEUDO_DIFFP       17 29 2;
    PIN_LIST : NC_PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : NC_PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_176              IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_1                IOBANK8 PSEUDO_DIFFP       16 29 0;

  END_IO
END_CHIP

CHIP AG16KSDF256
  MASTER     : AG15K;
  IsHidden   : NO;
  StartPin     : NC_PIN_3P;
  FirstPin     : nCONFIG;
  DevOePin     : PIN_J14;
  DevClrnPin   : PIN_J12;

  CCB
    GROUP dedicate
      INPUT   : i_tck    PIN_H3;
      INPUT   : i_tms    PIN_J5;
      INPUT   : i_tdi    PIN_H4;
      OUTPUT  : o_tdo    PIN_J4;
      INOUT_E : o_tdo_en PIN_J4;
      INPUT   : i_cen    nCE;
    END_GROUP
  END_CCB

  GLOBAL_PINWIRES
    INPUT : NC_PIN_27A  ain0_ADC0;
    INPUT : NC_PIN_30A  ain1_ADC0;
    INPUT : NC_PIN_38A  ain2_ADC0;
    INPUT : NC_PIN_39A  ain3_ADC0;
    INPUT : NC_PIN_42A  ain4_ADC0;
    INPUT : NC_PIN_44A  ain5_ADC0;
    INPUT : NC_PIN_47A  ain6_ADC0;
    INPUT : NC_PIN_52A  ain7_ADC0;
    INPUT : NC_PIN_53A  ain8_ADC0;
    INPUT : NC_PIN_56A  refin0_ADC0;
    INPUT : NC_PIN_168A ain0_ADC1;
    INPUT : NC_PIN_174A ain1_ADC1;
    INPUT : NC_PIN_175A ain2_ADC1;
    INPUT : NC_PIN_179A ain3_ADC1;
    INPUT : NC_PIN_182A ain4_ADC1;
    INPUT : NC_PIN_185A ain5_ADC1;
    INPUT : PIN_C16     ain6_ADC1;
    INPUT : PIN_C15     ain7_ADC1;
    INPUT : PIN_C14     ain8_ADC1;
    INPUT : NC_PIN_193A refin0_ADC1;
  END_GLOBAL_PINWIRES

  IO PIN_LIST
    PIN_LIST : nCONFIG           IOBANK1 DEDICATE_IN        0  18 0  W;
    PIN_LIST : PIN_H4            IOBANK1 DEDICATE_IN        0  18 1  W;
    PIN_LIST : PIN_H3            IOBANK1 DEDICATE_IN        0  18 2  W;
    PIN_LIST : PIN_J5            IOBANK1 DEDICATE_IN        0  18 3  W;
    PIN_LIST : PIN_J4            IOBANK1 DEDICATE_OUT       0  18 4  W;
    PIN_LIST : nCE               IOBANK1 DEDICATE_IN        0  18 5  W;
    PIN_LIST : NC_PIN_2N         IOBANK1 DIFFN              0  16 0;
    PIN_LIST : NC_PIN_1P         IOBANK1 DIFFP              0  16 1;
    PIN_LIST : PIN_B1            IOBANK1 DIFFN              0  16 2;
    PIN_LIST : NC_PIN_3P         IOBANK1 DIFFP              0  16 3;
    PIN_LIST : NC_PIN_6N         IOBANK1 DIFFN              0  16 4;
    PIN_LIST : NC_PIN_5P         IOBANK1 DIFFP              0  16 5;
    PIN_LIST : PIN_C1            IOBANK1 DIFFN_D1           0  15 0;
    PIN_LIST : PIN_C2            IOBANK1 DIFFP              0  15 1;
    PIN_LIST : PIN_F3            IOBANK1 SINGLE             0  15 2;
    PIN_LIST : PIN_D1            IOBANK1 DIFFN              0  15 3;
    PIN_LIST : PIN_D2            IOBANK1 DIFFP_D1           0  15 4;
    PIN_LIST : nSTATUS           IOBANK1 DEDICATE_OPENDRAIN 0  15 5;
    PIN_LIST : NC_PIN_13N        IOBANK1 DIFFN              0  14 0;
    PIN_LIST : NC_PIN_12P        IOBANK1 DIFFP              0  14 1;
    PIN_LIST : PIN_G5            IOBANK1 DIFFN              0  14 2;
    PIN_LIST : NC_PIN_14P        IOBANK1 DIFFP              0  14 3;
    PIN_LIST : PIN_F1            IOBANK1 DIFFN              0  14 4;
    PIN_LIST : PIN_F2            IOBANK1 DIFFP              0  14 5;
    PIN_LIST : CHIP_SEL0         IOBANK1 DEDICATE_IN        0  13 0;
    PIN_LIST : NC_PIN_19N        IOBANK1 DIFFN              0  13 1;
    PIN_LIST : PIN_G2            IOBANK1 DIFFP              0  13 2;
    PIN_LIST : PIN_G1            IOBANK1 SINGLE             0  13 3;
    PIN_LIST : PIN_H1            IOBANK1 SINGLE_D2          0  13 4;
    PIN_LIST : PIN_H2            IOBANK1 SINGLE_D0          0  13 5;
    PIN_LIST : PIN_E1            IOBANK1 DIFFN_IN           0  12 0;
    PIN_LIST : PIN_J3            IOBANK1 DIFFP_IN           0  12 1;
    PIN_LIST : NC_PIN_26N_CLK3   IOBANK2 DIFFN_IN           0  12 2;
    PIN_LIST : PIN_M2            IOBANK2 DIFFP_IN           0  12 3;
    PIN_LIST : CHIP_SEL1         IOBANK1 DEDICATE_IN        0  11 0;
    PIN_LIST : NC_PIN_27A        IOBANK2 DEDICATE_IN        0  11 1;
    PIN_LIST : NC_PIN_29N        IOBANK2 DIFFN              0  11 2;
    PIN_LIST : PIN_M1            IOBANK2 DIFFP              0  11 3;
    PIN_LIST : NC_PIN_30A        IOBANK2 DEDICATE_IN        0  11 5;
    PIN_LIST : PIN_J1            IOBANK2 DIFFN              0  10 0;
    PIN_LIST : PIN_J2            IOBANK2 DIFFP              0  10 1;
    PIN_LIST : PIN_L6            IOBANK2 DIFFN              0  10 2;
    PIN_LIST : PIN_K6            IOBANK2 DIFFP              0  10 3;
    PIN_LIST : PIN_L3            IOBANK2 SINGLE             0  9  0;
    PIN_LIST : PIN_K1            IOBANK2 DIFFN              0  9  2;
    PIN_LIST : NC_PIN_36P        IOBANK2 DIFFP              0  9  3;
    PIN_LIST : NC_PIN_38A        IOBANK2 DEDICATE_IN        0  9  4;
    PIN_LIST : NC_PIN_39A        IOBANK2 DEDICATE_IN        0  9  5;
    PIN_LIST : PIN_L1            IOBANK2 DIFFN              0  8  1;
    PIN_LIST : PIN_L2            IOBANK2 DIFFP              0  8  2;
    PIN_LIST : NC_PIN_42A        IOBANK2 DEDICATE_IN        0  7  0;
    PIN_LIST : PIN_K2            IOBANK2 SINGLE             0  6  0;
    PIN_LIST : NC_PIN_44A        IOBANK2 DEDICATE_IN        0  6  3;
    PIN_LIST : PIN_N1            IOBANK2 DIFFN              0  5  0;
    PIN_LIST : PIN_N2            IOBANK2 DIFFP              0  5  1;
    PIN_LIST : NC_PIN_47A        IOBANK2 DEDICATE_IN        0  5  3;
    PIN_LIST : PIN_K5            IOBANK2 OCT_RUP            0  5  5;
    PIN_LIST : PIN_L4            IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_R1            IOBANK2 DIFFN              0  4  2;
    PIN_LIST : NC_PIN_50P        IOBANK2 DIFFP              0  4  3;
    PIN_LIST : NC_PIN_52A        IOBANK2 DEDICATE_IN        0  3  0;
    PIN_LIST : NC_PIN_53A        IOBANK2 DEDICATE_IN        0  3  1;
    PIN_LIST : PIN_P1            IOBANK2 DIFFN              0  3  2;
    PIN_LIST : PIN_P2            IOBANK2 DIFFP              0  3  3;
    PIN_LIST : NC_PIN_56A        IOBANK2 DEDICATE_IN        0  3  4;
    PIN_LIST : PIN_P3            IOBANK3 PSEUDO_DIFFN       2  0  0;
    PIN_LIST : PIN_N3            IOBANK3 PSEUDO_DIFFP       2  0  1;
    PIN_LIST : NC_PIN_60N        IOBANK3 PSEUDO_DIFFN       3  0  0;
    PIN_LIST : PIN_R3            IOBANK3 PSEUDO_DIFFP       3  0  1;
    PIN_LIST : PIN_T3            IOBANK3 SINGLE             3  0  3;
    PIN_LIST : SDRAM_DQ1         IOBANK3 PSEUDO_DIFFN       5  0  2;
    PIN_LIST : SDRAM_DQ0         IOBANK3 PSEUDO_DIFFP       5  0  3;
    PIN_LIST : PIN_T4            IOBANK3 PSEUDO_DIFFN       6  0  0;
    PIN_LIST : PIN_R4            IOBANK3 PSEUDO_DIFFP       6  0  1;
    PIN_LIST : PIN_PLLOUT_FBN0   IOBANK3 PSEUDO_DIFFN       6  0  2;
    PIN_LIST : PIN_PLLOUT_FBP0   IOBANK3 PSEUDO_DIFFP       6  0  3;
    PIN_LIST : SDRAM_DQ3         IOBANK3 PSEUDO_DIFFN       11 0  0;
    PIN_LIST : SDRAM_DQ2         IOBANK3 PSEUDO_DIFFP       11 0  1;
    PIN_LIST : PIN_N6            IOBANK3 PSEUDO_DIFFN       15 0  0;
    PIN_LIST : PIN_M6            IOBANK3 PSEUDO_DIFFP       15 0  1;
    PIN_LIST : SDRAM_DQ5         IOBANK3 PSEUDO_DIFFN       15 0  2;
    PIN_LIST : SDRAM_DQ4         IOBANK3 PSEUDO_DIFFP       15 0  3;
    PIN_LIST : PIN_P6            IOBANK3 SINGLE             19 0  0;
    PIN_LIST : NC_PIN_74N        IOBANK3 PSEUDO_DIFFN       19 0  1;
    PIN_LIST : PIN_M7            IOBANK3 PSEUDO_DIFFP       19 0  2;
    PIN_LIST : PIN_T5            IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_R5            IOBANK3 PSEUDO_DIFFP       20 0  1;
    PIN_LIST : PIN_T6            IOBANK3 PSEUDO_DIFFN       20 0  2;
    PIN_LIST : SDRAM_DQ6         IOBANK3 PSEUDO_DIFFP       20 0  3;
    PIN_LIST : SDRAM_DQM0        IOBANK3 PSEUDO_DIFFN       21 0  0;
    PIN_LIST : SDRAM_DQ7         IOBANK3 PSEUDO_DIFFP       21 0  1;
    PIN_LIST : PIN_R7            IOBANK3 PSEUDO_DIFFN       21 0  2;
    PIN_LIST : PIN_L7            IOBANK3 PSEUDO_DIFFP       21 0  3;
    PIN_LIST : PIN_L8            IOBANK3 PSEUDO_DIFFN       22 0  0;
    PIN_LIST : PIN_T7            IOBANK3 PSEUDO_DIFFP       22 0  1;
    PIN_LIST : PIN_N8            IOBANK3 PSEUDO_DIFFN       24 0  0;
    PIN_LIST : PIN_M8            IOBANK3 PSEUDO_DIFFP       24 0  1;
    PIN_LIST : NC_PIN_88N        IOBANK3 PSEUDO_DIFFN       24 0  2;
    PIN_LIST : NC_PIN_87P        IOBANK3 PSEUDO_DIFFP       24 0  3;
    PIN_LIST : SDRAM_WE          IOBANK3 PSEUDO_DIFFN       25 0  0;
    PIN_LIST : SDRAM_CKE         IOBANK3 PSEUDO_DIFFP       25 0  1;
    PIN_LIST : PIN_P8            IOBANK3 PSEUDO_DIFFN       25 0  2;
    PIN_LIST : SDRAM_CAS         IOBANK3 PSEUDO_DIFFP       25 0  3;
    PIN_LIST : PIN_T8            IOBANK3 DIFFN_IN           26 0  0;
    PIN_LIST : PIN_R8            IOBANK3 DIFFP_IN           26 0  1;
    PIN_LIST : PIN_T9            IOBANK4 DIFFN_IN           26 0  2;
    PIN_LIST : PIN_R9            IOBANK4 DIFFP_IN           26 0  3;
    PIN_LIST : SDRAM_CS          IOBANK4 PSEUDO_DIFFN       27 0  0;
    PIN_LIST : SDRAM_RAS         IOBANK4 PSEUDO_DIFFP       27 0  1;
    PIN_LIST : PIN_L9            IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_K9            IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : SDRAM_A8          IOBANK4 PSEUDO_DIFFN       28 0  2;
    PIN_LIST : SDRAM_A9          IOBANK4 PSEUDO_DIFFP       28 0  3;
    PIN_LIST : PIN_T10           IOBANK4 PSEUDO_DIFFN       32 0  2;
    PIN_LIST : PIN_R10           IOBANK4 PSEUDO_DIFFP       32 0  3;
    PIN_LIST : SDRAM_A6          IOBANK4 PSEUDO_DIFFN       33 0  0;
    PIN_LIST : SDRAM_A7          IOBANK4 PSEUDO_DIFFP       33 0  1;
    PIN_LIST : SDRAM_A4          IOBANK4 PSEUDO_DIFFN       33 0  2;
    PIN_LIST : SDRAM_A5          IOBANK4 PSEUDO_DIFFP       33 0  3;
    PIN_LIST : PIN_R12           IOBANK4 PSEUDO_DIFFN       34 0  0;
    PIN_LIST : SDRAM_DQM2        IOBANK4 PSEUDO_DIFFP       34 0  1;
    PIN_LIST : PIN_K10           IOBANK4 PSEUDO_DIFFN       34 0  2;
    PIN_LIST : PIN_T12           IOBANK4 PSEUDO_DIFFP       34 0  3;
    PIN_LIST : PIN_P9            IOBANK4 PSEUDO_DIFFN       36 0  2;
    PIN_LIST : PIN_L10           IOBANK4 PSEUDO_DIFFP       36 0  3;
    PIN_LIST : PIN_N12           IOBANK4 SINGLE             37 0  0;
    PIN_LIST : SDRAM_DQ22        IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : SDRAM_DQ23        IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_T13           IOBANK4 PSEUDO_DIFFN       39 0  2;
    PIN_LIST : PIN_R13           IOBANK4 PSEUDO_DIFFP       39 0  3;
    PIN_LIST : PIN_M10           IOBANK4 OCT_RUP            40 0  0;
    PIN_LIST : PIN_N11           IOBANK4 OCT_RDN            40 0  1;
    PIN_LIST : SDRAM_DQ20        IOBANK4 PSEUDO_DIFFN       40 0  2;
    PIN_LIST : SDRAM_DQ21        IOBANK4 PSEUDO_DIFFP       40 0  3;
    PIN_LIST : SDRAM_DQ18        IOBANK4 PSEUDO_DIFFN       42 0  2;
    PIN_LIST : SDRAM_DQ19        IOBANK4 PSEUDO_DIFFP       42 0  3;
    PIN_LIST : PIN_P11           IOBANK4 SINGLE             43 0  0;
    PIN_LIST : PIN_T15           IOBANK4 SINGLE             43 0  1;
    PIN_LIST : PIN_R14           IOBANK4 PSEUDO_DIFFN       43 0  2;
    PIN_LIST : PIN_P14           IOBANK4 PSEUDO_DIFFP       43 0  3;
    PIN_LIST : PIN_PLLOUT_FBN3   IOBANK4 PSEUDO_DIFFN       44 0  0;
    PIN_LIST : PIN_PLLOUT_FBP3   IOBANK4 PSEUDO_DIFFP       44 0  1;
    PIN_LIST : SDRAM_DQ16        IOBANK4 PSEUDO_DIFFN       45 0  2;
    PIN_LIST : SDRAM_DQ17        IOBANK4 PSEUDO_DIFFP       45 0  3;
    PIN_LIST : NC_PIN_132N       IOBANK5 DIFFN              49 3  3;
    PIN_LIST : NC_PIN_133P       IOBANK5 DIFFP              49 3  2;
    PIN_LIST : NC_PIN_134N       IOBANK5 DIFFN              49 3  1;
    PIN_LIST : PIN_K12           IOBANK5 DIFFP              49 3  0;
    PIN_LIST : PIN_N14           IOBANK5 OCT_RUP            49 4  5;
    PIN_LIST : PIN_P15           IOBANK5 OCT_RDN            49 4  4;
    PIN_LIST : PIN_P16           IOBANK5 DIFFN              49 4  2;
    PIN_LIST : PIN_R16           IOBANK5 DIFFP              49 4  1;
    PIN_LIST : NC_PIN_140N       IOBANK5 DIFFN              49 5  3;
    PIN_LIST : NC_PIN_141P       IOBANK5 DIFFP              49 5  2;
    PIN_LIST : PIN_N16           IOBANK5 DIFFN              49 5  1;
    PIN_LIST : PIN_N15           IOBANK5 DIFFP              49 5  0;
    PIN_LIST : PIN_L14           IOBANK5 SINGLE             49 6  0;
    PIN_LIST : NC_PIN_145N       IOBANK5 DIFFN              49 7  3;
    PIN_LIST : NC_PIN_146P       IOBANK5 DIFFP              49 7  2;
    PIN_LIST : PIN_L13           IOBANK5 DIFFN              49 9  3;
    PIN_LIST : PIN_L16           IOBANK5 DIFFP              49 9  2;
    PIN_LIST : PIN_L15           IOBANK5 SINGLE             49 10 0;
    PIN_LIST : PIN_K16           IOBANK5 DIFFN              49 11 3;
    PIN_LIST : PIN_K15           IOBANK5 DIFFP              49 11 2;
    PIN_LIST : PIN_J16           IOBANK5 DIFFN              49 13 3;
    PIN_LIST : PIN_J15           IOBANK5 DIFFP              49 13 2;
    PIN_LIST : PIN_J14           IOBANK5 DIFFN              49 13 1;
    PIN_LIST : PIN_J12           IOBANK5 DIFFP              49 13 0;
    PIN_LIST : NC_PIN_156N       IOBANK5 DIFFN              49 14 5;
    PIN_LIST : PIN_J13           IOBANK5 DIFFP              49 14 4;
    PIN_LIST : PIN_M16           IOBANK5 DIFFN              49 14 3;
    PIN_LIST : PIN_M15           IOBANK5 DIFFP              49 14 2;
    PIN_LIST : NC_PIN_160N_CLK7  IOBANK5 DIFFN_IN           49 15 3;
    PIN_LIST : NC_PIN_161P_CLK6  IOBANK5 DIFFP_IN           49 15 2;
    PIN_LIST : PIN_E16           IOBANK6 DIFFN_IN           49 15 1;
    PIN_LIST : PIN_E15           IOBANK6 DIFFP_IN           49 15 0;
    PIN_LIST : CONF_DONE         IOBANK6 DEDICATE_OPENDRAIN 49 16 3;
    PIN_LIST : MSEL0             VCCINT  DEDICATE_IN        49 16 2;
    PIN_LIST : MSEL1             VCCINT  DEDICATE_IN        49 16 1;
    PIN_LIST : MSEL2             VCCINT  DEDICATE_IN        49 16 0;
    PIN_LIST : NC_PIN_164N       IOBANK6 DIFFN              49 17 5;
    PIN_LIST : PIN_G12           IOBANK6 DIFFP              49 17 4;
    PIN_LIST : PIN_G16           IOBANK6 DIFFN_D3           49 18 5;
    PIN_LIST : PIN_G15           IOBANK6 DIFFP              49 18 4;
    PIN_LIST : NC_PIN_168A       IOBANK6 DEDICATE_IN        49 18 2;
    PIN_LIST : PIN_F13           IOBANK6 SINGLE             49 18 0;
    PIN_LIST : NC_PIN_170N       IOBANK6 DIFFN              49 19 3;
    PIN_LIST : NC_PIN_171P       IOBANK6 DIFFP              49 19 2;
    PIN_LIST : PIN_F16           IOBANK6 DIFFN_D3           49 19 1;
    PIN_LIST : PIN_F15           IOBANK6 DIFFP              49 19 0;
    PIN_LIST : NC_PIN_174A       IOBANK6 DEDICATE_IN        49 20 5;
    PIN_LIST : NC_PIN_175A       IOBANK6 DEDICATE_IN        49 20 4;
    PIN_LIST : PIN_B16           IOBANK6 DIFFN              49 20 2;
    PIN_LIST : NC_PIN_177P       IOBANK6 DIFFP              49 20 1;
    PIN_LIST : PIN_F14           IOBANK6 SINGLE             49 23 5;
    PIN_LIST : NC_PIN_179A       IOBANK6 DEDICATE_IN        49 23 2;
    PIN_LIST : PIN_D16           IOBANK6 DIFFN              49 24 5;
    PIN_LIST : PIN_D15           IOBANK6 DIFFP              49 24 4;
    PIN_LIST : NC_PIN_182A       IOBANK6 DEDICATE_IN        49 24 2;
    PIN_LIST : NC_PIN_183N       IOBANK6 DIFFN              49 26 5;
    PIN_LIST : PIN_G11           IOBANK6 DIFFP              49 26 4;
    PIN_LIST : NC_PIN_185A       IOBANK6 DEDICATE_IN        49 26 1;
    PIN_LIST : PIN_C16           IOBANK6 DEDICATE_IN        49 26 0;
    PIN_LIST : SDRAM_DQ31        IOBANK6 DIFFN              49 27 2;
    PIN_LIST : SDRAM_DQ30        IOBANK6 DIFFP              49 27 1;
    PIN_LIST : PIN_C15           IOBANK6 DEDICATE_IN        49 27 0;
    PIN_LIST : PIN_C14           IOBANK7 DEDICATE_IN        45 29 3;
    PIN_LIST : SDRAM_DQ29        IOBANK7 PSEUDO_DIFFN       45 29 2;
    PIN_LIST : PIN_D14           IOBANK7 PSEUDO_DIFFP       45 29 1;
    PIN_LIST : NC_PIN_193A       IOBANK7 DEDICATE_IN        45 29 0;
    PIN_LIST : PIN_D11           IOBANK7 PSEUDO_DIFFN       44 29 3;
    PIN_LIST : PIN_D12           IOBANK7 PSEUDO_DIFFP       44 29 2;
    PIN_LIST : PIN_C11           IOBANK7 SINGLE             44 29 1;
    PIN_LIST : SDRAM_DQ28        IOBANK7 PSEUDO_DIFFN       43 29 1;
    PIN_LIST : PIN_B13           IOBANK7 PSEUDO_DIFFP       43 29 0;
    PIN_LIST : PIN_PLLOUT_FBN1   IOBANK7 PSEUDO_DIFFN       42 29 3;
    PIN_LIST : PIN_PLLOUT_FBP1   IOBANK7 PSEUDO_DIFFP       42 29 2;
    PIN_LIST : PIN_A14           IOBANK7 PSEUDO_DIFFN       42 29 1;
    PIN_LIST : PIN_B14           IOBANK7 PSEUDO_DIFFP       42 29 0;
    PIN_LIST : PIN_E11           IOBANK7 OCT_RUP            39 29 3;
    PIN_LIST : PIN_E10           IOBANK7 OCT_RDN            39 29 2;
    PIN_LIST : SDRAM_DQ27        IOBANK7 PSEUDO_DIFFN       39 29 1;
    PIN_LIST : SDRAM_DQ26        IOBANK7 PSEUDO_DIFFP       39 29 0;
    PIN_LIST : SDRAM_DQ25        IOBANK7 PSEUDO_DIFFN       38 29 3;
    PIN_LIST : SDRAM_DQ24        IOBANK7 PSEUDO_DIFFP       38 29 2;
    PIN_LIST : SDRAM_DQM3        IOBANK7 PSEUDO_DIFFN       37 29 3;
    PIN_LIST : SDRAM_A3          IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : PIN_A11           IOBANK7 PSEUDO_DIFFN       37 29 1;
    PIN_LIST : PIN_B11           IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : PIN_A13           IOBANK7 SINGLE             35 29 3;
    PIN_LIST : PIN_A15           IOBANK7 PSEUDO_DIFFN       34 29 3;
    PIN_LIST : PIN_F9            IOBANK7 PSEUDO_DIFFP       34 29 2;
    PIN_LIST : PIN_A10           IOBANK7 PSEUDO_DIFFN       34 29 1;
    PIN_LIST : PIN_B10           IOBANK7 PSEUDO_DIFFP       34 29 0;
    PIN_LIST : SDRAM_A2          IOBANK7 PSEUDO_DIFFN       33 29 3;
    PIN_LIST : SDRAM_A1          IOBANK7 PSEUDO_DIFFP       33 29 2;
    PIN_LIST : PIN_C9            IOBANK7 PSEUDO_DIFFN       33 29 1;
    PIN_LIST : PIN_D9            IOBANK7 PSEUDO_DIFFP       33 29 0;
    PIN_LIST : SDRAM_A0          IOBANK7 PSEUDO_DIFFN       32 29 3;
    PIN_LIST : SDRAM_A10         IOBANK7 PSEUDO_DIFFP       32 29 2;
    PIN_LIST : SDRAM_BA0         IOBANK7 PSEUDO_DIFFN       30 29 3;
    PIN_LIST : SDRAM_BA1         IOBANK7 PSEUDO_DIFFP       30 29 2;
    PIN_LIST : PIN_E9            IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : PIN_A9            IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : NC_PIN_226N_CLK8  IOBANK7 DIFFN_IN           29 29 3;
    PIN_LIST : PIN_B9            IOBANK7 DIFFP_IN           29 29 2;
    PIN_LIST : PIN_A8            IOBANK8 DIFFN_IN           29 29 1;
    PIN_LIST : NC_PIN_229P_CLK11 IOBANK8 DIFFP_IN           29 29 0;
    PIN_LIST : SDRAM_CLK         IOBANK8 PSEUDO_DIFFN       28 29 3;
    PIN_LIST : PIN_B8            IOBANK8 PSEUDO_DIFFP       28 29 2;
    PIN_LIST : PIN_C8            IOBANK8 PSEUDO_DIFFN       27 29 2;
    PIN_LIST : PIN_D8            IOBANK8 PSEUDO_DIFFP       27 29 1;
    PIN_LIST : SDRAM_DQM1        IOBANK8 PSEUDO_DIFFN       26 29 3;
    PIN_LIST : PIN_F8            IOBANK8 PSEUDO_DIFFP       26 29 2;
    PIN_LIST : PIN_A7            IOBANK8 PSEUDO_DIFFN       26 29 1;
    PIN_LIST : PIN_B7            IOBANK8 PSEUDO_DIFFP       26 29 0;
    PIN_LIST : NC_PIN_238N       IOBANK8 PSEUDO_DIFFN       25 29 3;
    PIN_LIST : NC_PIN_239P       IOBANK8 PSEUDO_DIFFP       25 29 2;
    PIN_LIST : SDRAM_DQ8         IOBANK8 PSEUDO_DIFFN       25 29 1;
    PIN_LIST : SDRAM_DQ9         IOBANK8 PSEUDO_DIFFP       25 29 0;
    PIN_LIST : PIN_C6            IOBANK8 SINGLE             24 29 3;
    PIN_LIST : PIN_A6            IOBANK8 PSEUDO_DIFFN       24 29 2;
    PIN_LIST : PIN_B6            IOBANK8 PSEUDO_DIFFP       24 29 1;
    PIN_LIST : SDRAM_DQ10        IOBANK8 PSEUDO_DIFFN       22 29 3;
    PIN_LIST : SDRAM_DQ11        IOBANK8 PSEUDO_DIFFP       22 29 2;
    PIN_LIST : SDRAM_DQ12        IOBANK8 PSEUDO_DIFFN       22 29 1;
    PIN_LIST : SDRAM_DQ13        IOBANK8 PSEUDO_DIFFP       22 29 0;
    PIN_LIST : PIN_E7            IOBANK8 PSEUDO_DIFFN       21 29 3;
    PIN_LIST : PIN_E6            IOBANK8 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_A5            IOBANK8 PSEUDO_DIFFN       21 29 1;
    PIN_LIST : PIN_B5            IOBANK8 PSEUDO_DIFFP       21 29 0;
    PIN_LIST : SDRAM_DQ14        IOBANK8 PSEUDO_DIFFN       20 29 3;
    PIN_LIST : SDRAM_DQ15        IOBANK8 PSEUDO_DIFFP       20 29 2;
    PIN_LIST : PIN_D6            IOBANK8 PSEUDO_DIFFN       20 29 1;
    PIN_LIST : PIN_A4            IOBANK8 PSEUDO_DIFFP       20 29 0;
    PIN_LIST : PIN_B4            IOBANK8 SINGLE             19 29 2;
    PIN_LIST : PIN_A2            IOBANK8 PSEUDO_DIFFN       19 29 1;
    PIN_LIST : PIN_D5            IOBANK8 PSEUDO_DIFFP       19 29 0;
    PIN_LIST : PIN_A3            IOBANK8 PSEUDO_DIFFN       17 29 3;
    PIN_LIST : PIN_B3            IOBANK8 PSEUDO_DIFFP       17 29 2;
    PIN_LIST : PIN_PLLOUT_FBN2   IOBANK8 PSEUDO_DIFFN       16 29 3;
    PIN_LIST : PIN_PLLOUT_FBP2   IOBANK8 PSEUDO_DIFFP       16 29 2;
    PIN_LIST : PIN_C3            IOBANK8 PSEUDO_DIFFN       16 29 1;
    PIN_LIST : PIN_D3            IOBANK8 PSEUDO_DIFFP       16 29 0;
  END_IO
END_CHIP

CHIP AG15KE
  MASTER   : AG15K, CLEAR_GRIDS;
  IsHidden : YES;

  QuartusDevice: EP4CE15F17C8;
  SIZE         : 43 30;
  DeviceID     : 0x01500100;
  StartPin     : PIN_H1;
  FirstPin     : PIN_B1;
  DevOePin     : PIN_J16;
  DevClrnPin   : PIN_J15;

  CHIP_VAR : CORE_X  40;
  CHIP_VAR : CORE_Y  28;
  CHIP_VAR : ROGIC_X 41;
  CHIP_VAR : MAX_X   42;
  CHIP_VAR : MAX_Y   29;
  CHIP_VAR : BRAM0_X 13;
  CHIP_VAR : MULT0_X 18;
  CHIP_VAR : BRAM1_X 25;
  CHIP_VAR : MULT1_X 34;
  CHIP_VAR : SEAM0_R 12;
  CHIP_VAR : SEAM1_L 13;
  CHIP_VAR : SEAM1_R 20;
  CHIP_VAR : SEAM2_L 21;
  CHIP_VAR : SEAM2_R 29;
  CHIP_VAR : SEAM3_L 30;
  CHIP_VAR : SEAM2_G 57;
  CHIP_VAR : SEAM3_G 85;

  CHIP_VAR : GCLK_YW0   14;
  CHIP_VAR : GCLK_XS0   21;
  CHIP_VAR : GCLK_YE0   15;
  CHIP_VAR : GCLK_XN0   19;
  CHIP_VAR : DPCLK_YW0  10;
  CHIP_VAR : DPCLK_YW1  21;
  CHIP_VAR : DPCLK_XS0  14;
  CHIP_VAR : DPCLK_XS1  16;
  CHIP_VAR : DPCLK_XS2  26;
  CHIP_VAR : DPCLK_XS3  30;
  CHIP_VAR : DPCLK_YE0  13;
  CHIP_VAR : DPCLK_YE1  19;
  CHIP_VAR : DPCLK_XN0  9;
  CHIP_VAR : DPCLK_XN1  14;
  CHIP_VAR : DPCLK_XN2  21;
  CHIP_VAR : DPCLK_XN3  26;
  CHIP_VAR : CDPCLK_YW0 4;
  CHIP_VAR : CDPCLK_YW1 26;
  CHIP_VAR : CDPCLK_XS0 5;
  CHIP_VAR : CDPCLK_XS1 35;
  CHIP_VAR : CDPCLK_YE0 3;
  CHIP_VAR : CDPCLK_YE1 27;
  CHIP_VAR : CDPCLK_XN0 1;
  CHIP_VAR : CDPCLK_XN1 37;

  CHIP_VAR : PLL2_YW    28;

  TrackWidth   : T4X  16;
  TrackWidth   : T24X 1;
  TrackWidth   : T16Y 1;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC zLOGIC0
      DIMENSION  : 1 0 $SEAM0_R 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC zLOGIC1
      DIMENSION  : $SEAM1_L 0 $SEAM1_R 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC zLOGIC2
      DIMENSION  : $SEAM2_L 0 $SEAM2_R 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC zLOGIC3
      DIMENSION  : $SEAM3_L 0 $CORE_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC MULT1
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT1_X 0 $MULT1_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X : $CDPCLK_XN0 $DPCLK_XN0 $BRAM0_X $DPCLK_XN1 $MULT0_X $GCLK_XN0 $DPCLK_XN2 $BRAM1_X $DPCLK_XN3 $MULT1_X $CDPCLK_XN1;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO

    SKIP_X : $CDPCLK_XS0 $BRAM0_X $DPCLK_XS0 $DPCLK_XS1 $MULT0_X $GCLK_XS0 $BRAM1_X $DPCLK_XS2 $DPCLK_XS3 $MULT1_X $CDPCLK_XS1 ;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $CDPCLK_YW0 $DPCLK_YW0 $GCLK_YW0 $DPCLK_YW1 $CDPCLK_YW1 $PLL2_YW;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO

    SKIP_Y : 1 $CDPCLK_YE0 $DPCLK_YE0 $GCLK_YE0 $DPCLK_YE1 $CDPCLK_YE1 $CORE_Y;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_YW0 0 $GCLK_YW0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_YE0 $MAX_X $GCLK_YE0;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_ION
    DIRECTION  : N;
    DIMENSION  : $GCLK_XN0 $MAX_Y $GCLK_XN0 $MAX_Y;
    GRID_INDEX : GCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOS
    DIRECTION  : S;
    DIMENSION  : $GCLK_XS0 0 $GCLK_XS0 0;
    GRID_INDEX : GCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO

  GRID_GROUP
    ENUM_X : 0;
    ENUM_Y : $DPCLK_YW0 $DPCLK_YW1 $CDPCLK_YW0 $CDPCLK_YW1;
    IO IOW_DP
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 0;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XS0 $DPCLK_XS1 $DPCLK_XS2 $DPCLK_XS3 $CDPCLK_XS0 $CDPCLK_XS1;
    ENUM_Y : 0;
    IO IOS_DP
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 4;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $MAX_X;
    ENUM_Y : $DPCLK_YE0 $DPCLK_YE1 $CDPCLK_YE0 $CDPCLK_YE1;
    IO IOE_DP
      DIRECTION  : E;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 10;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XN0 $DPCLK_XN1 $DPCLK_XN2 $DPCLK_XN3 $CDPCLK_XN0 $CDPCLK_XN1;
    ENUM_Y : $MAX_Y;
    IO ION_DP
      DIRECTION  : N;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 14;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  BB zCLKDIS0
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $MULT0_X $MAX_Y $MULT0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 5;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist0_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist0_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist0_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist0_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist0_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_GclkDMUX15 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX16 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX17 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX18 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX19 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX20 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX21 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX22 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX23 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX24 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX25 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX26 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX27 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX28 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX0  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX1  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX2  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX3  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX4  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX5  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX6  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX7  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX8  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX9  : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX10 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX11 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX12 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX13 : 60'b0;
      CHAIN_BITS : CFG_GclkDMUX14 : 60'b0;
    END_CONFIG_CHAIN
  END_BB

  BB zCLKDIS1
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 1;
    DIMENSION  : $MULT1_X $MAX_Y $MULT1_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_PORB;
      CHAIN_ID     : 6;
      CHAIN_PREFIX : CLKDIST;
      CHAIN_INPUT  : o_clkdist1_shift   SHIFT   ;
      CHAIN_INPUT  : o_clkdist1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_clkdist1_read_en READ_EN ;
      CHAIN_INPUT  : o_clkdist1_update  UPDATE  ;
      CHAIN_INPUT  : o_clkdist1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_clkdist1_porb    PORB    ;
      CHAIN_OUTPUT : i_clkdist1_rdata   RDATA   ;
    END_CONFIG_CHAIN
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4 PLL_FB 0;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4;
    TO_TERMS   : GCLK 0 4;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 5 9;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    TO_TERMS   : GCLK 5 9 PLL_FB 0;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    FROM_GRID  : GCLK 2;
    TO_TERMS   : GCLK 10 14 PLL_FB 1;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4;
    TO_TERMS   : GCLK 10 14;
    TO_GRIDS   : CLKDIS 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 3;
    TO_TERMS   : GCLK 15 19;
    TO_GRIDS   : CLKDIS 0;
    FROM_TERMS : GCLK 0 4 PLL_FB 0;
    TO_TERMS   : GCLK 15 19 PLL_FB 1;
    TO_GRIDS   : CLKDIS 1;

    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : PLL_FB 0;
    FROM_TERMS : PLL_FB 0;
    TO_GRIDS   : PLL 0;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 2;

    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : PLL_FB 0;
    FROM_TERMS : PLL_FB 0;
    TO_GRIDS   : PLL 1;
    FROM_TERMS : PLL_FB 1;
    TO_GRIDS   : PLL 3;

    FROM_TERMS : clkout0 clkout1 clkout2 clkout3 clkout4 clkfbout;
    TO_TERMS   : clkout0 clkout1 clkout2 clkout3 clkout4 PLL_FB 0;
    FROM_GRID  : PLL  0;
    TO_GRIDS   : GCLK 0;
    FROM_GRID  : PLL  1;
    TO_GRIDS   : GCLK 1;
    FROM_GRID  : PLL  2;
    TO_GRIDS   : GCLK 2;
    FROM_GRID  : PLL  3;
    TO_GRIDS   : GCLK 3;

    FROM_TERMS : IOTERM 0;
    // GRID DPCLK  0 -  3: CDPCLK1 DPCLK1 DPCLK0 CDPCLK0
    //             4 -  9: CDPCLK2 DPCLK2 DPCLK3 DPCLK4 DPCLK5 CDPCLK3
    //            10 - 13: CDPCLK4 DPCLK6 DPCLK7 CDPCLK5
    //            14 - 19: CDPCLK7 DPCLK11 DPCLK10 DPCLK9 DPCLK8 CDPCLK6
    FROM_GRID  : DPCLK  2; // DPCLK0
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  1; // DPCLK1
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  3; // CDPCLK0
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  14; // CDPCLK7
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  0; // CDPCLK1
    TO_TERMS   : IOTERM 4;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  4; // CDPCLK2
    TO_TERMS   : IOTERM 5;
    TO_GRIDS   : GCLK   0;

    FROM_GRID  : DPCLK  12; // DPCLK7
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  11; // DPCLK6
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  13; // CDPCLK5
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  19; // CDPCLK6
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  10; // CDPCLK4
    TO_TERMS   : IOTERM 4;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  9; // CDPCLK3
    TO_TERMS   : IOTERM 5;
    TO_GRIDS   : GCLK   1;

    FROM_GRID  : DPCLK  18; // DPCLK8
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  15; // DPCLK11
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  17; // DPCLK9
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  16; // DPCLK10
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   2;

    FROM_GRID  : DPCLK  8; // DPCLK5
    TO_TERMS   : IOTERM 0;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  5; // DPCLK2
    TO_TERMS   : IOTERM 1;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  7; // DPCLK4
    TO_TERMS   : IOTERM 2;
    TO_GRIDS   : GCLK   3;

    FROM_GRID  : DPCLK  6; // DPCLK3
    TO_TERMS   : IOTERM 3;
    TO_GRIDS   : GCLK   3;

    FROM_TERMS : GCLK_PIN 0 3;
    TO_TERMS   : GCLK_PIN 0 3;
    FROM_GRID  : GCLK 0;
    TO_GRIDS   : PLL  0;
    FROM_GRID  : GCLK 1;
    TO_GRIDS   : PLL  1;
    FROM_GRID  : GCLK 2;
    TO_GRIDS   : PLL  2;
    FROM_GRID  : GCLK 3;
    TO_GRIDS   : PLL  3;

    FROM_TERMS : GCLK_PIN 0 3;
    TO_TERMS   : GCLK_PIN 4 7;
    FROM_GRID  : GCLK 0;
    TO_GRIDS   : PLL  2;
    FROM_GRID  : GCLK 1;
    TO_GRIDS   : PLL  3;
    FROM_GRID  : GCLK 2;
    TO_GRIDS   : PLL  1;
    FROM_GRID  : GCLK 3;
    TO_GRIDS   : PLL  0;

    FROM_TERMS : SEAM 0 5;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : 0 0 $SEAM1_R 0;

    FROM_TERMS : SEAM 0 5;
    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : $SEAM2_L 0 $MAX_X 0;

    FROM_TERMS : SEAM 6 11;
    FROM_GRID  : CLKDIS 0;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : 0 $MAX_Y $SEAM1_R $MAX_Y;

    FROM_TERMS : SEAM 6 11;
    FROM_GRID  : CLKDIS 1;
    TO_TERMS   : SEAM 0 5;
    TO_BBOX    : $SEAM2_L $MAX_Y $MAX_X $MAX_Y;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 1 $CORE_Y;
    GLOBAL_TRACKS
      // Use SEAM 12-23 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 12-17 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 12 23;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $SEAM0_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 18 29;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM1_L 0 $SEAM1_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 12 23;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM2_L 0 $SEAM2_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 18 29;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM3_L 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL00_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL0;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll0_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll0_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll0_read_en READ_EN ;
      CHAIN_INPUT  : o_pll0_update  UPDATE  ;
      CHAIN_INPUT  : o_pll0_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll0_porb    PORB    ;
      CHAIN_OUTPUT : i_pll0_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
      // Order of CHAIN_BITS should match ic
      // Reconfigurable chain bits first
      CHAIN_BITS : CFG_IVCO               3'b100 RECONFIG;
      CHAIN_BITS : CFG_RVI                2'b01  RECONFIG;
      CHAIN_BITS : CFG_RREF               2'b01  RECONFIG;
      CHAIN_BITS : CFG_RLPF               2'b01  RECONFIG;
      CHAIN_BITS : CFG_POST_SCALE_COUNTER 1'b0   RECONFIG;
      CHAIN_BITS : CFG_DUMMY              5'b0   RECONFIG;
      CHAIN_BITS : CFG_ICP                3'b100 RECONFIG;
      CHAIN_BITS : CFG_BYPASS_N           1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HN          8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_N      1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LN          8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_M           1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HM          8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M      1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LM          8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G0          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG0         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G0     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG0         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G1          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG1         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G1     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG1         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G2          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG2         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G2     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG2         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G3          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG3         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G3     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG3         8'b0   RECONFIG;
      CHAIN_BITS : CFG_BYPASS_G4          1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_HG4         8'b0   RECONFIG;
      CHAIN_BITS : CFG_EN_DUTYTRIM_G4     1'b0   RECONFIG;
      CHAIN_BITS : CFG_DIVNUM_LG4         8'b0   RECONFIG;
      // Non reconfigurable bits
      CHAIN_BITS : CFG_DLYNUM_G4          8'b0;
      CHAIN_BITS : CFG_CLK_EN4            1'b0;
      CHAIN_BITS : CFG_SELCLK_G4          3'b0;
      CHAIN_BITS : CFG_CASCADE3           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G3          8'b0;
      CHAIN_BITS : CFG_CLK_EN3            1'b0;
      CHAIN_BITS : CFG_SELCLK_G3          3'b0;
      CHAIN_BITS : CFG_CASCADE2           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G2          8'b0;
      CHAIN_BITS : CFG_CLK_EN2            1'b0;
      CHAIN_BITS : CFG_SELCLK_G2          3'b0;
      CHAIN_BITS : CFG_CASCADE1           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G1          8'b0;
      CHAIN_BITS : CFG_CLK_EN1            1'b0;
      CHAIN_BITS : CFG_SELCLK_G1          3'b0;
      CHAIN_BITS : CFG_CASCADE0           1'b0;
      CHAIN_BITS : CFG_DLYNUM_G0          8'b0;
      CHAIN_BITS : CFG_CLK_EN0            1'b0;
      CHAIN_BITS : CFG_SELCLK_G0          3'b0;
      CHAIN_BITS : CFG_DLYNUM_M           8'b0;
      CHAIN_BITS : CFG_SELCLK_M           3'b0;
      CHAIN_BITS : CFG_ENB_PLLOUTP        1'b0 EXTERN;
      CHAIN_BITS : CFG_ENB_PLLOUTN        1'b0 EXTERN;
      CHAIN_BITS : CFG_FEEDBACK_MODE      1'b0 EXTERN;
      CHAIN_BITS : CFG_PllSeamMUX         3'b0 EXTERN;
      CHAIN_BITS : CFG_PllClkInMUX        6'b0 EXTERN;
      CHAIN_BITS : CFG_PLLFB_DLY          3'b0 EXTERN;
      CHAIN_BITS : CFG_PllClkFbMUX        2'b0 EXTERN;
      CHAIN_BITS : CFG_PLL_EN_FLAG        1'b1;
    END_CONFIG_CHAIN
  END_BB

  BB PLL1
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 1;
    DIMENSION  : $MAX_X $CORE_Y $MAX_X $CORE_Y;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL10_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL1;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 2;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll1_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll1_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll1_read_en READ_EN ;
      CHAIN_INPUT  : o_pll1_update  UPDATE  ;
      CHAIN_INPUT  : o_pll1_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll1_porb    PORB    ;
      CHAIN_OUTPUT : i_pll1_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB PLL2
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 2;
    DIMENSION  : 0 $PLL2_YW 0 $PLL2_YW;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL20_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL2;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;
    CONFIG_MODULE : PLL0;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 3;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll2_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll2_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll2_read_en READ_EN ;
      CHAIN_INPUT  : o_pll2_update  UPDATE  ;
      CHAIN_INPUT  : o_pll2_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll2_porb    PORB    ;
      CHAIN_OUTPUT : i_pll2_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  BB PLL3
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 3;
    DIMENSION  : $MAX_X 1 $MAX_X 1;
    SIM_LINE   : `define SLICE_GCLKGEN000_ena &CFG_PllClkFbMUX & !CFG_FEEDBACK_MODE;
    SIM_LINE   : assign CFG_ENB_PLLOUTP0_O \= CFG_ENB_PLLOUTP\;;
    SIM_LINE   : assign CFG_ENB_PLLOUTN0_O \= CFG_ENB_PLLOUTN\;;
    SIM_LINE   : POR POR33\(PORB_VDDA_PLL30_O\)\;;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    TERM_OUTPUT : CFG_ENB_PLLOUTP;
    TERM_OUTPUT : CFG_ENB_PLLOUTN;
    TERM_OUTPUT : PORB_VDDA_PLL3;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;
    CONFIG_MODULE : PLL1;

    PIN_INFO
      DIRECTION : W;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN_DUAL;
      CHAIN_ID     : 4;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll3_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll3_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll3_read_en READ_EN ;
      CHAIN_INPUT  : o_pll3_update  UPDATE  ;
      CHAIN_INPUT  : o_pll3_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll3_porb    PORB    ;
      CHAIN_OUTPUT : i_pll3_rdata   RDATA   ;
      USER_INPUTS  : CHAIN_SELECT SHIFTCLK2 UPDATE2 SHIFTIN2 SHIFT2 RST;
      USER_OUTPUTS : RDATA2, SCANDONE;
    END_CONFIG_CHAIN
  END_BB

  DECODER
    NAME         : wl_up up;
    TYPE         : wldec bldec_quad;
    ID           : 0;
    DIMENSION    : 0 $GCLK_YE0 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    NAME         : wl_dn dn;
    TYPE         : wldec bldec_quad;
    ID           : 1;
    DIMENSION    : 0 0 $MAX_X 14;
    BL_MSB_FIRST : 1;
  END_DECODER

  IO PIN_LIST
    PIN_LIST : PIN_B1          IOBANK1 DIFFN              0  26 2;
    PIN_LIST : PIN_C2          IOBANK1 DIFFP              0  25 0;
    PIN_LIST : PIN_C1          IOBANK1 DIFFN_D1           0  25 1;
    PIN_LIST : PIN_F3          IOBANK1 SINGLE             0  25 2;
    PIN_LIST : PIN_D2          IOBANK1 DIFFP_D1           0  24 1;
    PIN_LIST : PIN_D1          IOBANK1 DIFFN              0  24 2;
    PIN_LIST : nSTATUS         IOBANK1 DEDICATE_OPENDRAIN 0  23 3;
    PIN_LIST : PIN_G5          IOBANK1 DIFFN              0  22 1;
    PIN_LIST : PIN_F2          IOBANK1 DIFFP              0  22 2;
    PIN_LIST : PIN_F1          IOBANK1 DIFFN              0  22 3;
    PIN_LIST : PIN_G2          IOBANK1 DIFFP              0  21 0;
    PIN_LIST : PIN_G1          IOBANK1 SINGLE             0  21 3;
    PIN_LIST : PIN_H1          IOBANK1 SINGLE_D2          0  20 2;
    PIN_LIST : PIN_H2          IOBANK1 SINGLE_D0          0  20 3;
    PIN_LIST : nCONFIG         IOBANK1 DEDICATE_IN        0  19 0;
    PIN_LIST : PIN_H4          IOBANK1 DEDICATE_IN        0  18 0;
    PIN_LIST : PIN_H3          IOBANK1 DEDICATE_IN        0  17 0;
    PIN_LIST : PIN_J5          IOBANK1 DEDICATE_IN        0  16 0;
    PIN_LIST : PIN_J4          IOBANK1 DEDICATE_OUT       0  15 2;
    PIN_LIST : nCE             IOBANK1 DEDICATE_IN        0  15 3;
    PIN_LIST : PIN_E1          IOBANK1 DIFFN_IN           0  14 0;
    PIN_LIST : NC_PIN_CLK0     IOBANK1 DIFFP_IN           0  14 1;
    PIN_LIST : PIN_M1          IOBANK2 DIFFN_IN           0  14 2;
    PIN_LIST : PIN_M2          IOBANK2 DIFFP_IN           0  14 3;
    PIN_LIST : PIN_J2          IOBANK2 DIFFP              0  13 2;
    PIN_LIST : PIN_J1          IOBANK2 DIFFN              0  13 3;
    PIN_LIST : PIN_K6          IOBANK2 DIFFP              0  12 2;
    PIN_LIST : PIN_L6          IOBANK2 DIFFN              0  12 3;
    PIN_LIST : PIN_L3          IOBANK2 SINGLE             0  11 1;
    PIN_LIST : PIN_K1          IOBANK2 DIFFN              0  10 1;
    PIN_LIST : PIN_L2          IOBANK2 DIFFP              0  10 3;
    PIN_LIST : PIN_L1          IOBANK2 DIFFN              0  9  0;
    PIN_LIST : PIN_K2          IOBANK2 SINGLE             0  6  2;
    PIN_LIST : PIN_N2          IOBANK2 DIFFP              0  5  1;
    PIN_LIST : PIN_N1          IOBANK2 DIFFN              0  5  2;
    PIN_LIST : PIN_K5          IOBANK2 OCT_RUP            0  5  3;
    PIN_LIST : PIN_L4          IOBANK2 OCT_RDN            0  4  0;
    PIN_LIST : PIN_R1          IOBANK2 DIFFN              0  4  3;
    PIN_LIST : PIN_P2          IOBANK2 DIFFP              0  3  0;
    PIN_LIST : PIN_P1          IOBANK2 DIFFN              0  3  1;
    PIN_LIST : PIN_N3          IOBANK3 PSEUDO_DIFFN       1  0  0;
    PIN_LIST : PIN_P3          IOBANK3 PSEUDO_DIFFN       3  0  1;
    PIN_LIST : PIN_R3          IOBANK3 PSEUDO_DIFFP       3  0  2;
    PIN_LIST : PIN_T3          IOBANK3 SINGLE             3  0  3;
    PIN_LIST : PIN_T2          IOBANK3 PSEUDO_DIFFN       5  0  0;
    PIN_LIST : PIN_R4          IOBANK3 PSEUDO_DIFFP       5  0  1;
    PIN_LIST : PIN_T4          IOBANK3 PSEUDO_DIFFN       7  0  0;
    PIN_LIST : PIN_N5          IOBANK3 PSEUDO_DIFFP       7  0  1;
    PIN_LIST : PIN_N6          IOBANK3 PSEUDO_DIFFN       7  0  2;
    PIN_LIST : PIN_M6          IOBANK3 PSEUDO_DIFFP       7  0  3;
    PIN_LIST : PIN_P6          IOBANK3 SINGLE             14 0  0;
    PIN_LIST : PIN_M7          IOBANK3 PSEUDO_DIFFP       14 0  1;
    PIN_LIST : PIN_R5          IOBANK3 PSEUDO_DIFFP       14 0  2;
    PIN_LIST : PIN_T5          IOBANK3 PSEUDO_DIFFN       14 0  3;
    PIN_LIST : PIN_T6          IOBANK3 PSEUDO_DIFFN       16 0  0;
    PIN_LIST : PIN_R6          IOBANK3 PSEUDO_DIFFP       16 0  1;
    PIN_LIST : PIN_L7          IOBANK3 PSEUDO_DIFFN       16 0  2;
    PIN_LIST : PIN_R7          IOBANK3 PSEUDO_DIFFP       16 0  3;
    PIN_LIST : PIN_T7          IOBANK3 PSEUDO_DIFFN       17 0  0;
    PIN_LIST : PIN_L8          IOBANK3 PSEUDO_DIFFN       19 0  0;
    PIN_LIST : PIN_N8          IOBANK3 PSEUDO_DIFFN       19 0  2;
    PIN_LIST : PIN_M8          IOBANK3 PSEUDO_DIFFP       19 0  3;
    PIN_LIST : PIN_P8          IOBANK3 PSEUDO_DIFFN       20 0  0;
    PIN_LIST : PIN_T8          IOBANK3 DIFFN_IN           21 0  0;
    PIN_LIST : PIN_R8          IOBANK3 DIFFP_IN           21 0  1;
    PIN_LIST : PIN_T9          IOBANK4 DIFFN_IN           21 0  2;
    PIN_LIST : PIN_R9          IOBANK4 DIFFP_IN           21 0  3;
    PIN_LIST : PIN_L9          IOBANK4 PSEUDO_DIFFN       23 0  0;
    PIN_LIST : PIN_K9          IOBANK4 PSEUDO_DIFFP       23 0  1;
    PIN_LIST : PIN_N9          IOBANK4 PSEUDO_DIFFN       23 0  2;
    PIN_LIST : PIN_M9          IOBANK4 PSEUDO_DIFFP       23 0  3;
    PIN_LIST : PIN_T10         IOBANK4 PSEUDO_DIFFN       26 0  0;
    PIN_LIST : PIN_R10         IOBANK4 PSEUDO_DIFFP       26 0  1;
    PIN_LIST : PIN_T11         IOBANK4 PSEUDO_DIFFN       26 0  2;
    PIN_LIST : PIN_R11         IOBANK4 PSEUDO_DIFFP       26 0  3;
    PIN_LIST : PIN_R12         IOBANK4 PSEUDO_DIFFP       27 0  3;
    PIN_LIST : PIN_K10         IOBANK4 PSEUDO_DIFFN       28 0  0;
    PIN_LIST : PIN_T12         IOBANK4 PSEUDO_DIFFP       28 0  1;
    PIN_LIST : PIN_P9          IOBANK4 PSEUDO_DIFFN       30 0  0;
    PIN_LIST : PIN_L10         IOBANK4 PSEUDO_DIFFP       30 0  1;
    PIN_LIST : PIN_N12         IOBANK4 SINGLE             30 0  2;
    PIN_LIST : PIN_T13         IOBANK4 PSEUDO_DIFFN       31 0  2;
    PIN_LIST : PIN_R13         IOBANK4 PSEUDO_DIFFP       31 0  3;
    PIN_LIST : PIN_M10         IOBANK4 OCT_RUP            35 0  0;
    PIN_LIST : PIN_N11         IOBANK4 OCT_RDN            35 0  1;
    PIN_LIST : PIN_T15         IOBANK4 PSEUDO_DIFFN       35 0  2;
    PIN_LIST : PIN_T14         IOBANK4 PSEUDO_DIFFP       35 0  3;
    PIN_LIST : PIN_P11         IOBANK4 SINGLE             37 0  0;
    PIN_LIST : PIN_R14         IOBANK4 PSEUDO_DIFFN       37 0  2;
    PIN_LIST : PIN_P14         IOBANK4 PSEUDO_DIFFP       37 0  3;
    PIN_LIST : PIN_M11         IOBANK4 PSEUDO_DIFFN       39 0  0;
    PIN_LIST : PIN_L11         IOBANK4 PSEUDO_DIFFP       39 0  1;
    PIN_LIST : PIN_K12         IOBANK5 DIFFP              42 2  0;
    PIN_LIST : PIN_N14         IOBANK5 OCT_RUP            42 2  1;
    PIN_LIST : PIN_P15         IOBANK5 OCT_RDN            42 3  4;
    PIN_LIST : PIN_P16         IOBANK5 DIFFN              42 3  2;
    PIN_LIST : PIN_R16         IOBANK5 DIFFP              42 3  1;
    PIN_LIST : PIN_N16         IOBANK5 DIFFN              42 5  1;
    PIN_LIST : PIN_N15         IOBANK5 DIFFP              42 5  0;
    PIN_LIST : PIN_L14         IOBANK5 SINGLE             42 6  0;
    PIN_LIST : PIN_L13         IOBANK5 DIFFN              42 9  3;
    PIN_LIST : PIN_L16         IOBANK5 DIFFP              42 9  2;
    PIN_LIST : PIN_L15         IOBANK5 SINGLE             42 10 0;
    PIN_LIST : PIN_K16         IOBANK5 DIFFN              42 12 3;
    PIN_LIST : PIN_K15         IOBANK5 DIFFP              42 13 2;
    PIN_LIST : PIN_J16         IOBANK5 DIFFN              42 13 1;
    PIN_LIST : PIN_J15         IOBANK5 DIFFP              42 13 0;
    PIN_LIST : PIN_J14         IOBANK5 DIFFN              42 14 5;
    PIN_LIST : PIN_J12         IOBANK5 DIFFP              42 14 4;
    PIN_LIST : PIN_J13         IOBANK5 DIFFP              42 14 2;
    PIN_LIST : PIN_M16         IOBANK5 DIFFN_IN           42 15 3;
    PIN_LIST : PIN_M15         IOBANK5 DIFFP_IN           42 15 2;
    PIN_LIST : PIN_E16         IOBANK6 DIFFN_IN           42 15 1;
    PIN_LIST : PIN_E15         IOBANK6 DIFFP_IN           42 15 0;
    PIN_LIST : CONF_DONE       IOBANK6 DEDICATE_OPENDRAIN 42 16 3;
    PIN_LIST : MSEL0           VCCINT  DEDICATE_IN        42 16 2;
    PIN_LIST : MSEL1           VCCINT  DEDICATE_IN        42 16 1;
    PIN_LIST : MSEL2           VCCINT  DEDICATE_IN        42 16 0;
    PIN_LIST : PIN_G16         IOBANK6 DIFFN_D3           42 18 5;
    PIN_LIST : PIN_G15         IOBANK6 DIFFP              42 18 4;
    PIN_LIST : PIN_F13         IOBANK6 SINGLE             42 18 0;
    PIN_LIST : PIN_F16         IOBANK6 DIFFN_D3           42 19 3;
    PIN_LIST : PIN_F15         IOBANK6 DIFFP              42 19 2;
    PIN_LIST : PIN_B16         IOBANK6 DIFFN              42 19 0;
    PIN_LIST : PIN_F14         IOBANK6 SINGLE             42 23 5;
    PIN_LIST : PIN_D16         IOBANK6 DIFFN              42 24 5;
    PIN_LIST : PIN_D15         IOBANK6 DIFFP              42 24 4;
    PIN_LIST : PIN_G11         IOBANK6 DIFFP              42 26 4;
    PIN_LIST : PIN_C16         IOBANK6 DIFFN              42 27 2;
    PIN_LIST : PIN_C15         IOBANK6 DIFFP              42 27 1;
    PIN_LIST : PIN_C14         IOBANK7 PSEUDO_DIFFN       39 29 2;
    PIN_LIST : PIN_D14         IOBANK7 PSEUDO_DIFFP       39 29 1;
    PIN_LIST : PIN_D11         IOBANK7 PSEUDO_DIFFN       39 29 0;
    PIN_LIST : PIN_D12         IOBANK7 PSEUDO_DIFFP       37 29 2;
    PIN_LIST : PIN_C11         IOBANK7 SINGLE             37 29 1;
    PIN_LIST : PIN_B13         IOBANK7 PSEUDO_DIFFP       37 29 0;
    PIN_LIST : PIN_A14         IOBANK7 PSEUDO_DIFFN       35 29 1;
    PIN_LIST : PIN_B14         IOBANK7 PSEUDO_DIFFP       35 29 0;
    PIN_LIST : PIN_E11         IOBANK7 OCT_RUP            32 29 3;
    PIN_LIST : PIN_E10         IOBANK7 OCT_RDN            32 29 2;
    PIN_LIST : PIN_A12         IOBANK7 PSEUDO_DIFFN       32 29 1;
    PIN_LIST : PIN_B12         IOBANK7 PSEUDO_DIFFP       32 29 0;
    PIN_LIST : PIN_A11         IOBANK7 PSEUDO_DIFFN       30 29 1;
    PIN_LIST : PIN_B11         IOBANK7 PSEUDO_DIFFP       30 29 0;
    PIN_LIST : PIN_A13         IOBANK7 SINGLE             28 29 3;
    PIN_LIST : PIN_A15         IOBANK7 PSEUDO_DIFFN       28 29 2;
    PIN_LIST : PIN_F9          IOBANK7 PSEUDO_DIFFP       26 29 3;
    PIN_LIST : PIN_A10         IOBANK7 PSEUDO_DIFFN       26 29 2;
    PIN_LIST : PIN_B10         IOBANK7 PSEUDO_DIFFP       26 29 1;
    PIN_LIST : PIN_C9          IOBANK7 PSEUDO_DIFFN       23 29 3;
    PIN_LIST : PIN_D9          IOBANK7 PSEUDO_DIFFP       23 29 2;
    PIN_LIST : PIN_E9          IOBANK7 PSEUDO_DIFFP       21 29 2;
    PIN_LIST : PIN_A9          IOBANK7 DIFFN_IN           19 29 3;
    PIN_LIST : PIN_B9          IOBANK7 DIFFP_IN           19 29 2;
    PIN_LIST : PIN_A8          IOBANK8 DIFFN_IN           19 29 1;
    PIN_LIST : PIN_B8          IOBANK8 DIFFP_IN           19 29 0;
    PIN_LIST : PIN_C8          IOBANK8 PSEUDO_DIFFN       14 29 3;
    PIN_LIST : PIN_D8          IOBANK8 PSEUDO_DIFFP       14 29 2;
    PIN_LIST : PIN_E8          IOBANK8 PSEUDO_DIFFN       14 29 1;
    PIN_LIST : PIN_F8          IOBANK8 PSEUDO_DIFFP       14 29 0;
    PIN_LIST : PIN_A7          IOBANK8 PSEUDO_DIFFN       11 29 3;
    PIN_LIST : PIN_B7          IOBANK8 PSEUDO_DIFFP       11 29 2;
    PIN_LIST : PIN_C6          IOBANK8 SINGLE             11 29 1;
    PIN_LIST : PIN_A6          IOBANK8 PSEUDO_DIFFN       9  29 2;
    PIN_LIST : PIN_B6          IOBANK8 PSEUDO_DIFFP       9  29 1;
    PIN_LIST : PIN_E7          IOBANK8 PSEUDO_DIFFN       7  29 2;
    PIN_LIST : PIN_E6          IOBANK8 PSEUDO_DIFFP       7  29 1;
    PIN_LIST : PIN_A5          IOBANK8 PSEUDO_DIFFN       5  29 3;
    PIN_LIST : PIN_B5          IOBANK8 PSEUDO_DIFFP       5  29 1;
    PIN_LIST : PIN_D6          IOBANK8 PSEUDO_DIFFN       5  29 0;
    PIN_LIST : PIN_A4          IOBANK8 PSEUDO_DIFFN       3  29 3;
    PIN_LIST : PIN_B4          IOBANK8 PSEUDO_DIFFP       3  29 2;
    PIN_LIST : PIN_A2          IOBANK8 SINGLE             3  29 1;
    PIN_LIST : PIN_D5          IOBANK8 PSEUDO_DIFFP       3  29 0;
    PIN_LIST : PIN_A3          IOBANK8 PSEUDO_DIFFN       1  29 3;
    PIN_LIST : PIN_B3          IOBANK8 PSEUDO_DIFFP       1  29 2;
    PIN_LIST : PIN_C3          IOBANK8 PSEUDO_DIFFN       1  29 1;
    PIN_LIST : PIN_D3          IOBANK8 PSEUDO_DIFFP       1  29 0;
  END_IO
END_CHIP

CHIP AG20K
  IsHidden     : YES;
  FAMILY       : AG_10K;
  CHARACTER    : SMIC055D_15K_GV0;
  QuartusFamily: Cyclone\ IV\ E;
  SIZE         : 55 35;
  DeviceID     : 0x02000001;
  QuartusDevice: EP4CE22F17C8;
  GclkInverted : NO;
  FlashType    : SPI;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 20;
  SEAM_REGIONS : 2;
  IO_TYPE      : DIO;
  ConfigSuffix : _agx;
  StartPin     : IO_X0_Y30_Z00;
  FirstPin     : IO_X0_Y33_Z00;
  DevOePin     : IO_X0_Y33_Z00;
  DevClrnPin   : IO_X0_Y33_Z00;

  CHIP_VAR : CORE_X  52;
  CHIP_VAR : CORE_Y  33;
  CHIP_VAR : ROGIC_X 53;
  CHIP_VAR : MAX_X   54;
  CHIP_VAR : MAX_Y   34;
  CHIP_VAR : MULT0_X 13;
  CHIP_VAR : BRAM0_X 22;
  CHIP_VAR : BRAM1_X 33;
  CHIP_VAR : MULT1_X 42;
  CHIP_VAR : SEAM0_R 15;
  CHIP_VAR : SEAM1_L 16;
  CHIP_VAR : SEAM1_R 26;
  CHIP_VAR : SEAM2_L 27;
  CHIP_VAR : SEAM2_R 37;
  CHIP_VAR : SEAM3_L 38;
  CHIP_VAR : SEAM2_G 67;
  CHIP_VAR : SEAM3_G 100;

  CHIP_VAR : GCLK_YW0   16;
  CHIP_VAR : GCLK_XS0   26;
  CHIP_VAR : GCLK_YE0   17;
  CHIP_VAR : GCLK_XN0   25;
  CHIP_VAR : DPCLK_YW0  11;
  CHIP_VAR : DPCLK_YW1  23;
  CHIP_VAR : DPCLK_XS0  11;
  CHIP_VAR : DPCLK_XS1  18;
  CHIP_VAR : DPCLK_XS2  34;
  CHIP_VAR : DPCLK_XS3  38;
  CHIP_VAR : DPCLK_YE0  13;
  CHIP_VAR : DPCLK_YE1  22;
  CHIP_VAR : DPCLK_XN0  16;
  CHIP_VAR : DPCLK_XN1  23;
  CHIP_VAR : DPCLK_XN2  29;
  CHIP_VAR : DPCLK_XN3  34;
  CHIP_VAR : CDPCLK_YW0 5;
  CHIP_VAR : CDPCLK_YW1 28;
  CHIP_VAR : CDPCLK_XS0 3;
  CHIP_VAR : CDPCLK_XS1 45;
  CHIP_VAR : CDPCLK_YE0 7;
  CHIP_VAR : CDPCLK_YE1 30;
  CHIP_VAR : CDPCLK_XN0 3;
  CHIP_VAR : CDPCLK_XN1 51;

  CHIP_VAR : PLLOUT0_XS 5;
  CHIP_VAR : PLLOUT3_XS 49;
  CHIP_VAR : PLLOUT1_XN 47;
  CHIP_VAR : PLLOUT2_XN 1;

  TrackWidth   : T4X  16;
  TrackWidth   : T24X 1;
  TrackWidth   : T16Y 1;

  IO_CHAIN
    CHAIN DEDICATE_IN 0
    END_CHAIN
    CHAIN DEDICATE_OUT 1
    END_CHAIN
    CHAIN DEDICATE_OPENDRAIN 2
    END_CHAIN
    CHAIN SINGLE 3
      // Config name : default_in default_out
      CFG_TRI_INPUT  : 1'b0    1'b0;
      CFG_PULL_UP    : 1'b0    1'b1;
      CFG_SLR        : 1'b0    1'b0;
      CFG_OPEN_DRAIN : 1'b0    1'b0;
      CFG_PDRCTRL    : 4'b0010 4'b0010;
      CFG_KEEP       : 2'b00   2'b00;
    END_CHAIN
    ALIAS : SINGLE_D0 SINGLE 4; // Dual purpose input
    ALIAS : SINGLE_D1 SINGLE 5; // Dual purpose output
    ALIAS : SINGLE_D2 SINGLE 6; // Dual purpose inout
    ALIAS : SINGLE_D3 SINGLE 7; // Dual purpose inout with open drain
    CHAIN DIFFP 8
      // Config name : default_in default_out
      CFG_TRI_INPUT    : 1'b0    1'b0;
      CFG_PULL_UP      : 1'b0    1'b1;
      CFG_SLR          : 1'b0    1'b0;
      CFG_OPEN_DRAIN   : 1'b0    1'b0;
      CFG_PDRCTRL      : 4'b0010 4'b0010;
      CFG_KEEP         : 2'b00   2'b00;
      CFG_LVDS_OUT_EN  : 1'b0    1'b0;
      CFG_LVDS_SEL_CUA : 2'b00   2'b00;
      CFG_LVDS_IREF    : 10'b0   10'b0110000000;
      CFG_LVDS_IN_EN   : 1'b0    1'b0;
    END_CHAIN
    ALIAS : DIFFN SINGLE 9;
    CHAIN PSEUDO_DIFFP 10
      // Config name : default_in default_out
      CFG_TRI_INPUT    : 1'b0    1'b0;
      CFG_PULL_UP      : 1'b0    1'b1;
      CFG_SLR          : 1'b0    1'b0;
      CFG_OPEN_DRAIN   : 1'b0    1'b0;
      CFG_PDRCTRL      : 4'b0010 4'b0010;
      CFG_KEEP         : 2'b00   2'b00;
      CFG_LVDS_IN_EN   : 1'b0    1'b0;
      CFG_LVDS_SEL_CUA : 2'b00   2'b00;
    END_CHAIN
    ALIAS : PSEUDO_DIFFN SINGLE 11;
    ALIAS : DIFFP_D1     DIFFP  12; // Dual purpose diffp output
    ALIAS : DIFFN_D1     DIFFN  13; // Dual purpose diffn output
    ALIAS : DIFFN_D3     DIFFN  14; // Dual purpose diffn open drain
    CHAIN DIFFP_IN 15
      CFG_TRI_INPUT    : 1'b0  1'b0;
      CFG_LVDS_IN_EN   : 1'b0  1'b0;
      CFG_LVDS_SEL_CUA : 2'b00 2'b00;
    END_CHAIN
    CHAIN DIFFN_IN 16
      CFG_TRI_INPUT : 1'b0 1'b0;
    END_CHAIN
  END_IO_CHAIN

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC ZLOGIC0
      DIMENSION  : 1 0 $SEAM0_R 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC ZLOGIC1
      DIMENSION  : $SEAM1_L 0 $SEAM1_R 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC ZLOGIC2
      DIMENSION  : $SEAM2_L 0 $SEAM2_R 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC ZLOGIC3
      DIMENSION  : $SEAM3_L 0 $CORE_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC

    LOGIC MULT0
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT0_X 0 $MULT0_X 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC BRAM0
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM0_X 0 $BRAM0_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC BRAM1
      TILE_TYPE  : BramTILE;
      CELL_TYPE  : BRAM9K;
      DIMENSION  : $BRAM1_X 0 $BRAM1_X 0;
      GRID_INDEX : LOGIC $SEAM2_G;
    END_LOGIC

    LOGIC MULT1
      TILE_TYPE  : MultTILE;
      CELL_TYPE  : MULT;
      DIMENSION  : $MULT1_X 0 $MULT1_X 0;
      GRID_INDEX : LOGIC $SEAM3_G;
    END_LOGIC
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    SKIP_X : $GCLK_XN0 $DPCLK_XN0 $DPCLK_XN1 $DPCLK_XN2 $DPCLK_XN3 $CDPCLK_XN0 $CDPCLK_XN1 $MULT0_X $BRAM0_X $BRAM1_X $MULT1_X $PLLOUT1_XN $PLLOUT2_XN;
    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO

    SKIP_X : $GCLK_XS0 $DPCLK_XS0 $DPCLK_XS1 $DPCLK_XS2 $DPCLK_XS3 $CDPCLK_XS0 $CDPCLK_XS1 $MULT0_X $BRAM0_X $BRAM1_X $MULT1_X $PLLOUT0_XS $PLLOUT3_XS;
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : 1 $GCLK_YW0 $DPCLK_YW0 $DPCLK_YW1 $CDPCLK_YW0 $CDPCLK_YW1;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO

    SKIP_Y : 1 $GCLK_YE0 $DPCLK_YE0 $DPCLK_YE1 $CDPCLK_YE0 $CDPCLK_YE1;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_YW0 0 $GCLK_YW0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_YE0 $MAX_X $GCLK_YE0;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_ION
    DIRECTION  : N;
    DIMENSION  : $GCLK_XN0 $MAX_Y $GCLK_XN0 $MAX_Y;
    GRID_INDEX : GCLK 2;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOS
    DIRECTION  : S;
    DIMENSION  : $GCLK_XS0 0 $GCLK_XS0 0;
    GRID_INDEX : GCLK 3;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO

  GRID_GROUP
    ENUM_X : 0;
    ENUM_Y : $DPCLK_YW0 $DPCLK_YW1 $CDPCLK_YW0 $CDPCLK_YW1;
    IO IOW_DP
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 0;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XS0 $DPCLK_XS1 $DPCLK_XS2 $DPCLK_XS3 $CDPCLK_XS0 $CDPCLK_XS1;
    ENUM_Y : 0;
    IO IOS_DP
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 4;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $MAX_X;
    ENUM_Y : $DPCLK_YE0 $DPCLK_YE1 $CDPCLK_YE0 $CDPCLK_YE1;
    IO IOE_DP
      DIRECTION  : E;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 10;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO

    ENUM_X : $DPCLK_XN0 $DPCLK_XN1 $DPCLK_XN2 $DPCLK_XN3 $CDPCLK_XN0 $CDPCLK_XN1;
    ENUM_Y : $MAX_Y;
    IO ION_DP
      DIRECTION  : N;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : DPCLK 14;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
      TERM_IDS   : 2;
      PIN_INFO
      END_PIN_INFO
    END_IO
  END_GRID_GROUP

  BB zCLKDIS0
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : $MULT0_X $MAX_Y $MULT0_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
  END_BB

  BB zCLKDIS1
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 1;
    DIMENSION  : $MULT1_X $MAX_Y $MULT1_X $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4;
    TO_GRIDS   : CLKDIS 0 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 5 9;
    TO_GRIDS   : CLKDIS 0 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 2;
    TO_TERMS   : GCLK 10 14;
    TO_GRIDS   : CLKDIS 0 1;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 3;
    TO_TERMS   : GCLK 15 19;
    TO_GRIDS   : CLKDIS 0 1;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 0 $MAX_Y;
    GLOBAL_TRACKS
      // Use SEAM 0-11 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 0-5 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 0 11;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $SEAM0_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 6 17;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM1_L 0 $SEAM1_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 0 11;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM2_L 0 $SEAM2_R 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 6 17;
      FROM_GRID  : CLKDIS 1;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $SEAM3_L 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

  BB PLL0
    TILE_TYPE  : PLLTILE;
    CELL_TYPE  : PLLVE;
    GRID_INDEX : PLL 0;
    DIMENSION  : 0 1 0 1;
    TERM_INPUT : SEAM0 SEAM1 SEAM2 SEAM3 SEAM4 SEAM5 GCLK_PIN0 GCLK_PIN1 GCLK_PIN2 GCLK_PIN3 GCLK_PIN4 GCLK_PIN5 GCLK_PIN6 GCLK_PIN7;
    TERM_INPUT : PLL_FB0 IOTERM0;
    // Gclks should be at the front
    GCLK_OUTPUT : clkout0;
    GCLK_OUTPUT : clkout1;
    GCLK_OUTPUT : clkout2;
    GCLK_OUTPUT : clkout3;
    GCLK_OUTPUT : clkout4;
    TERM_OUTPUT : clkfbout;
    HAS_SRAM    : YES;
    PIN_STYLE   : CellInTile;

    PIN_INFO
      DIRECTION : E;
      INPUT  : pfden;
      INPUT  : resetn;
      INPUTS : phasecounterselect 3;
      INPUT  : phaseupdown;
      INPUT  : phasestep;
      INPUT  : scanclk;
      INPUT  : scanclkena;
      INPUT  : scandata;
      INPUT  : configupdate;
      INPUT  : ena SLICE_GCLKGEN2 GCLKGEN2_ENA;
      OUTPUT : lock;
      OUTPUT : scandataout;
      OUTPUT : scandone;
      OUTPUT : phasedone;
    END_PIN_INFO

    CONFIG_CHAIN
      CHAIN_TYPE   : CFG_SHIFT_CHAIN;
      CHAIN_ID     : 1;
      CHAIN_PREFIX : PLL;
      CHAIN_INPUT  : o_pll_shift   SHIFT   ;
      CHAIN_INPUT  : o_pll_shiftin SHIFTIN ;
      CHAIN_INPUT  : o_pll_read_en READ_EN ;
      CHAIN_INPUT  : o_pll_update  UPDATE  ;
      CHAIN_INPUT  : o_pll_cf_clk  SHIFTCLK;
      CHAIN_INPUT  : o_pll_porb    PORB    ;
      CHAIN_OUTPUT : i_pll_rdata   RDATA   ;
      // Order of CHAIN_BITS should match ic
      CHAIN_BITS : CFG_EN_PLLOUTN    1'b0;
      CHAIN_BITS : CFG_EN_PLLOUTP    1'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM_M 1'b0;
      CHAIN_BITS : CFG_DIVNUM_N      9'b0;
      CHAIN_BITS : CFG_DIVNUM_M      9'b0;
      CHAIN_BITS : CFG_DLYNUM_M      8'b0;
      CHAIN_BITS : CFG_DLYNUM_G5     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G4     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G3     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G2     8'b0;
      CHAIN_BITS : CFG_DLYNUM_G1     8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG5    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG4    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG3    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG2    8'b0;
      CHAIN_BITS : CFG_DIVNUM_LG1    8'b0;
      CHAIN_BITS : CFG_DIVNUM_HG1    8'b0;
      CHAIN_BITS : CFG_EN_DUTYTRIM   5'b0;
      CHAIN_BITS : CFG_BYPASS        5'b0;
      CHAIN_BITS : CFG_CASCADE       4'b0;
      CHAIN_BITS : CFG_CLK_EN5       1'b0;
      CHAIN_BITS : CFG_CLK_EN4       1'b0;
      CHAIN_BITS : CFG_CLK_EN3       1'b0;
      CHAIN_BITS : CFG_CLK_EN2       1'b0;
      CHAIN_BITS : CFG_CLK_EN1       1'b0;
      CHAIN_BITS : CFG_PllClkFbMUX   2'b0;
      CHAIN_BITS : CFG_FEEDBACK_MODE 1'b0;
      CHAIN_BITS : CFG_PLLFB_DLY     3'b0;
      CHAIN_BITS : CFG_SELCLK_M      3'b0;
      CHAIN_BITS : CFG_SELCLK_G5     3'b0;
      CHAIN_BITS : CFG_SELCLK_G4     3'b0;
      CHAIN_BITS : CFG_SELCLK_G3     3'b0;
      CHAIN_BITS : CFG_SELCLK_G2     3'b0;
      CHAIN_BITS : CFG_SELCLK_G1     3'b0;
      CHAIN_BITS : CFG_PllClkInMUX   3'b0;
      CHAIN_BITS : CFG_PllSeamMUX    3'b0;
      CHAIN_BITS : CFG_CP            3'b010;
      CHAIN_BITS : CFG_RREF          2'b01;
      CHAIN_BITS : CFG_RVI           2'b01;
      CHAIN_BITS : CFG_RLPF          2'b01;
      CHAIN_BITS : CFG_PLL_EN_FLAG   1'b1;
    END_CONFIG_CHAIN
  END_BB

  DECODER
    NAME         : wl0 l0;
    ID           : 0;
    DIMENSION    : 0 0 $MAX_X $MAX_Y;
    BL_MSB_FIRST : 1;
  END_DECODER
  DECODER
    ID           : 1;
  END_DECODER

  CCB
    GROUP dedicate
      INPUT  : i_tck PIN_16;
      INPUT  : i_tms PIN_18;
      INPUT  : i_tdi PIN_15;
      OUTPUT : o_tdo PIN_20;
      INPUT  : i_cen nCE;
    END_GROUP
    GROUP global
      OUTPUT : o_init_b    CONFIGBIT_INITB;
      OUTPUT : o_cfgdone   CHIP_CFG_DONE;
      OUTPUT : o_chip_rstb CHIP_RSTB;
      OUTPUT : o_init_emb  INIT_EMB;
      OUTPUT : o_porb_init PORB_INIT;
      INPUT  : im_msel     {i_msel2\,i_msel1\,i_msel0};
    END_GROUP
    GROUP io
      INPUT  : i_sysclk             CLKOSC_CCB;
      INPUT  : i_rst_n              RSTN_CCB;
      INPUT  : i_por_rstn           PORB_CCB;
      OUTPUT : o_init_done_ded_enb  INIT_DONE_MODE;
      OUTPUT : o_dev_oe_ded_enb     DEV_OE_MODE;
      OUTPUT : o_dev_clrn_ded_enb   DEV_CLRN_MODE;
      OUTPUT : o_nceo_ded_enb       NCEO_MODE;
      OUTPUT : o_dclk_ded_enb       DCLK_MODE;
      OUTPUT : o_data0_ded_enb      DATA0_MODE;
      OUTPUT : o_ncso_ded_enb       NCSO_MODE;
      OUTPUT : o_asdo_ded_enb       ASDO_MODE;
      OUTPUT : o_dclk_dir           DCLK_DIR;
      OUTPUT : o_init_done          CCB_INIT_DONE;
      OUTPUT : o_init_start         INIT_START;
      OUTPUT : o_cen                CCB_NCEO;
      OUTPUT : om_sysclk_freq_scale SYSCLK_FREQ_SEL 4;
      OUTPUT : o_csn                CCB_NCSO;
      OUTPUT : o_dclk               CCB_DCLK;
      OUTPUT : o_asdo               CCB_ASDO;
      OUTPUT : o_io_update          IO_UPDATE;
      OUTPUT : o_io_dev_oe          IO_DEV_OE;
      OUTPUT : o_io_cf_clk          IO_CF_CLK;
      OUTPUT : o_io_read_en         IO_READ_EN;
      OUTPUT : o_io_shift           IO_SHIFT;
      OUTPUT : o_io_porb            IO_PORB;
      OUTPUT : o_io_shiftin         SHIFT_IN;
      INPUT  : i_io_rdata           IO_RDATA;
    END_GROUP
  END_CCB
END_CHIP

CHIP AG40K
  IsHidden     : YES;
  FAMILY       : AG_10K;
  CHARACTER    : SMIC055D_15K_GV0;
  QuartusFamily: Cyclone\ IV\ E;
  HasIoChain   : NO;
  SIZE         : 69 44;
  DeviceID     : 0x04000001;
  QuartusDevice: EP4CE40F23C8;
  GclkInverted : NO;
  FlashType    : SPI;
  SEAM_COUNT   : 6;
  GCLK_COUNT   : 10;
  SEAM_REGIONS : 2;
  IO_TYPE      : RIO;
  ConfigSuffix : _agx;

  CHIP_VAR : CORE_X   66;
  CHIP_VAR : CORE_Y   42;
  CHIP_VAR : ROGIC_X  67;
  CHIP_VAR : MAX_X    68;
  CHIP_VAR : MAX_Y    43;
  CHIP_VAR : GCLK_Y0  20;
  CHIP_VAR : GCLK_Y1  21;
  CHIP_VAR : WL_L     30;
  CHIP_VAR : WL_R     31;

  TrackWidth   : T4X  16;
  TrackWidth   : T24X 1;
  TrackWidth   : T16Y 1;

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    LOGIC ZLOGIC0
      DIMENSION  : 1 0 $WL_L 0;
      GRID_INDEX : LOGIC 1;
    END_LOGIC

    LOGIC ZLOGIC1
      DIMENSION  : $WL_R 0 $CORE_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC

    LOGIC ROGIC
      TILE_TYPE  : RogicTILE;
      DIMENSION  : $ROGIC_X 0 $ROGIC_X 0;
      GRID_INDEX : LOGIC $MAX_Y;
    END_LOGIC
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X : 1 $CORE_X;
    DELTA_Y : 0 0;

    IO ION
      DIRECTION  : N;
      DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
      GRID_INDEX : ION 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO
    IO IOS
      DIRECTION  : S;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOS 1;
      IO_COUNT   : 4;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  GRID_GROUP
    DELTA_X    : 0 0;
    DELTA_Y    : 1 $CORE_Y;

    SKIP_Y : $GCLK_Y0;
    IO IOW
      DIRECTION  : W;
      DIMENSION  : 0 0 0 0;
      GRID_INDEX : IOW 1;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO

    SKIP_Y : $GCLK_Y1;
    IO IOE
      DIRECTION  : E;
      DIMENSION  : $MAX_X 0 $MAX_X 0;
      GRID_INDEX : IOE $MAX_Y;
      IO_COUNT   : 6;
      GCLK_COUNT : 0;
    END_IO
  END_GRID_GROUP

  IO GCLK_IOW
    DIRECTION  : W;
    DIMENSION  : 0 $GCLK_Y0 0 $GCLK_Y0;
    GRID_INDEX : GCLK 0;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO
  IO GCLK_IOE
    DIRECTION  : E;
    DIMENSION  : $MAX_X $GCLK_Y1 $MAX_X $GCLK_Y1;
    GRID_INDEX : GCLK 1;
    IO_COUNT   : 4;
    GCLK_COUNT : 5;
    PIN_INFO
    END_PIN_INFO
  END_IO

  BB zCLKDIS
    TILE_TYPE  : ClkdisTILE;
    CELL_TYPE  : IO_GCLK;
    GRID_INDEX : CLKDIS 0;
    DIMENSION  : 0 $MAX_Y 0 $MAX_Y;
    GCLK_OUTPUT: PLL_FB0;
    GCLK_OUTPUT: PLL_FB1;
  END_BB

  GLOBAL_TRACKS
    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 0;
    TO_TERMS   : GCLK 0 4;
    TO_GRIDS   : CLKDIS 0;

    FROM_TERMS : GCLK 0 4;
    FROM_GRID  : GCLK 1;
    TO_TERMS   : GCLK 5 9;
    TO_GRIDS   : CLKDIS 0;
  END_GLOBAL_TRACKS

  GRID_GROUP
    DELTA_Y : 0 $MAX_Y;
    GLOBAL_TRACKS
      // Use SEAM 0-11 in FROM_TERMS to make from term index to jump 12 for each grid.
      // Only SEAM 0-5 drives SEAM 0-5 for each TO_GRID.
      FROM_TERMS : SEAM 0 11;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : 0 0 $WL_L 0;
    END_GLOBAL_TRACKS
    GLOBAL_TRACKS
      FROM_TERMS : SEAM 6 17;
      FROM_GRID  : CLKDIS 0;
      TO_TERMS   : SEAM 0 5;
      TO_BBOX    : $WL_R 0 $MAX_X 0;
    END_GLOBAL_TRACKS
  END_GRID_GROUP

END_CHIP

