Analysis & Synthesis report for addr_card
Fri Dec 17 16:44:11 2004
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (No Restructuring Performed)
  5. WYSIWYG Cells
  6. General Register Statistics
  7. In-System Memory Content Editor Setting
  8. Hierarchy
  9. State Machine - frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state
 10. State Machine - frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state
 11. State Machine - frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state
 12. State Machine - ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state
 13. State Machine - ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state
 14. State Machine - leds:leds_slave|pres_state
 15. State Machine - dispatch:cmd0|pres_state
 16. State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state
 17. State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state
 18. State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state
 19. State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state
 20. State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state
 21. State Machine - dispatch:cmd0|dispatch_wishbone:wishbone|pres_state
 22. State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state
 23. State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state
 24. State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state
 25. State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state
 26. Analysis & Synthesis Resource Utilization by Entity
 27. Analysis & Synthesis Equations
 28. Analysis & Synthesis Source Files Read
 29. Analysis & Synthesis Resource Usage Summary
 30. Analysis & Synthesis RAM Summary
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 17 16:44:11 2004         ;
; Quartus II Version          ; 4.1 Build 208 09/10/2004 SP 2 SJ Full Version ;
; Revision Name               ; addr_card                                     ;
; Top-level Entity Name       ; addr_card                                     ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; 2,264                                         ;
; Total pins                  ; 280                                           ;
; Total memory bits           ; 12,544                                        ;
; DSP block 9-bit elements    ; 0                                             ;
; Total PLLs                  ; 1                                             ;
; Total DLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+--------------------------------------------------------------------+--------------+---------------+
; Option                                                             ; Setting      ; Default Value ;
+--------------------------------------------------------------------+--------------+---------------+
; Device                                                             ; EP1S10F780C5 ;               ;
; Restructure Multiplexers                                           ; Auto         ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off          ; off           ;
; Disk space/compilation speed tradeoff                              ; Normal       ; Normal        ;
; Preserve fewer node names                                          ; On           ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off          ; Off           ;
; Verilog Version                                                    ; Verilog_2001 ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93       ; VHDL93        ;
; Family name                                                        ; Stratix      ; Stratix       ;
; Top-level entity name                                              ; addr_card    ; addr_card     ;
; State Machine Processing                                           ; Auto         ; Auto          ;
; DSP Block Balancing                                                ; Auto         ; Auto          ;
; NOT Gate Push-Back                                                 ; On           ; On            ;
; Power-Up Don't Care                                                ; On           ; On            ;
; Remove Redundant Logic Cells                                       ; Off          ; Off           ;
; Remove Duplicate Registers                                         ; On           ; On            ;
; Ignore CARRY Buffers                                               ; Off          ; Off           ;
; Ignore CASCADE Buffers                                             ; Off          ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off          ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off          ; Off           ;
; Ignore LCELL Buffers                                               ; Off          ; Off           ;
; Ignore SOFT Buffers                                                ; On           ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off          ; Off           ;
; Optimization Technique -- Stratix/Stratix GX                       ; Balanced     ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70           ; 70            ;
; Auto Carry Chains                                                  ; On           ; On            ;
; Auto Open-Drain Pins                                               ; On           ; On            ;
; Remove Duplicate Logic                                             ; On           ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off          ; Off           ;
; Perform gate-level register retiming                               ; Off          ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On           ; On            ;
; Auto ROM Replacement                                               ; On           ; On            ;
; Auto RAM Replacement                                               ; On           ; On            ;
; Auto DSP Block Replacement                                         ; On           ; On            ;
; Auto Shift Register Replacement                                    ; On           ; On            ;
; Auto Clock Enable Replacement                                      ; On           ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On           ; On            ;
; Auto RAM Block Balancing                                           ; On           ; On            ;
; Auto Resource Sharing                                              ; Off          ; Off           ;
; Allow Any RAM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any ROM Size For Recognition                                 ; Off          ; Off           ;
; Allow Any Shift Register Size For Recognition                      ; Off          ; Off           ;
+--------------------------------------------------------------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2:1                ; 56 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|reg:cmd1|reg_o[10]                                                                                                                                                                                                         ;
; 2:1                ; 13 bits   ; 13 LEs        ; 13 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|reg:reply0|reg_o[3]                                                                                                                                                                                                        ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15]                                                                                                                                                               ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|num_items[31]                                                                                                                                          ;
; 2:1                ; 13 bits   ; 13 LEs        ; 13 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12]                                                                                                                                                              ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|count[1]                                                                                                                                                 ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|count[5]                                                                                                                                                    ;
; 2:1                ; 64 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12]                                                                                                                                                               ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[1]                                                                                                                                         ;
; 2:1                ; 64 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5]                                                                                                                                                                      ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[1]                                                                                                                                                 ;
; 2:1                ; 12 bits   ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer|reg[8]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[0]                                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count[1]                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count[5]                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count[12]                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[0]                                                                                                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count[15]                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3]                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|reg:cmd0|reg_o[19]                                                                                                                                                                                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26]                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30]                                                                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]                                                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer|reg[6]                                                                                                                          ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|next_state.wait_frm_rst                                                                                                                                                            ;
; 2:1                ; 8 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren                                                                                                                                                                 ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|off_val_wren                                                                                                                                                                           ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |addr_card|leds:leds_slave|next_state.send_packet                                                                                                                                                                                                   ;
; 2:1                ; 304 bits  ; 304 LEs       ; 304 LEs              ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]                                                                                                                                                                                       ;
; 2:1                ; 3 bits    ; 3 LEs         ; 3 LEs                ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld                                                                                                                                                                                     ;
; 2:1                ; 38 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]                                                                                                                                                                               ;
; 2:1                ; 4 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|temp_byte0_ld                                                                                                                                                                 ;
; 2:1                ; 32 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[1]                                                                                                                                                     ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|clk_count~5                                                                                                                                                                        ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]                                                                                                                                                                               ;
; 2:1                ; 13 bits   ; 13 LEs        ; 13 LEs               ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[0]                                                                                                                                                                             ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.error                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[7]                                                                                                                                                                        ;
; 3:1                ; 41 bits   ; 82 LEs        ; 41 LEs               ; 41 LEs                 ; No         ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[28]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_next_state.initialize_crc                                                                                                                                                                ;
; 15:1               ; 29 bits   ; 290 LEs       ; 232 LEs              ; 58 LEs                 ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]                                                                                                                                                                             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; No         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]                                                                                                                                                                             ;
; 2:1                ; 6 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                          ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ;
; 2:1                ; 5 bits    ; 5 LEs         ; 5 LEs                ; 0 LEs                  ; Yes        ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                 ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |addr_card|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 415   ;
; Number of synthesis-generated cells                    ; 1849  ;
; Number of WYSIWYG LUTs                                 ; 415   ;
; Number of synthesis-generated LUTs                     ; 1325  ;
; Number of WYSIWYG registers                            ; 241   ;
; Number of synthesis-generated registers                ; 929   ;
; Number of cells with combinational logic only          ; 1094  ;
; Number of cells with registers only                    ; 524   ;
; Number of cells with combinational logic and registers ; 646   ;
+--------------------------------------------------------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 105   ;
; Number of registers using Asynchronous Clear ; 1078  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 826   ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Setting                                                                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; dq          ; 32    ; 64    ; Read/Write ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------+
; Hierarchy ;
+-----------+
addr_card
 |-- ac_dac_ctrl:ac_dac_ctrl_slave
      |-- ac_dac_ctrl_core:acdcc
           |-- reg:\gen_dac_data_reg:0:dac_data_reg
           |-- reg:\gen_dac_data_reg:1:dac_data_reg
           |-- reg:\gen_dac_data_reg:2:dac_data_reg
           |-- reg:\gen_dac_data_reg:3:dac_data_reg
           |-- reg:\gen_dac_data_reg:4:dac_data_reg
           |-- reg:\gen_dac_data_reg:5:dac_data_reg
           |-- reg:\gen_dac_data_reg:6:dac_data_reg
           |-- reg:\gen_dac_data_reg:7:dac_data_reg
           |-- reg:\gen_dac_data_reg:8:dac_data_reg
           |-- reg:\gen_dac_data_reg:9:dac_data_reg
           |-- reg:\gen_dac_data_reg:10:dac_data_reg
           |-- counter:row_counter
      |-- ac_dac_ctrl_wbs:wbi
           |-- reg:mux_en_reg
           |-- tpram_32bit_x_64:off_ram
                |-- alt3pram:alt3pram_component
                     |-- altdpram:altdpram_component1
                          |-- altsyncram:ram_block
                               |-- altsyncram_0hf1:auto_generated
                     |-- altdpram:altdpram_component2
                          |-- altsyncram:ram_block
                               |-- altsyncram_0hf1:auto_generated
           |-- tpram_32bit_x_64:on_ram
                |-- alt3pram:alt3pram_component
                     |-- altdpram:altdpram_component1
                          |-- altsyncram:ram_block
                               |-- altsyncram_0hf1:auto_generated
                     |-- altdpram:altdpram_component2
                          |-- altsyncram:ram_block
                               |-- altsyncram_0hf1:auto_generated
           |-- ac_dac_ctrl_ramdq:row_order_ram
                |-- altsyncram:altsyncram_component
                     |-- altsyncram_4l01:auto_generated
                          |-- altsyncram_tfb2:altsyncram1
                          |-- sld_mod_ram_rom:mgl_prim2
                               |-- sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
                               |-- lpm_counter:ram_rom_addr_reg_rtl_0
                                    |-- alt_counter_stratix:wysi_counter
                               |-- lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1
                                    |-- alt_counter_stratix:wysi_counter
 |-- dispatch:cmd0
      |-- reg:cmd0
      |-- reg:cmd1
      |-- dispatch_data_buf:receive_buf
           |-- altsyncram:altsyncram_component
                |-- altsyncram_64b1:auto_generated
      |-- dispatch_cmd_receive:receiver
           |-- lvds_rx:cmd_rx
                |-- counter:byte_counter
                |-- async_rx:receive
                     |-- shift_reg:rx_buffer
                     |-- counter:rx_counter
                     |-- shift_reg:rx_sample
                |-- reg:rx_buffer
                |-- reg:temp_byte0
                |-- reg:temp_byte1
                |-- reg:temp_byte2
           |-- counter:crc_bit_counter
           |-- crc:crc_calc
                |-- lpm_counter:bit_count_rtl_7
                     |-- alt_counter_stratix:wysi_counter
           |-- shift_reg:crc_data_reg
           |-- reg:crc_data_size_reg
           |-- counter:data_counter
                |-- lpm_counter:count_rtl_8
                     |-- alt_counter_stratix:wysi_counter
           |-- counter:header_counter
           |-- reg:tmp_word0
           |-- reg:tmp_word1
      |-- reg:reply0
      |-- reg:reply1
      |-- reg:reply2
      |-- dispatch_data_buf:transmit_buf
           |-- altsyncram:altsyncram_component
                |-- altsyncram_64b1:auto_generated
      |-- dispatch_reply_transmit:transmitter
           |-- counter:crc_bit_counter
           |-- crc:crc_calc
                |-- lpm_counter:bit_count_rtl_3
                     |-- alt_counter_stratix:wysi_counter
           |-- shift_reg:crc_data_reg
           |-- reg:data_size_reg
           |-- lvds_tx:reply_tx
                |-- counter:byte_counter
                |-- async_tx:transmit
                     |-- counter:clk_divide
                     |-- shift_reg:tx_buffer
                     |-- counter:tx_counter
                |-- fifo:tx_buffer
                     |-- altsyncram:fifo_storage
                          |-- altsyncram_o221:auto_generated
                     |-- lpm_counter:num_items_rtl_5
                          |-- alt_counter_stratix:wysi_counter
                     |-- lpm_counter:read_pointer
                          |-- alt_counter_stratix:wysi_counter
                     |-- lpm_counter:write_pointer
                          |-- alt_counter_stratix:wysi_counter
           |-- counter:word_counter
                |-- lpm_counter:count_rtl_4
                     |-- alt_counter_stratix:wysi_counter
      |-- dispatch_wishbone:wishbone
           |-- counter:addr_gen
                |-- lpm_counter:count_rtl_6
                     |-- alt_counter_stratix:wysi_counter
           |-- us_timer:wdt
                |-- lpm_counter:us_count_rtl_0
                     |-- alt_counter_stratix:wysi_counter
 |-- frame_timing:frame_timing_slave
      |-- frame_timing_core:ftc
           |-- reg:clock_err_reg
           |-- counter:frame_period_cntr
                |-- lpm_counter:count_rtl_1
                     |-- alt_counter_stratix:wysi_counter
           |-- counter:row_dwell_cntr
                |-- lpm_counter:count_rtl_2
                     |-- alt_counter_stratix:wysi_counter
      |-- frame_timing_wbs:wbi
           |-- reg:address_on_delay_reg
           |-- reg:feedback_delay_reg
           |-- reg:init_window_req_reg
           |-- reg:num_rows_reg
           |-- reg:resync_req_reg
           |-- reg:row_length_reg
           |-- reg:sample_delay_reg
           |-- reg:sample_num_reg
 |-- leds:leds_slave
 |-- ac_pll:pll0
      |-- altpll:altpll_component
 |-- sld_hub:sld_hub_inst
      |-- sld_dffex:\GEN_IRF:1:IRF
      |-- sld_dffex:\GEN_SHADOW_IRF:1:S_IRF
      |-- sld_dffex:BROADCAST
      |-- sld_rom_sr:HUB_INFO_REG
      |-- lpm_decode:instruction_decoder
           |-- decode_bje:auto_generated
      |-- sld_dffex:IRF_ENA
      |-- sld_dffex:IRF_ENA_0
      |-- sld_dffex:IRSR
      |-- lpm_shiftreg:jtag_ir_register
      |-- sld_jtag_state_machine:jtag_state_machine
      |-- sld_dffex:RESET


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state                                                                                 ;
+----------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                             ; current_init_win_state~24 ; current_init_win_state~23 ; current_init_win_state~22 ; current_init_win_state~21 ; current_init_win_state~20 ;
+----------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; current_init_win_state.init_off  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; current_init_win_state.init_on   ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
; current_init_win_state.init_hold ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ;
; current_init_win_state.set       ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ;
; current_init_win_state.set_hold  ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ;
+----------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; State Machine - frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state                         ;
+---------------------------------+------------------+------------------+------------------+------------------+
; Name                            ; current_state~23 ; current_state~22 ; current_state~21 ; current_state~20 ;
+---------------------------------+------------------+------------------+------------------+------------------+
; current_state.wait_frm_rst      ; 0                ; 0                ; 0                ; 0                ;
; current_state.count_up          ; 0                ; 0                ; 1                ; 1                ;
; current_state.got_sync          ; 0                ; 1                ; 0                ; 1                ;
; current_state.wait_to_latch_err ; 1                ; 0                ; 0                ; 1                ;
+---------------------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------------------------------+
; State Machine - frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state ;
+--------------------+------------------+------------------+-------------------------+
; Name               ; current_state~22 ; current_state~21 ; current_state~20        ;
+--------------------+------------------+------------------+-------------------------+
; current_state.idle ; 0                ; 0                ; 0                       ;
; current_state.wr   ; 0                ; 1                ; 1                       ;
; current_state.rd   ; 1                ; 0                ; 1                       ;
+--------------------+------------------+------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state                                                             ;
+---------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                            ; row_current_state~24 ; row_current_state~23 ; row_current_state~22 ; row_current_state~21 ; row_current_state~20 ;
+---------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; row_current_state.idle          ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; row_current_state.load_on_val   ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; row_current_state.latch_on_val  ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; row_current_state.load_off_val  ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; row_current_state.latch_off_val ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+---------------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+---------------------------------------------------------------------------------+
; State Machine - ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state ;
+--------------------+------------------+------------------+----------------------+
; Name               ; current_state~22 ; current_state~21 ; current_state~20     ;
+--------------------+------------------+------------------+----------------------+
; current_state.idle ; 0                ; 0                ; 0                    ;
; current_state.wr   ; 0                ; 1                ; 1                    ;
; current_state.rd   ; 1                ; 0                ; 1                    ;
+--------------------+------------------+------------------+----------------------+


+----------------------------------------------------------------------------------------+
; State Machine - leds:leds_slave|pres_state                                             ;
+------------------------+---------------+---------------+---------------+---------------+
; Name                   ; pres_state~23 ; pres_state~22 ; pres_state~21 ; pres_state~20 ;
+------------------------+---------------+---------------+---------------+---------------+
; pres_state.idle        ; 0             ; 0             ; 0             ; 0             ;
; pres_state.get_packet  ; 0             ; 0             ; 1             ; 1             ;
; pres_state.send_packet ; 0             ; 1             ; 0             ; 1             ;
; pres_state.done        ; 1             ; 0             ; 0             ; 1             ;
+------------------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|pres_state                                              ;
+-----------------------+---------------+---------------+---------------+---------------+
; Name                  ; pres_state~23 ; pres_state~22 ; pres_state~21 ; pres_state~20 ;
+-----------------------+---------------+---------------+---------------+---------------+
; pres_state.fetch      ; 0             ; 0             ; 0             ; 0             ;
; pres_state.initialize ; 0             ; 0             ; 1             ; 1             ;
; pres_state.execute    ; 0             ; 1             ; 0             ; 1             ;
; pres_state.reply      ; 1             ; 0             ; 0             ; 1             ;
+-----------------------+---------------+---------------+---------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state                                                                      ;
+-------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name                          ; crc_pres_state~25 ; crc_pres_state~24 ; crc_pres_state~23 ; crc_pres_state~22 ; crc_pres_state~21 ; crc_pres_state~20 ;
+-------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; crc_pres_state.idle_crc       ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; crc_pres_state.initialize_crc ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; crc_pres_state.calculate_crc  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; crc_pres_state.crc_word_done  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; crc_pres_state.load_next_word ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; crc_pres_state.crc_all_done   ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state                                        ;
+-------------------------+------------------+------------------+------------------+------------------+------------------+
; Name                    ; tx_pres_state~24 ; tx_pres_state~23 ; tx_pres_state~22 ; tx_pres_state~21 ; tx_pres_state~20 ;
+-------------------------+------------------+------------------+------------------+------------------+------------------+
; tx_pres_state.idle_tx   ; 0                ; 0                ; 0                ; 0                ; 0                ;
; tx_pres_state.calc_crc  ; 0                ; 0                ; 0                ; 1                ; 1                ;
; tx_pres_state.send_word ; 0                ; 0                ; 1                ; 0                ; 1                ;
; tx_pres_state.send_crc  ; 0                ; 1                ; 0                ; 0                ; 1                ;
; tx_pres_state.tx_done   ; 1                ; 0                ; 0                ; 0                ; 1                ;
+-------------------------+------------------+------------------+------------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state         ;
+-----------------------+---------------+---------------+---------------+---------------+---------------+
; Name                  ; pres_state~24 ; pres_state~23 ; pres_state~22 ; pres_state~21 ; pres_state~20 ;
+-----------------------+---------------+---------------+---------------+---------------+---------------+
; pres_state.idle       ; 0             ; 0             ; 0             ; 0             ; 0             ;
; pres_state.send       ; 0             ; 0             ; 0             ; 1             ; 1             ;
; pres_state.busy       ; 0             ; 0             ; 1             ; 0             ; 1             ;
; pres_state.setup_byte ; 0             ; 1             ; 0             ; 0             ; 1             ;
; pres_state.setup_word ; 1             ; 0             ; 0             ; 0             ; 1             ;
+-----------------------+---------------+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state ;
+------------------+---------------+---------------+-----------------------------------------------------------+
; Name             ; pres_state~25 ; pres_state~24 ; pres_state~23                                             ;
+------------------+---------------+---------------+-----------------------------------------------------------+
; pres_state.empty ; 0             ; 0             ; 0                                                         ;
; pres_state.some  ; 0             ; 1             ; 1                                                         ;
; pres_state.full  ; 1             ; 0             ; 1                                                         ;
+------------------+---------------+---------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state ;
+---------------------+---------------+---------------+-----------------------------------------------------------+
; Name                ; pres_state~22 ; pres_state~21 ; pres_state~20                                             ;
+---------------------+---------------+---------------+-----------------------------------------------------------+
; pres_state.idle     ; 0             ; 0             ; 0                                                         ;
; pres_state.setup    ; 0             ; 1             ; 1                                                         ;
; pres_state.transmit ; 1             ; 0             ; 1                                                         ;
+---------------------+---------------+---------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_wishbone:wishbone|pres_state                 ;
+---------------------+---------------+---------------+---------------+---------------+
; Name                ; pres_state~23 ; pres_state~22 ; pres_state~21 ; pres_state~20 ;
+---------------------+---------------+---------------+---------------+---------------+
; pres_state.idle     ; 0             ; 0             ; 0             ; 0             ;
; pres_state.wb_cycle ; 0             ; 0             ; 1             ; 1             ;
; pres_state.done     ; 0             ; 1             ; 0             ; 1             ;
; pres_state.error    ; 1             ; 0             ; 0             ; 1             ;
+---------------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state                                                                                                ;
+-------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name                          ; crc_pres_state~26 ; crc_pres_state~25 ; crc_pres_state~24 ; crc_pres_state~23 ; crc_pres_state~22 ; crc_pres_state~21 ; crc_pres_state~20 ;
+-------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; crc_pres_state.idle_crc       ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; crc_pres_state.initialize_crc ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; crc_pres_state.calculate_crc  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; crc_pres_state.crc_word_done  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; crc_pres_state.sync_preamble  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; crc_pres_state.receive_word   ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; crc_pres_state.load_next_word ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state                                                                                                                                                                                   ;
+-------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name                    ; rx_pres_state~31 ; rx_pres_state~30 ; rx_pres_state~29 ; rx_pres_state~28 ; rx_pres_state~27 ; rx_pres_state~26 ; rx_pres_state~25 ; rx_pres_state~24 ; rx_pres_state~23 ; rx_pres_state~22 ; rx_pres_state~21 ; rx_pres_state~20 ;
+-------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; rx_pres_state.rx_hdr    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; rx_pres_state.rx_data   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; rx_pres_state.rx_crc    ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; rx_pres_state.incr_hdr  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; rx_pres_state.incr_data ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.incr_skip ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.parse_hdr ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.write_buf ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.skip_cmd  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.latch_hdr ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.done      ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; rx_pres_state.error     ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state                            ;
+------------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name             ; pres_state~25 ; pres_state~24 ; pres_state~23 ; pres_state~22 ; pres_state~21 ; pres_state~20 ;
+------------------+---------------+---------------+---------------+---------------+---------------+---------------+
; pres_state.idle  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; pres_state.recv  ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; pres_state.latch ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; pres_state.ack   ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; pres_state.ready ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; pres_state.done  ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+------------------+---------------+---------------+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------------------+
; State Machine - dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state ;
+--------------------+---------------+---------------+---------------------------------------------------+
; Name               ; pres_state~22 ; pres_state~21 ; pres_state~20                                     ;
+--------------------+---------------+---------------+---------------------------------------------------+
; pres_state.idle    ; 0             ; 0             ; 0                                                 ;
; pres_state.receive ; 0             ; 1             ; 1                                                 ;
; pres_state.done    ; 1             ; 0             ; 1                                                 ;
+--------------------+---------------+---------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |addr_card                                                                ; 2264 (22)   ; 1170         ; 12544       ; 0            ; 0       ; 0         ; 0         ; 275  ; 0            ; 1094 (22)    ; 524 (0)           ; 646 (0)          ; 378 (0)         ; |addr_card                                                                                                                                                                                                                                                           ;
;    |ac_dac_ctrl:ac_dac_ctrl_slave|                                        ; 213 (0)     ; 115          ; 7936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 98 (0)       ; 43 (0)            ; 72 (0)           ; 17 (0)          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave                                                                                                                                                                                                                             ;
;       |ac_dac_ctrl_core:acdcc|                                            ; 84 (70)     ; 21           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 2 (2)             ; 19 (5)           ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc                                                                                                                                                                                                      ;
;          |reg:\gen_dac_data_reg:10:dac_data_reg|                          ; 14 (14)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg                                                                                                                                                                ;
;       |ac_dac_ctrl_wbs:wbi|                                               ; 129 (10)    ; 94           ; 7936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (8)       ; 41 (0)            ; 53 (2)           ; 17 (0)          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi                                                                                                                                                                                                         ;
;          |ac_dac_ctrl_ramdq:row_order_ram|                                ; 87 (0)      ; 60           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 9 (0)             ; 51 (0)           ; 17 (0)          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram                                                                                                                                                                         ;
;             |altsyncram:altsyncram_component|                             ; 87 (0)      ; 60           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 9 (0)             ; 51 (0)           ; 17 (0)          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component                                                                                                                                         ;
;                |altsyncram_4l01:auto_generated|                           ; 87 (0)      ; 60           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 9 (0)             ; 51 (0)           ; 17 (0)          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated                                                                                                          ;
;                   |altsyncram_tfb2:altsyncram1|                           ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1                                                                              ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 87 (55)     ; 60           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (16)      ; 9 (6)             ; 51 (33)          ; 17 (0)          ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                ;
;                      |lpm_counter:ram_rom_addr_reg_rtl_0|                 ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0                                             ;
;                         |alt_counter_stratix:wysi_counter|                ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|alt_counter_stratix:wysi_counter            ;
;                      |lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|      ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1                                  ;
;                         |alt_counter_stratix:wysi_counter|                ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|alt_counter_stratix:wysi_counter ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 20 (20)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 6 (6)            ; 5 (5)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                             ;
;          |reg:mux_en_reg|                                                 ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg                                                                                                                                                                                          ;
;          |tpram_32bit_x_64:off_ram|                                       ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram                                                                                                                                                                                ;
;             |alt3pram:alt3pram_component|                                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component                                                                                                                                                    ;
;                |altdpram:altdpram_component1|                             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                       ;
;                   |altsyncram:ram_block|                                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                  ;
;                      |altsyncram_0hf1:auto_generated|                     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated                                                                   ;
;                |altdpram:altdpram_component2|                             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                       ;
;                   |altsyncram:ram_block|                                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                  ;
;                      |altsyncram_0hf1:auto_generated|                     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated                                                                   ;
;          |tpram_32bit_x_64:on_ram|                                        ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram                                                                                                                                                                                 ;
;             |alt3pram:alt3pram_component|                                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component                                                                                                                                                     ;
;                |altdpram:altdpram_component1|                             ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                        ;
;                   |altsyncram:ram_block|                                  ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                   ;
;                      |altsyncram_0hf1:auto_generated|                     ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated                                                                    ;
;                |altdpram:altdpram_component2|                             ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                                        ;
;                   |altsyncram:ram_block|                                  ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                                                   ;
;                      |altsyncram_0hf1:auto_generated|                     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated                                                                    ;
;    |ac_pll:pll0|                                                          ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_pll:pll0                                                                                                                                                                                                                                               ;
;       |altpll:altpll_component|                                           ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|ac_pll:pll0|altpll:altpll_component                                                                                                                                                                                                                       ;
;    |dispatch:cmd0|                                                        ; 1373 (8)    ; 697          ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 676 (2)      ; 197 (0)           ; 500 (6)          ; 300 (0)         ; |addr_card|dispatch:cmd0                                                                                                                                                                                                                                             ;
;       |dispatch_cmd_receive:receiver|                                     ; 473 (131)   ; 297          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 176 (113)    ; 123 (1)           ; 174 (17)         ; 86 (28)         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver                                                                                                                                                                                                               ;
;          |counter:crc_bit_counter|                                        ; 12 (12)     ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter                                                                                                                                                                                       ;
;          |counter:data_counter|                                           ; 18 (5)      ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (0)           ; 13 (0)          ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter                                                                                                                                                                                          ;
;             |lpm_counter:count_rtl_8|                                     ; 13 (0)      ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; 13 (0)          ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8                                                                                                                                                                  ;
;                |alt_counter_stratix:wysi_counter|                         ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter                                                                                                                                 ;
;          |counter:header_counter|                                         ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter                                                                                                                                                                                        ;
;          |crc:crc_calc|                                                   ; 89 (57)     ; 64           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 64 (32)          ; 32 (0)          ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc                                                                                                                                                                                                  ;
;             |lpm_counter:bit_count_rtl_7|                                 ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7                                                                                                                                                                      ;
;                |alt_counter_stratix:wysi_counter|                         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter                                                                                                                                     ;
;          |lvds_rx:cmd_rx|                                                 ; 113 (14)    ; 86           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (8)       ; 57 (1)            ; 29 (5)           ; 7 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                                                                                ;
;             |async_rx:receive|                                            ; 41 (14)     ; 22           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (11)      ; 0 (0)             ; 22 (3)           ; 7 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive                                                                                                                                                                               ;
;                |counter:rx_counter|                                       ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter                                                                                                                                                            ;
;                |shift_reg:rx_buffer|                                      ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_buffer                                                                                                                                                           ;
;                |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample                                                                                                                                                           ;
;             |counter:byte_counter|                                        ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter                                                                                                                                                                           ;
;             |reg:rx_buffer|                                               ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:rx_buffer                                                                                                                                                                                  ;
;             |reg:temp_byte0|                                              ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte0                                                                                                                                                                                 ;
;             |reg:temp_byte1|                                              ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte1                                                                                                                                                                                 ;
;             |reg:temp_byte2|                                              ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:temp_byte2                                                                                                                                                                                 ;
;          |reg:crc_data_size_reg|                                          ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg                                                                                                                                                                                         ;
;          |reg:tmp_word0|                                                  ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0                                                                                                                                                                                                 ;
;          |reg:tmp_word1|                                                  ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1                                                                                                                                                                                                 ;
;          |shift_reg:crc_data_reg|                                         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg                                                                                                                                                                                        ;
;       |dispatch_data_buf:receive_buf|                                     ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_data_buf:receive_buf                                                                                                                                                                                                               ;
;          |altsyncram:altsyncram_component|                                ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component                                                                                                                                                                               ;
;             |altsyncram_64b1:auto_generated|                              ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated                                                                                                                                                ;
;       |dispatch_data_buf:transmit_buf|                                    ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_data_buf:transmit_buf                                                                                                                                                                                                              ;
;          |altsyncram:altsyncram_component|                                ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component                                                                                                                                                                              ;
;             |altsyncram_64b1:auto_generated|                              ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated                                                                                                                                               ;
;       |dispatch_reply_transmit:transmitter|                               ; 467 (103)   ; 211          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 256 (92)     ; 18 (1)            ; 193 (10)         ; 152 (28)        ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter                                                                                                                                                                                                         ;
;          |counter:crc_bit_counter|                                        ; 12 (12)     ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter                                                                                                                                                                                 ;
;          |counter:word_counter|                                           ; 21 (6)      ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 14 (0)           ; 14 (0)          ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter                                                                                                                                                                                    ;
;             |lpm_counter:count_rtl_4|                                     ; 15 (0)      ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 14 (0)           ; 14 (0)          ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4                                                                                                                                                            ;
;                |alt_counter_stratix:wysi_counter|                         ; 15 (15)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (14)          ; 14 (14)         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter                                                                                                                           ;
;          |crc:crc_calc|                                                   ; 79 (47)     ; 64           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 64 (32)          ; 32 (0)          ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc                                                                                                                                                                                            ;
;             |lpm_counter:bit_count_rtl_3|                                 ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3                                                                                                                                                                ;
;                |alt_counter_stratix:wysi_counter|                         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_3|alt_counter_stratix:wysi_counter                                                                                                                               ;
;          |lvds_tx:reply_tx|                                               ; 145 (8)     ; 71           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (3)       ; 4 (0)             ; 67 (5)           ; 72 (0)          ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx                                                                                                                                                                                        ;
;             |async_tx:transmit|                                           ; 42 (6)      ; 21           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (2)       ; 4 (0)             ; 17 (4)           ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit                                                                                                                                                                      ;
;                |counter:clk_divide|                                       ; 4 (4)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:clk_divide                                                                                                                                                   ;
;                |counter:tx_counter|                                       ; 6 (6)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter                                                                                                                                                   ;
;                |shift_reg:tx_buffer|                                      ; 26 (26)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 9 (9)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_buffer                                                                                                                                                  ;
;             |counter:byte_counter|                                        ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter                                                                                                                                                                   ;
;             |fifo:tx_buffer|                                              ; 93 (53)     ; 43           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 43 (3)           ; 72 (32)         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer                                                                                                                                                                         ;
;                |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage                                                                                                                                                 ;
;                   |altsyncram_o221:auto_generated|                        ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated                                                                                                                  ;
;                |lpm_counter:num_items_rtl_5|                              ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5                                                                                                                                             ;
;                   |alt_counter_stratix:wysi_counter|                      ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:num_items_rtl_5|alt_counter_stratix:wysi_counter                                                                                                            ;
;                |lpm_counter:read_pointer|                                 ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer                                                                                                                                                ;
;                   |alt_counter_stratix:wysi_counter|                      ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                                               ;
;                |lpm_counter:write_pointer|                                ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer                                                                                                                                               ;
;                   |alt_counter_stratix:wysi_counter|                      ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                                              ;
;          |reg:data_size_reg|                                              ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg                                                                                                                                                                                       ;
;          |shift_reg:crc_data_reg|                                         ; 94 (94)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg                                                                                                                                                                                  ;
;       |dispatch_wishbone:wishbone|                                        ; 295 (193)   ; 53           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 242 (189)    ; 3 (0)             ; 50 (4)           ; 62 (13)         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone                                                                                                                                                                                                                  ;
;          |counter:addr_gen|                                               ; 18 (5)      ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (0)           ; 13 (0)          ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen                                                                                                                                                                                                 ;
;             |lpm_counter:count_rtl_6|                                     ; 13 (0)      ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; 13 (0)          ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6                                                                                                                                                                         ;
;                |alt_counter_stratix:wysi_counter|                         ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter                                                                                                                                        ;
;          |us_timer:wdt|                                                   ; 84 (44)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (38)      ; 3 (3)             ; 33 (3)           ; 36 (6)          ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                                                                                     ;
;             |lpm_counter:us_count_rtl_0|                                  ; 40 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 30 (0)           ; 30 (0)          ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0                                                                                                                                                                          ;
;                |alt_counter_stratix:wysi_counter|                         ; 40 (40)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 30 (30)          ; 30 (30)         ; |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter                                                                                                                                         ;
;       |reg:cmd0|                                                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |addr_card|dispatch:cmd0|reg:cmd0                                                                                                                                                                                                                                    ;
;       |reg:cmd1|                                                          ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |addr_card|dispatch:cmd0|reg:cmd1                                                                                                                                                                                                                                    ;
;       |reg:reply0|                                                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; 0 (0)           ; |addr_card|dispatch:cmd0|reg:reply0                                                                                                                                                                                                                                  ;
;       |reg:reply1|                                                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|reg:reply1                                                                                                                                                                                                                                  ;
;       |reg:reply2|                                                        ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |addr_card|dispatch:cmd0|reg:reply2                                                                                                                                                                                                                                  ;
;    |frame_timing:frame_timing_slave|                                      ; 535 (0)     ; 282          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 253 (0)      ; 256 (0)           ; 26 (0)           ; 56 (0)          ; |addr_card|frame_timing:frame_timing_slave                                                                                                                                                                                                                           ;
;       |frame_timing_core:ftc|                                             ; 85 (64)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (58)      ; 0 (0)             ; 24 (6)           ; 56 (38)         ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc                                                                                                                                                                                                     ;
;          |counter:frame_period_cntr|                                      ; 15 (3)      ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (0)           ; 12 (0)          ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr                                                                                                                                                                           ;
;             |lpm_counter:count_rtl_1|                                     ; 12 (0)      ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; 12 (0)          ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1                                                                                                                                                   ;
;                |alt_counter_stratix:wysi_counter|                         ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 12 (12)         ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter                                                                                                                  ;
;          |counter:row_dwell_cntr|                                         ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr                                                                                                                                                                              ;
;             |lpm_counter:count_rtl_2|                                     ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2                                                                                                                                                      ;
;                |alt_counter_stratix:wysi_counter|                         ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter                                                                                                                     ;
;       |frame_timing_wbs:wbi|                                              ; 450 (194)   ; 258          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 192 (192)    ; 256 (0)           ; 2 (2)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi                                                                                                                                                                                                      ;
;          |reg:address_on_delay_reg|                                       ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                                                                                             ;
;          |reg:feedback_delay_reg|                                         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                                                                                               ;
;          |reg:init_window_req_reg|                                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg                                                                                                                                                                              ;
;          |reg:num_rows_reg|                                               ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg                                                                                                                                                                                     ;
;          |reg:resync_req_reg|                                             ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                                                                                                   ;
;          |reg:row_length_reg|                                             ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg                                                                                                                                                                                   ;
;          |reg:sample_delay_reg|                                           ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                                                                                                 ;
;          |reg:sample_num_reg|                                             ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                                                                                                   ;
;    |leds:leds_slave|                                                      ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 3 (3)            ; 0 (0)           ; |addr_card|leds:leds_slave                                                                                                                                                                                                                                           ;
;    |sld_hub:sld_hub_inst|                                                 ; 106 (31)    ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 37 (25)      ; 24 (1)            ; 45 (5)           ; 5 (0)           ; |addr_card|sld_hub:sld_hub_inst                                                                                                                                                                                                                                      ;
;       |lpm_decode:instruction_decoder|                                    ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                       ;
;          |decode_bje:auto_generated|                                      ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated                                                                                                                                                                             ;
;       |lpm_shiftreg:jtag_ir_register|                                     ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                        ;
;       |sld_dffex:BROADCAST|                                               ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                  ;
;       |sld_dffex:IRF_ENA_0|                                               ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                  ;
;       |sld_dffex:IRF_ENA|                                                 ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                    ;
;       |sld_dffex:IRSR|                                                    ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                       ;
;       |sld_dffex:RESET|                                                   ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                      ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                          ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                             ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                 ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                    ;
;       |sld_jtag_state_machine:jtag_state_machine|                         ; 21 (21)     ; 19           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; |addr_card|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                            ;
;       |sld_rom_sr:HUB_INFO_REG|                                           ; 19 (19)     ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 6 (6)            ; 5 (5)           ; |addr_card|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/scuba2_repository/cards/addr_card/addr_card/synth/addr_card.map.eqn.


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                        ;
+-----------------------------------------------------------------------------+-----------------+
; File Name                                                                   ; Used in Netlist ;
+-----------------------------------------------------------------------------+-----------------+
; ../../../library/sys_param/source/rtl/command_pack.vhd                      ; yes             ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd                          ; yes             ;
; ../../../all_cards/leds/source/rtl/leds.vhd                                 ; yes             ;
; ../../../all_cards/async/source/rtl/async_rx.vhd                            ; yes             ;
; ../../../all_cards/async/source/rtl/async_tx.vhd                            ; yes             ;
; ../../../all_cards/async/source/rtl/lvds_rx.vhd                             ; yes             ;
; ../../../all_cards/async/source/rtl/lvds_tx.vhd                             ; yes             ;
; ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd          ; yes             ;
; ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd                ; yes             ;
; ../../../all_cards/dispatch/source/rtl/dispatch.vhd                         ; yes             ;
; ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd             ; yes             ;
; ../../../all_cards/dispatch/source/rtl/dispatch_data_buf.vhd                ; yes             ;
; ../../pll/source/rtl/ac_pll.vhd                                             ; yes             ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd                                ; yes             ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd                           ; yes             ;
; ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd                            ; yes             ;
; ../../ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd                           ; yes             ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd                 ; yes             ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd            ; yes             ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd             ; yes             ;
; ../../../library/components/source/rtl/counter.vhd                          ; yes             ;
; ../../../library/components/source/rtl/crc.vhd                              ; yes             ;
; ../../../library/components/source/rtl/fifo.vhd                             ; yes             ;
; ../../../library/components/source/rtl/reg.vhd                              ; yes             ;
; ../../../library/components/source/rtl/shift_reg.vhd                        ; yes             ;
; ../../../library/components/source/rtl/us_timer.vhd                         ; yes             ;
; ../source/rtl/addr_card.vhd                                                 ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/altpll.tdf                      ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/aglobal41.inc                   ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/altsyncram.tdf                  ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/stratix_ram_block.inc           ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/altdpram.inc                    ; yes             ;
; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_64b1.tdf ; yes             ;
; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_o221.tdf ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/lpm_counter.tdf                 ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/lpm_constant.inc                ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/alt_counter_stratix.tdf         ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/stratix_lcell.inc               ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/alt3pram.tdf                    ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/altdpram.tdf                    ; yes             ;
; c:/altera/quartus41/libraries/others/maxplus2/memmodes.inc                  ; yes             ;
; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_0hf1.tdf ; yes             ;
; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_4l01.tdf ; yes             ;
; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/altsyncram_tfb2.tdf ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd             ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/sld_rom_sr.vhd                  ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/sld_hub.vhd                     ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/lpm_shiftreg.tdf                ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/lpm_decode.tdf                  ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/declut.inc                      ; yes             ;
; C:/scuba2_repository/cards/addr_card/addr_card/synth/db/decode_bje.tdf      ; yes             ;
; c:/altera/quartus41/libraries/megafunctions/sld_dffex.vhd                   ; yes             ;
+-----------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+-----------------------------------+-------------------------------------------+
; Resource                          ; Usage                                     ;
+-----------------------------------+-------------------------------------------+
; Logic cells                       ; 2,264                                     ;
; Total combinational functions     ; 1740                                      ;
; Total 4-input functions           ; 841                                       ;
; Total 3-input functions           ; 217                                       ;
; Total 2-input functions           ; 374                                       ;
; Total 1-input functions           ; 304                                       ;
; Total 0-input functions           ; 4                                         ;
; Combinational cells for routing   ; 0                                         ;
; Total registers                   ; 1170                                      ;
; Total logic cells in carry chains ; 378                                       ;
; I/O pins                          ; 275                                       ;
; Total memory bits                 ; 12544                                     ;
; Total PLLs                        ; 1                                         ;
; Maximum fan-out node              ; ac_pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                   ; 1244                                      ;
; Total fan-out                     ; 12419                                     ;
; Average fan-out                   ; 4.49                                      ;
+-----------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|altsyncram_tfb2:altsyncram1|ALTSYNCRAM            ; AUTO ; True Dual Port   ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|altsyncram:fifo_storage|altsyncram_o221:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Dec 17 16:43:23 2004
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off addr_card -c addr_card
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_pack.vhd
    Info: Found design unit 1: dispatch_pack
Info: Found 1 design units, including 0 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info: Found design unit 1: frame_timing_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info: Found design unit 1: frame_timing_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_core_pack
Info: Found 2 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/ascii_pack.vhd
    Info: Found design unit 1: ascii_pack
    Info: Found design unit 2: ascii_pack-body
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 1 design units, including 0 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
    Info: Found design unit 1: ac_dac_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/leds/source/rtl/leds_pack.vhd
    Info: Found design unit 1: leds_pack
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_ramdq.vhd
    Info: Found design unit 1: ac_dac_ctrl_ramdq-SYN
    Info: Found entity 1: ac_dac_ctrl_ramdq
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/leds/source/rtl/leds.vhd
    Info: Found design unit 1: leds-rtl
    Info: Found entity 1: leds
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/async_rx.vhd
    Info: Found design unit 1: async_rx-behaviour
    Info: Found entity 1: async_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/async_tx.vhd
    Info: Found design unit 1: async_tx-behaviour
    Info: Found entity 1: async_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info: Found design unit 1: dispatch_reply_transmit-rtl
    Info: Found entity 1: dispatch_reply_transmit
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info: Found design unit 1: dispatch_wishbone-rtl
    Info: Found entity 1: dispatch_wishbone
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch.vhd
    Info: Found design unit 1: dispatch-rtl
    Info: Found entity 1: dispatch
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info: Found design unit 1: dispatch_cmd_receive-rtl
    Info: Found entity 1: dispatch_cmd_receive
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_crc_test.vhd
    Info: Found design unit 1: dispatch_crc_test-rtl
    Info: Found entity 1: dispatch_crc_test
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_data_buf.vhd
    Info: Found design unit 1: dispatch_data_buf-SYN
    Info: Found entity 1: dispatch_data_buf
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/ac_pll.vhd
    Info: Found design unit 1: ac_pll-SYN
    Info: Found entity 1: ac_pll
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
    Info: Found design unit 1: ac_dac_ctrl-rtl
    Info: Found entity 1: ac_dac_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd
    Info: Found design unit 1: ac_dac_ctrl_core-rtl
    Info: Found entity 1: ac_dac_ctrl_core
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd
    Info: Found design unit 1: ac_dac_ctrl_wbs-rtl
    Info: Found entity 1: ac_dac_ctrl_wbs
Info: Found 2 design units, including 1 entities, in source file ../../ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
    Info: Found design unit 1: tpram_32bit_x_64-SYN
    Info: Found entity 1: tpram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info: Found design unit 1: frame_timing-beh
    Info: Found entity 1: frame_timing
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info: Found design unit 1: frame_timing_core-beh
    Info: Found entity 1: frame_timing_core
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info: Found design unit 1: frame_timing_wbs-rtl
    Info: Found entity 1: frame_timing_wbs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/write_spi_with_cs.vhd
    Info: Found design unit 1: write_spi_with_cs-rtl
    Info: Found entity 1: write_spi_with_cs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/crc.vhd
    Info: Found design unit 1: crc-behav
    Info: Found entity 1: crc
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/hex2ascii.vhd
    Info: Found design unit 1: hex2ascii-behav
    Info: Found entity 1: hex2ascii
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/init_1_wire.vhd
    Info: Found design unit 1: init_1_wire-behav
    Info: Found entity 1: init_1_wire
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/lfsr.vhd
    Info: Found design unit 1: lfsr-behav
    Info: Found entity 1: lfsr
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/ns_timer.vhd
    Info: Found design unit 1: ns_timer-rtl
    Info: Found entity 1: ns_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/prand.vhd
    Info: Found design unit 1: prand-behaviour
    Info: Found entity 1: prand
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/rs232_data_tx.vhd
    Info: Found design unit 1: rs232_data_tx-rtl
    Info: Found entity 1: rs232_data_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/slave_ctrl.vhd
    Info: Found design unit 1: slave_ctrl-rtl
    Info: Found entity 1: slave_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/sync_fifo_rx.vhd
    Info: Found design unit 1: sync_fifo_rx-SYN
    Info: Found entity 1: sync_fifo_rx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/sync_fifo_tx.vhd
    Info: Found design unit 1: sync_fifo_tx-SYN
    Info: Found entity 1: sync_fifo_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf.vhd
    Info: Found design unit 1: tri_state_buf-rtl
    Info: Found entity 1: tri_state_buf
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf_vec.vhd
    Info: Found design unit 1: tri_state_buf_vec-rtl
    Info: Found entity 1: tri_state_buf_vec
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/wb_slave.vhd
    Info: Found design unit 1: wb_slave-behav
    Info: Found entity 1: wb_slave
Info: Found 2 design units, including 1 entities, in source file ../source/rtl/addr_card.vhd
    Info: Found design unit 1: addr_card-top
    Info: Found entity 1: addr_card
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: VHDL Case Statement information at dispatch.vhd(316): OTHERS choice is never selected
Info: VHDL Case Statement information at dispatch.vhd(338): OTHERS choice is never selected
Info: VHDL Case Statement information at dispatch_cmd_receive.vhd(288): OTHERS choice is never selected
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_64b1.tdf
    Info: Found entity 1: altsyncram_64b1
Warning: Tied undriven net addr[31] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[30] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[29] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[28] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[27] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[26] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[25] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[24] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[23] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[22] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[21] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[20] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[19] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[18] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[17] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[16] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[15] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[14] at dispatch_wishbone.vhd(127) to GND or VCC
Warning: Tied undriven net addr[13] at dispatch_wishbone.vhd(127) to GND or VCC
Info: VHDL Case Statement information at dispatch_reply_transmit.vhd(264): OTHERS choice is never selected
Info: VHDL Case Statement information at dispatch_reply_transmit.vhd(375): OTHERS choice is never selected
Warning: Tied undriven net word_count[31] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[30] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[29] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[28] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[27] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[26] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[25] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[24] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[23] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[22] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[21] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[20] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[19] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[18] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[17] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[16] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[15] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net word_count[14] at dispatch_reply_transmit.vhd(104) to GND or VCC
Warning: Tied undriven net crc_bit_count[31] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[30] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[29] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[28] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[27] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[26] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[25] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[24] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[23] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[22] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[21] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[20] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[19] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[18] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[17] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[16] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[15] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[14] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[13] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[12] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[11] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[10] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[9] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[8] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[7] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: Tied undriven net crc_bit_count[6] at dispatch_reply_transmit.vhd(127) to GND or VCC
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Info: VHDL Case Statement information at fifo.vhd(248): OTHERS choice is never selected
Info: VHDL Case Statement information at fifo.vhd(291): OTHERS choice is never selected
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o221.tdf
    Info: Found entity 1: altsyncram_o221
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/alt_counter_stratix.tdf
    Info: Found entity 1: alt_counter_stratix
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Info: VHDL Case Statement information at ac_dac_ctrl_wbs.vhd(223): OTHERS choice is never selected
Info: VHDL Case Statement information at ac_dac_ctrl_wbs.vhd(260): OTHERS choice is never selected
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/alt3pram.tdf
    Info: Found entity 1: alt3pram
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0hf1.tdf
    Info: Found entity 1: altsyncram_0hf1
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4l01.tdf
    Info: Found entity 1: altsyncram_4l01
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tfb2.tdf
    Info: Found entity 1: altsyncram_tfb2
Info: Found 3 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/sld_mod_ram_rom.vhd
    Info: Found design unit 1: sld_mod_ram_rom_pack
    Info: Found design unit 2: sld_mod_ram_rom-rtl
    Info: Found entity 1: sld_mod_ram_rom
Info: Found 2 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/sld_rom_sr.vhd
    Info: Found design unit 1: sld_rom_sr-INFO_REG
    Info: Found entity 1: sld_rom_sr
Info: VHDL Case Statement information at ac_dac_ctrl_core.vhd(229): OTHERS choice is never selected
Info: VHDL Case Statement information at ac_dac_ctrl_core.vhd(271): OTHERS choice is never selected
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Info: VHDL Case Statement information at frame_timing_wbs.vhd(276): OTHERS choice is never selected
Info: VHDL Case Statement information at frame_timing_wbs.vhd(325): OTHERS choice is never selected
Info: VHDL Case Statement information at frame_timing_core.vhd(234): OTHERS choice is never selected
Info: VHDL Case Statement information at frame_timing_core.vhd(260): OTHERS choice is never selected
Info: VHDL Case Statement information at frame_timing_core.vhd(305): OTHERS choice is never selected
Info: VHDL Case Statement information at frame_timing_core.vhd(329): OTHERS choice is never selected
Warning: Tied undriven net frame_count_int[31] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[30] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[29] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[28] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[27] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[26] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[25] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[24] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[23] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[22] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[21] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[20] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[19] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[18] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[17] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[16] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[15] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[14] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[13] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net frame_count_int[12] at frame_timing_core.vhd(104) to GND or VCC
Warning: Tied undriven net row_count_int[31] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[30] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[29] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[28] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[27] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[26] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[25] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[24] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[23] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[22] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[21] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[20] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[19] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[18] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[17] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[16] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[15] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[14] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[13] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[12] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[11] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[10] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[9] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[8] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[7] at frame_timing_core.vhd(105) to GND or VCC
Warning: Tied undriven net row_count_int[6] at frame_timing_core.vhd(105) to GND or VCC
Warning: VHDL Process Statement warning at counter.vhd(108): signal count_reset is in statement, but is not in sensitivity list
Info: Found 6 design units, including 2 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/sld_hub.vhd
    Info: Found design unit 1: HUB_PACK
    Info: Found design unit 2: JTAG_PACK
    Info: Found design unit 3: sld_hub-rtl
    Info: Found design unit 4: sld_jtag_state_machine-rtl
    Info: Found entity 1: sld_hub
    Info: Found entity 2: sld_jtag_state_machine
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Found 1 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: Found 1 design units, including 1 entities, in source file db/decode_bje.tdf
    Info: Found entity 1: decode_bje
Info: Found 2 design units, including 1 entities, in source file ../../../../../altera/quartus41/libraries/megafunctions/sld_dffex.vhd
    Info: Found design unit 1: sld_dffex-DFFEX
    Info: Found entity 1: sld_dffex
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[29] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[28] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[27] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[26] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[25] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[24] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[23] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[22] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[21] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[20] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[19] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[18] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[17] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[16] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[15] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[14] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[13] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[12] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[11] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[10] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[9] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[8] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[7] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[6] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[5] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[4] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[3] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[2] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register dispatch:cmd0|reg:reply2|reg_o[0] with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a14
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a15
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a16
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a17
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a18
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a19
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a20
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a21
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a22
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a23
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a24
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a25
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a26
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a27
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a28
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a29
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a30
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a31
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a14
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a15
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a16
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a17
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a18
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a19
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a20
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a21
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a22
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a23
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a24
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a25
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a26
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a27
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a28
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a29
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a30
        Warning: Synthesized away node ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|ram_block1a31
Info: Duplicate registers merged to single register
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[12] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[11] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[10] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[9] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[8] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[7] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[6] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[5] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[4] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[3] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[2] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[1] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[0] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:9:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:8:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:7:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:6:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:5:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:4:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:3:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:2:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:1:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
    Info: Duplicate register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:0:dac_data_reg|reg_o[13] merged to single register ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13]
Info: Inferred 9 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=30) from the following logic: dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count[0]~180
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=12) from the following logic: frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|count[0]~12
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:row_dwell_cntr|count[0]~6
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|bit_count[0]~32
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count[0]~28
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|num_items[0]~224
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count[0]~26
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|bit_count[0]~32
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count[0]~26
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~240
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|ac_dac_ctrl_ramdq:row_order_ram|altsyncram:altsyncram_component|altsyncram_4l01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~12
Info: State machine |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state contains 5 states and 0 state bits
Info: State machine |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state contains 4 states and 0 state bits
Info: State machine |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state contains 3 states and 0 state bits
Info: State machine |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state contains 5 states and 0 state bits
Info: State machine |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state contains 3 states and 0 state bits
Info: State machine |addr_card|leds:leds_slave|pres_state contains 4 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|pres_state contains 4 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state contains 6 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state contains 5 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state contains 5 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state contains 3 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state contains 3 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state contains 4 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state contains 7 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state contains 12 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state contains 6 states and 0 state bits
Info: State machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state contains 3 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state
Info: Encoding result for state machine |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_off uses code string 00000
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_on uses code string 00011
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.init_hold uses code string 00101
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set uses code string 01001
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.set_hold uses code string 10001
Info: Selected Auto state machine encoding method for state machine |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state
Info: Encoding result for state machine |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~23
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~22
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~21
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.wait_frm_rst uses code string 0000
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.count_up uses code string 0011
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync uses code string 0101
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.wait_to_latch_err uses code string 1001
Info: Selected Auto state machine encoding method for state machine |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state
Info: Encoding result for state machine |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~22
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21
        Info: Encoded state bit frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.idle uses code string 000
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.wr uses code string 011
    Info: State |addr_card|frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state.rd uses code string 101
Info: Selected Auto state machine encoding method for state machine |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state
Info: Encoding result for state machine |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~24
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~23
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~22
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~21
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~20
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state.idle uses code string 00000
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state.load_on_val uses code string 00011
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state.latch_on_val uses code string 00101
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state.load_off_val uses code string 01001
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state.latch_off_val uses code string 10001
Info: Selected Auto state machine encoding method for state machine |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state
Info: Encoding result for state machine |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~22
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~21
        Info: Encoded state bit ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~20
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state.idle uses code string 000
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state.wr uses code string 011
    Info: State |addr_card|ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state.rd uses code string 101
Info: Selected Auto state machine encoding method for state machine |addr_card|leds:leds_slave|pres_state
Info: Encoding result for state machine |addr_card|leds:leds_slave|pres_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit leds:leds_slave|pres_state~23
        Info: Encoded state bit leds:leds_slave|pres_state~22
        Info: Encoded state bit leds:leds_slave|pres_state~21
        Info: Encoded state bit leds:leds_slave|pres_state~20
    Info: State |addr_card|leds:leds_slave|pres_state.idle uses code string 0000
    Info: State |addr_card|leds:leds_slave|pres_state.get_packet uses code string 0011
    Info: State |addr_card|leds:leds_slave|pres_state.send_packet uses code string 0101
    Info: State |addr_card|leds:leds_slave|pres_state.done uses code string 1001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|pres_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit dispatch:cmd0|pres_state~23
        Info: Encoded state bit dispatch:cmd0|pres_state~22
        Info: Encoded state bit dispatch:cmd0|pres_state~21
        Info: Encoded state bit dispatch:cmd0|pres_state~20
    Info: State |addr_card|dispatch:cmd0|pres_state.fetch uses code string 0000
    Info: State |addr_card|dispatch:cmd0|pres_state.initialize uses code string 0011
    Info: State |addr_card|dispatch:cmd0|pres_state.execute uses code string 0101
    Info: State |addr_card|dispatch:cmd0|pres_state.reply uses code string 1001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state.idle_crc uses code string 000000
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state.initialize_crc uses code string 000011
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state.calculate_crc uses code string 000101
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state.crc_word_done uses code string 001001
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state.load_next_word uses code string 010001
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state.crc_all_done uses code string 100001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state.idle_tx uses code string 00000
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state.calc_crc uses code string 00011
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state.send_word uses code string 00101
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state.send_crc uses code string 01001
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state.tx_done uses code string 10001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.idle uses code string 00000
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.send uses code string 00011
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.busy uses code string 00101
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup_byte uses code string 01001
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup_word uses code string 10001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~25
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state~23
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state.empty uses code string 000
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state.some uses code string 011
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:tx_buffer|pres_state.full uses code string 101
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state.idle uses code string 000
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state.setup uses code string 011
    Info: State |addr_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state.transmit uses code string 101
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.idle uses code string 0000
    Info: State |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle uses code string 0011
    Info: State |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.done uses code string 0101
    Info: State |addr_card|dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.error uses code string 1001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.idle_crc uses code string 0000000
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.initialize_crc uses code string 0000011
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.calculate_crc uses code string 0000101
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.crc_word_done uses code string 0001001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.sync_preamble uses code string 0010001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.receive_word uses code string 0100001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state.load_next_word uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~29
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.rx_hdr uses code string 000000000000
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.rx_data uses code string 000000000011
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.rx_crc uses code string 000000000101
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.incr_hdr uses code string 000000001001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.incr_data uses code string 000000010001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.incr_skip uses code string 000000100001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.parse_hdr uses code string 000001000001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.write_buf uses code string 000010000001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.skip_cmd uses code string 000100000001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.latch_hdr uses code string 001000000001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.done uses code string 010000000001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state.error uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~25
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~24
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~23
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state.idle uses code string 000000
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state.recv uses code string 000011
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state.latch uses code string 000101
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state.ack uses code string 001001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state.ready uses code string 010001
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state.done uses code string 100001
Info: Selected Auto state machine encoding method for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state
Info: Encoding result for state machine |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~22
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~21
        Info: Encoded state bit dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~20
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state.idle uses code string 000
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state.receive uses code string 011
    Info: State |addr_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state.done uses code string 101
Warning: Reduced register dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~29 with stuck data_in port to stuck value GND
Warning: TRI or OPNDRN buffers permanently disabled
    Warning: Node test[16]~27
    Warning: Node test[15]~25
    Warning: Node test[14]~23
    Warning: Node test[13]~21
    Warning: Node test[12]~19
    Warning: Node test[11]~17
    Warning: Node test[10]~15
    Warning: Node test[9]~13
    Warning: Node test[8]~11
    Warning: Node test[7]~9
    Warning: Node test[6]~7
    Warning: Node test[5]~5
    Warning: Node test[4]~3
    Warning: Node test[3]~1
Warning: Output pins are stuck at VCC or GND
    Warning: Pin lvds_txb stuck at GND
    Warning: Pin ttl_tx[3] stuck at GND
    Warning: Pin ttl_tx[2] stuck at GND
    Warning: Pin ttl_tx[1] stuck at GND
    Warning: Pin ttl_txena[3] stuck at GND
    Warning: Pin ttl_txena[2] stuck at GND
    Warning: Pin ttl_txena[1] stuck at GND
    Warning: Pin eeprom_so stuck at GND
    Warning: Pin eeprom_sck stuck at GND
    Warning: Pin eeprom_cs stuck at GND
    Warning: Pin mictor[32] stuck at GND
    Warning: Pin mictor[31] stuck at GND
    Warning: Pin mictor[30] stuck at GND
    Warning: Pin mictor[29] stuck at GND
    Warning: Pin mictor[28] stuck at GND
    Warning: Pin mictor[27] stuck at GND
    Warning: Pin mictor[26] stuck at GND
    Warning: Pin mictor[25] stuck at GND
    Warning: Pin mictor[24] stuck at GND
    Warning: Pin mictor[23] stuck at GND
    Warning: Pin mictor[22] stuck at GND
    Warning: Pin mictor[21] stuck at GND
    Warning: Pin mictor[20] stuck at GND
    Warning: Pin mictor[19] stuck at GND
    Warning: Pin mictor[18] stuck at GND
    Warning: Pin mictor[17] stuck at GND
    Warning: Pin mictor[16] stuck at GND
    Warning: Pin mictor[15] stuck at GND
    Warning: Pin mictor[14] stuck at GND
    Warning: Pin mictor[13] stuck at GND
    Warning: Pin mictor[12] stuck at GND
    Warning: Pin mictor[11] stuck at GND
    Warning: Pin mictor[10] stuck at GND
    Warning: Pin mictor[9] stuck at GND
    Warning: Pin mictor[8] stuck at GND
    Warning: Pin mictor[7] stuck at GND
    Warning: Pin mictor[6] stuck at GND
    Warning: Pin mictor[5] stuck at GND
    Warning: Pin mictor[4] stuck at GND
    Warning: Pin mictor[3] stuck at GND
    Warning: Pin mictor[2] stuck at GND
    Warning: Pin mictor[1] stuck at GND
    Warning: Pin mictorclk[2] stuck at GND
    Warning: Pin mictorclk[1] stuck at GND
    Warning: Pin rs232_tx stuck at GND
Info: Registers with preset signals will power-up high
Warning: Design contains 12 input pin(s) that do not drive logic
    Warning: No output dependent on input pin lvds_spare
    Warning: No output dependent on input pin ttl_nrx[3]
    Warning: No output dependent on input pin ttl_nrx[2]
    Warning: No output dependent on input pin ttl_nrx[1]
    Warning: No output dependent on input pin eeprom_si
    Warning: No output dependent on input pin dip_sw3
    Warning: No output dependent on input pin dip_sw4
    Warning: No output dependent on input pin slot_id[3]
    Warning: No output dependent on input pin slot_id[2]
    Warning: No output dependent on input pin slot_id[1]
    Warning: No output dependent on input pin slot_id[0]
    Warning: No output dependent on input pin rs232_rx
Info: Implemented 2766 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 246 output pins
    Info: Implemented 14 bidirectional pins
    Info: Implemented 2264 logic cells
    Info: Implemented 220 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 262 warnings
    Info: Processing ended: Fri Dec 17 16:44:11 2004
    Info: Elapsed time: 00:00:47


