/home/piter/fpga/projects/clock_devider_frequency_reduce/clk_div.ngc 1382796398
OK
