#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5add84926170 .scope module, "testbench_lab5" "testbench_lab5" 2 1;
 .timescale 0 0;
v0x5add84983c30_0 .net "an", 7 0, v0x5add84980610_0;  1 drivers
v0x5add84983d60_0 .var "clk", 0 0;
v0x5add84983e20_0 .var "control", 0 0;
v0x5add84983ec0_0 .var "reset", 0 0;
v0x5add84983f60_0 .net "result", 31 0, v0x5add849838a0_0;  1 drivers
v0x5add849840a0_0 .net "seg", 6 0, v0x5add84980c70_0;  1 drivers
S_0x5add84926300 .scope module, "dut" "semi_cpu" 2 10, 3 1 0, S_0x5add84926170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 7 "seg";
    .port_info 5 /OUTPUT 8 "an";
v0x5add84982b00_0 .net "alu_input_b", 31 0, L_0x5add84984570;  1 drivers
v0x5add84982c10_0 .net "alu_op", 2 0, v0x5add8497f680_0;  1 drivers
v0x5add84982cb0_0 .net "alu_result", 31 0, v0x5add8497f1b0_0;  1 drivers
v0x5add84982da0_0 .net "an", 7 0, v0x5add84980610_0;  alias, 1 drivers
v0x5add84982e60_0 .net "clk", 0 0, v0x5add84983d60_0;  1 drivers
v0x5add84982f50_0 .net "control", 0 0, v0x5add84983e20_0;  1 drivers
v0x5add84983040_0 .net "immediate", 31 0, v0x5add8497f8c0_0;  1 drivers
v0x5add849830e0_0 .net "instruction", 31 0, v0x5add84981190_0;  1 drivers
v0x5add849831d0_0 .net "pc", 4 0, v0x5add84981750_0;  1 drivers
v0x5add84983320_0 .net "read_addr1", 4 0, v0x5add8497fc90_0;  1 drivers
v0x5add84983430_0 .net "read_addr2", 4 0, v0x5add8497fd70_0;  1 drivers
v0x5add84983540_0 .net "read_data1", 31 0, v0x5add84982180_0;  1 drivers
v0x5add84983650_0 .net "read_data2", 31 0, v0x5add84982270_0;  1 drivers
v0x5add84983710_0 .net "reg_write", 0 0, v0x5add8497fe50_0;  1 drivers
v0x5add84983800_0 .net "reset", 0 0, v0x5add84983ec0_0;  1 drivers
v0x5add849838a0_0 .var "result", 31 0;
v0x5add84983940_0 .net "seg", 6 0, v0x5add84980c70_0;  alias, 1 drivers
v0x5add849839e0_0 .net "use_immediate", 0 0, v0x5add849800d0_0;  1 drivers
v0x5add84983a80_0 .net "write_addr", 4 0, v0x5add84980190_0;  1 drivers
L_0x5add84984570 .functor MUXZ 32, v0x5add84982270_0, v0x5add8497f8c0_0, v0x5add849800d0_0, C4<>;
S_0x5add84920a10 .scope module, "alu_unit" "alu" 3 57, 4 1 0, S_0x5add84926300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
v0x5add84956960_0 .net "A", 31 0, v0x5add84982180_0;  alias, 1 drivers
v0x5add84918e20_0 .net "B", 31 0, L_0x5add84984570;  alias, 1 drivers
v0x5add8497f0f0_0 .net "alu_op", 2 0, v0x5add8497f680_0;  alias, 1 drivers
v0x5add8497f1b0_0 .var "result", 31 0;
E_0x5add849322c0 .event anyedge, v0x5add8497f0f0_0, v0x5add84956960_0, v0x5add84918e20_0;
S_0x5add8497f310 .scope module, "decoder" "instruction_decoder" 3 32, 5 1 0, S_0x5add84926300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /OUTPUT 3 "alu_op";
    .port_info 3 /OUTPUT 5 "read_addr1";
    .port_info 4 /OUTPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 5 "write_addr";
    .port_info 6 /OUTPUT 32 "immediate";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "use_immediate";
v0x5add8497f680_0 .var "alu_op", 2 0;
v0x5add8497f760_0 .net "control", 0 0, v0x5add84983e20_0;  alias, 1 drivers
v0x5add8497f800_0 .net "imm", 18 0, L_0x5add849844d0;  1 drivers
v0x5add8497f8c0_0 .var "immediate", 31 0;
v0x5add8497f9a0_0 .net "instruction", 31 0, v0x5add84981190_0;  alias, 1 drivers
v0x5add8497fad0_0 .net "opcode", 2 0, L_0x5add84984190;  1 drivers
v0x5add8497fbb0_0 .net "rd", 4 0, L_0x5add84984230;  1 drivers
v0x5add8497fc90_0 .var "read_addr1", 4 0;
v0x5add8497fd70_0 .var "read_addr2", 4 0;
v0x5add8497fe50_0 .var "reg_write", 0 0;
v0x5add8497ff10_0 .net "rs", 4 0, L_0x5add84984360;  1 drivers
v0x5add8497fff0_0 .net "rt", 4 0, L_0x5add84984400;  1 drivers
v0x5add849800d0_0 .var "use_immediate", 0 0;
v0x5add84980190_0 .var "write_addr", 4 0;
E_0x5add84907250/0 .event anyedge, v0x5add8497f760_0, v0x5add8497ff10_0, v0x5add8497fff0_0, v0x5add8497fbb0_0;
E_0x5add84907250/1 .event anyedge, v0x5add8497f800_0, v0x5add8497fad0_0;
E_0x5add84907250 .event/or E_0x5add84907250/0, E_0x5add84907250/1;
L_0x5add84984190 .part v0x5add84981190_0, 29, 3;
L_0x5add84984230 .part v0x5add84981190_0, 24, 5;
L_0x5add84984360 .part v0x5add84981190_0, 19, 5;
L_0x5add84984400 .part v0x5add84981190_0, 14, 5;
L_0x5add849844d0 .part v0x5add84981190_0, 0, 19;
S_0x5add84980390 .scope module, "display" "seven_segment_display" 3 73, 6 1 0, S_0x5add84926300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "number";
    .port_info 2 /OUTPUT 7 "seg";
    .port_info 3 /OUTPUT 8 "an";
v0x5add84980610_0 .var "an", 7 0;
v0x5add849806f0_0 .net "clk", 0 0, v0x5add84983d60_0;  alias, 1 drivers
v0x5add849807b0_0 .var "digit", 3 0;
v0x5add849808a0_0 .var "display_number", 31 0;
v0x5add84980980_0 .net "number", 31 0, v0x5add849838a0_0;  alias, 1 drivers
v0x5add84980ab0_0 .net "refresh_clock", 2 0, L_0x5add84984700;  1 drivers
v0x5add84980b90_0 .var "refresh_counter", 19 0;
v0x5add84980c70_0 .var "seg", 6 0;
E_0x5add84961ec0 .event anyedge, v0x5add849807b0_0;
E_0x5add8495ebb0 .event anyedge, v0x5add84980ab0_0, v0x5add849808a0_0;
E_0x5add8495f6f0 .event anyedge, v0x5add84980980_0;
E_0x5add84980580 .event posedge, v0x5add849806f0_0;
L_0x5add84984700 .part v0x5add84980b90_0, 17, 3;
S_0x5add84980dd0 .scope module, "imem" "instruction_memory" 3 27, 7 1 0, S_0x5add84926300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5add84981090_0 .net "address", 4 0, v0x5add84981750_0;  alias, 1 drivers
v0x5add84981190_0 .var "instruction", 31 0;
E_0x5add84981010 .event anyedge, v0x5add84981090_0;
S_0x5add84981290 .scope module, "pc_unit" "program_counter" 3 20, 8 1 0, S_0x5add84926300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 5 "pc";
v0x5add84981590_0 .net "clk", 0 0, v0x5add84983d60_0;  alias, 1 drivers
v0x5add84981680_0 .net "control", 0 0, v0x5add84983e20_0;  alias, 1 drivers
v0x5add84981750_0 .var "pc", 4 0;
v0x5add84981850_0 .net "reset", 0 0, v0x5add84983ec0_0;  alias, 1 drivers
E_0x5add84981530 .event posedge, v0x5add84981850_0, v0x5add849806f0_0;
S_0x5add84981960 .scope module, "rf" "register_file" 3 44, 9 1 0, S_0x5add84926300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v0x5add84981de0_0 .net "A1", 4 0, v0x5add8497fc90_0;  alias, 1 drivers
v0x5add84981ec0_0 .net "A2", 4 0, v0x5add8497fd70_0;  alias, 1 drivers
v0x5add84981f90_0 .net "A3", 4 0, v0x5add84980190_0;  alias, 1 drivers
v0x5add84982090_0 .net "CLK", 0 0, v0x5add84983d60_0;  alias, 1 drivers
v0x5add84982180_0 .var "RD1", 31 0;
v0x5add84982270_0 .var "RD2", 31 0;
v0x5add84982310_0 .net "WD3", 31 0, v0x5add8497f1b0_0;  alias, 1 drivers
v0x5add849823d0_0 .net "WE3", 0 0, v0x5add8497fe50_0;  alias, 1 drivers
v0x5add849824a0_0 .var/i "i", 31 0;
v0x5add84982540 .array "registers", 0 31, 31 0;
v0x5add84982540_0 .array/port v0x5add84982540, 0;
v0x5add84982540_1 .array/port v0x5add84982540, 1;
v0x5add84982540_2 .array/port v0x5add84982540, 2;
E_0x5add84981c60/0 .event anyedge, v0x5add8497fc90_0, v0x5add84982540_0, v0x5add84982540_1, v0x5add84982540_2;
v0x5add84982540_3 .array/port v0x5add84982540, 3;
v0x5add84982540_4 .array/port v0x5add84982540, 4;
v0x5add84982540_5 .array/port v0x5add84982540, 5;
v0x5add84982540_6 .array/port v0x5add84982540, 6;
E_0x5add84981c60/1 .event anyedge, v0x5add84982540_3, v0x5add84982540_4, v0x5add84982540_5, v0x5add84982540_6;
v0x5add84982540_7 .array/port v0x5add84982540, 7;
v0x5add84982540_8 .array/port v0x5add84982540, 8;
v0x5add84982540_9 .array/port v0x5add84982540, 9;
v0x5add84982540_10 .array/port v0x5add84982540, 10;
E_0x5add84981c60/2 .event anyedge, v0x5add84982540_7, v0x5add84982540_8, v0x5add84982540_9, v0x5add84982540_10;
v0x5add84982540_11 .array/port v0x5add84982540, 11;
v0x5add84982540_12 .array/port v0x5add84982540, 12;
v0x5add84982540_13 .array/port v0x5add84982540, 13;
v0x5add84982540_14 .array/port v0x5add84982540, 14;
E_0x5add84981c60/3 .event anyedge, v0x5add84982540_11, v0x5add84982540_12, v0x5add84982540_13, v0x5add84982540_14;
v0x5add84982540_15 .array/port v0x5add84982540, 15;
v0x5add84982540_16 .array/port v0x5add84982540, 16;
v0x5add84982540_17 .array/port v0x5add84982540, 17;
v0x5add84982540_18 .array/port v0x5add84982540, 18;
E_0x5add84981c60/4 .event anyedge, v0x5add84982540_15, v0x5add84982540_16, v0x5add84982540_17, v0x5add84982540_18;
v0x5add84982540_19 .array/port v0x5add84982540, 19;
v0x5add84982540_20 .array/port v0x5add84982540, 20;
v0x5add84982540_21 .array/port v0x5add84982540, 21;
v0x5add84982540_22 .array/port v0x5add84982540, 22;
E_0x5add84981c60/5 .event anyedge, v0x5add84982540_19, v0x5add84982540_20, v0x5add84982540_21, v0x5add84982540_22;
v0x5add84982540_23 .array/port v0x5add84982540, 23;
v0x5add84982540_24 .array/port v0x5add84982540, 24;
v0x5add84982540_25 .array/port v0x5add84982540, 25;
v0x5add84982540_26 .array/port v0x5add84982540, 26;
E_0x5add84981c60/6 .event anyedge, v0x5add84982540_23, v0x5add84982540_24, v0x5add84982540_25, v0x5add84982540_26;
v0x5add84982540_27 .array/port v0x5add84982540, 27;
v0x5add84982540_28 .array/port v0x5add84982540, 28;
v0x5add84982540_29 .array/port v0x5add84982540, 29;
v0x5add84982540_30 .array/port v0x5add84982540, 30;
E_0x5add84981c60/7 .event anyedge, v0x5add84982540_27, v0x5add84982540_28, v0x5add84982540_29, v0x5add84982540_30;
v0x5add84982540_31 .array/port v0x5add84982540, 31;
E_0x5add84981c60/8 .event anyedge, v0x5add84982540_31, v0x5add8497fd70_0;
E_0x5add84981c60 .event/or E_0x5add84981c60/0, E_0x5add84981c60/1, E_0x5add84981c60/2, E_0x5add84981c60/3, E_0x5add84981c60/4, E_0x5add84981c60/5, E_0x5add84981c60/6, E_0x5add84981c60/7, E_0x5add84981c60/8;
    .scope S_0x5add84981290;
T_0 ;
    %wait E_0x5add84981530;
    %load/vec4 v0x5add84981850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5add84981750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5add84981680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5add84981750_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5add84981750_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5add84980dd0;
T_1 ;
    %wait E_0x5add84981010;
    %load/vec4 v0x5add84981090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 3388997642, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 3472883727, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1498660864, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 4106747909, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 3305111554, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 2663989248, 0, 32;
    %store/vec4 v0x5add84981190_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5add8497f310;
T_2 ;
    %wait E_0x5add84907250;
    %load/vec4 v0x5add8497f760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5add8497fc90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5add8497fd70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5add84980190_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add8497f8c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add8497fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5add8497ff10_0;
    %store/vec4 v0x5add8497fc90_0, 0, 5;
    %load/vec4 v0x5add8497fff0_0;
    %store/vec4 v0x5add8497fd70_0, 0, 5;
    %load/vec4 v0x5add8497fbb0_0;
    %store/vec4 v0x5add84980190_0, 0, 5;
    %load/vec4 v0x5add8497f800_0;
    %parti/s 1, 18, 6;
    %replicate 13;
    %load/vec4 v0x5add8497f800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5add8497f8c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add8497fe50_0, 0, 1;
    %load/vec4 v0x5add8497fad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add8497fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add8497fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add8497fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5add8497f680_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add849800d0_0, 0, 1;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5add84981960;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add849824a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5add849824a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5add849824a0_0;
    %store/vec4a v0x5add84982540, 4, 0;
    %load/vec4 v0x5add849824a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5add849824a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5add84981960;
T_4 ;
    %wait E_0x5add84980580;
    %load/vec4 v0x5add849823d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5add84981f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5add84982310_0;
    %load/vec4 v0x5add84981f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5add84982540, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5add84981960;
T_5 ;
    %wait E_0x5add84981c60;
    %load/vec4 v0x5add84981de0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add84982180_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5add84981de0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5add84982540, 4;
    %store/vec4 v0x5add84982180_0, 0, 32;
T_5.1 ;
    %load/vec4 v0x5add84981ec0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add84982270_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5add84981ec0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5add84982540, 4;
    %store/vec4 v0x5add84982270_0, 0, 32;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5add84920a10;
T_6 ;
    %wait E_0x5add849322c0;
    %load/vec4 v0x5add8497f0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5add84956960_0;
    %load/vec4 v0x5add84918e20_0;
    %add;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5add84956960_0;
    %load/vec4 v0x5add84918e20_0;
    %sub;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5add84956960_0;
    %load/vec4 v0x5add84918e20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5add84956960_0;
    %load/vec4 v0x5add84918e20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x5add84956960_0;
    %load/vec4 v0x5add84918e20_0;
    %add;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5add84956960_0;
    %load/vec4 v0x5add84918e20_0;
    %sub;
    %store/vec4 v0x5add8497f1b0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5add84980390;
T_7 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5add84980b90_0, 0, 20;
    %end;
    .thread T_7;
    .scope S_0x5add84980390;
T_8 ;
    %wait E_0x5add84980580;
    %load/vec4 v0x5add84980b90_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5add84980b90_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5add84980390;
T_9 ;
    %wait E_0x5add8495f6f0;
    %load/vec4 v0x5add84980980_0;
    %store/vec4 v0x5add849808a0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5add84980390;
T_10 ;
    %wait E_0x5add8495ebb0;
    %load/vec4 v0x5add84980ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 10, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 100, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 10000, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 100000, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 1000000, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5add84980610_0, 0, 8;
    %load/vec4 v0x5add849808a0_0;
    %pushi/vec4 10000000, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x5add849807b0_0, 0, 4;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5add84980390;
T_11 ;
    %wait E_0x5add84961ec0;
    %load/vec4 v0x5add849807b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5add84980c70_0, 0, 7;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5add84926300;
T_12 ;
    %wait E_0x5add84981530;
    %load/vec4 v0x5add84983800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5add849838a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5add84983710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5add84982cb0_0;
    %assign/vec4 v0x5add849838a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5add84926170;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add84983d60_0, 0, 1;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x5add84983d60_0;
    %inv;
    %store/vec4 v0x5add84983d60_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5add84926170;
T_14 ;
    %vpi_call 2 25 "$dumpfile", "semi_cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5add84926170 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add84983ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %vpi_call 2 31 "$display", "=== Semi CPU Test Started ===" {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add84983ec0_0, 0, 1;
    %vpi_call 2 34 "$display", "Time %0t: Reset released, PC = %d", $time, v0x5add849831d0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 37 "$display", "Time %0t: PC = %d, Instruction = %h", $time, v0x5add849831d0_0, v0x5add849830e0_0 {0 0 0};
    %vpi_call 2 38 "$display", "         Control = %b, ALU_OP = %b, Reg_Write = %b", v0x5add84983e20_0, v0x5add84982c10_0, v0x5add84983710_0 {0 0 0};
    %vpi_call 2 39 "$display", "         Read_Addr1 = %d, Read_Addr2 = %d, Write_Addr = %d", v0x5add84983320_0, v0x5add84983430_0, v0x5add84983a80_0 {0 0 0};
    %vpi_call 2 40 "$display", "         Read_Data1 = %d, Read_Data2 = %d, Immediate = %d", v0x5add84983540_0, v0x5add84983650_0, v0x5add84983040_0 {0 0 0};
    %vpi_call 2 41 "$display", "         ALU_A = %d, ALU_B = %d, ALU_Result = %d", v0x5add84956960_0, v0x5add84918e20_0, v0x5add84982cb0_0 {0 0 0};
    %vpi_call 2 43 "$display", "\012=== Instruction 1: ADDI reg10, reg0, 10 ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 46 "$display", "Time %0t: Control = 1, ALU_OP = %b, Reg_Write = %b", $time, v0x5add84982c10_0, v0x5add84983710_0 {0 0 0};
    %vpi_call 2 47 "$display", "         ALU_A = %d, ALU_B = %d, ALU_Result = %d", v0x5add84956960_0, v0x5add84918e20_0, v0x5add84982cb0_0 {0 0 0};
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 50 "$display", "Time %0t: After ADDI -> PC = %d, Result = %d", $time, v0x5add849831d0_0, v0x5add84983f60_0 {0 0 0};
    %vpi_call 2 52 "$display", "\012=== Instruction 2: ADDI reg15, reg0, 15 ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 55 "$display", "Time %0t: Control = 1, ALU_OP = %b", $time, v0x5add84982c10_0 {0 0 0};
    %vpi_call 2 56 "$display", "         ALU_A = %d, ALU_B = %d, ALU_Result = %d", v0x5add84956960_0, v0x5add84918e20_0, v0x5add84982cb0_0 {0 0 0};
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 59 "$display", "Time %0t: After ADDI -> PC = %d, Result = %d", $time, v0x5add849831d0_0, v0x5add84983f60_0 {0 0 0};
    %vpi_call 2 61 "$display", "\012=== Instruction 3: ADD reg25, reg10, reg15 ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 64 "$display", "Time %0t: Control = 1, ALU_OP = %b", $time, v0x5add84982c10_0 {0 0 0};
    %vpi_call 2 65 "$display", "         ALU_A = %d, ALU_B = %d, ALU_Result = %d", v0x5add84956960_0, v0x5add84918e20_0, v0x5add84982cb0_0 {0 0 0};
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5add84983e20_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 68 "$display", "Time %0t: After ADD -> PC = %d, Result = %d", $time, v0x5add849831d0_0, v0x5add84983f60_0 {0 0 0};
    %vpi_call 2 70 "$display", "\012=== Register File Contents ===" {0 0 0};
    %vpi_call 2 71 "$display", "Register 10 = %d", &A<v0x5add84982540, 10> {0 0 0};
    %vpi_call 2 72 "$display", "Register 15 = %d", &A<v0x5add84982540, 15> {0 0 0};
    %vpi_call 2 73 "$display", "Register 25 = %d", &A<v0x5add84982540, 25> {0 0 0};
    %vpi_call 2 75 "$display", "\012=== Semi CPU Test Completed ===" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "src/testbench_lab5.v";
    "src/semi_cpu.v";
    "src/alu.v";
    "src/instruction_decoder.v";
    "src/seven_segment_display.v";
    "src/instruction_memory.v";
    "src/program_counter.v";
    "src/register_file.v";
