arch                                   	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                  	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time
k6_N8_I80_fleI10_fleO2_ff2_nmodes_2.xml	ch_intrinsics.v	common       	2.71                 	     	0.06           	6648        	3        	0.26          	-1          	-1          	31544      	-1      	-1         	67     	99    	1           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_fracturable_luts/run002/k6_N8_I80_fleI10_fleO2_ff2_nmodes_2.xml/ch_intrinsics.v/common	38140      	99                	130                	363                	493                  	1                 	249                 	297                   	13          	13           	169              	clb                      	auto       	0.50     	558                  	0.26      	0.00             	36            	1348             	11                                    	0                     	0                    	481804.                          	2850.91                             	0.52                     
