
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (1 9)  (313 537)  (313 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 3)  (367 530)  (367 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (0 8)  (365 536)  (365 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (4 4)  (412 532)  (412 532)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g0_4
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_4 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (5 5)  (413 533)  (413 533)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g0_4
 (7 5)  (415 533)  (415 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_horz_r_0 <X> T_9_33.span4_horz_l_12
 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (14 0)  (528 528)  (528 528)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_1
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (14 0)  (582 528)  (582 528)  routing T_11_33.span4_horz_l_12 <X> T_11_33.span4_vert_1
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (12 0)  (688 528)  (688 528)  routing T_13_33.span4_vert_25 <X> T_13_33.span4_horz_l_12
 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 2)  (834 531)  (834 531)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_vert_21 <X> T_20_33.lc_trk_g0_5
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_21 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1053 540)  (1053 540)  routing T_20_33.span4_horz_r_13 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1056 540)  (1056 540)  routing T_20_33.span4_horz_r_13 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (11 2)  (1123 531)  (1123 531)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_l_13
 (12 2)  (1124 531)  (1124 531)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_l_13
 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (6 4)  (1366 532)  (1366 532)  routing T_26_33.span12_vert_21 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (8 5)  (1368 533)  (1368 533)  routing T_26_33.span12_vert_21 <X> T_26_33.lc_trk_g0_5
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (13 7)  (1383 534)  (1383 534)  routing T_26_33.span4_vert_13 <X> T_26_33.span4_horz_r_2
 (14 7)  (1384 534)  (1384 534)  routing T_26_33.span4_vert_13 <X> T_26_33.span4_horz_r_2
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (4 0)  (1418 528)  (1418 528)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (5 1)  (1419 529)  (1419 529)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (7 1)  (1421 529)  (1421 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 1)  (1491 529)  (1491 529)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_r_0
 (14 1)  (1492 529)  (1492 529)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_r_0
 (4 2)  (1472 531)  (1472 531)  routing T_28_33.span4_horz_r_10 <X> T_28_33.lc_trk_g0_2
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (5 3)  (1473 530)  (1473 530)  routing T_28_33.span4_horz_r_10 <X> T_28_33.lc_trk_g0_2
 (7 3)  (1475 530)  (1475 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_2 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (4 3)  (1526 530)  (1526 530)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (4 5)  (1526 533)  (1526 533)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g0_4
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (4 14)  (1526 543)  (1526 543)  routing T_29_33.span4_horz_r_14 <X> T_29_33.lc_trk_g1_6
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit
 (5 15)  (1527 542)  (1527 542)  routing T_29_33.span4_horz_r_14 <X> T_29_33.lc_trk_g1_6
 (7 15)  (1529 542)  (1529 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_33

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_21_32

 (19 7)  (1109 519)  (1109 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_25_32

 (19 1)  (1325 513)  (1325 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_13_31

 (9 3)  (663 499)  (663 499)  routing T_13_31.sp4_v_b_1 <X> T_13_31.sp4_v_t_36


LogicTile_14_31

 (3 12)  (711 508)  (711 508)  routing T_14_31.sp12_v_b_1 <X> T_14_31.sp12_h_r_1
 (3 13)  (711 509)  (711 509)  routing T_14_31.sp12_v_b_1 <X> T_14_31.sp12_h_r_1


LogicTile_26_31

 (3 15)  (1351 511)  (1351 511)  routing T_26_31.sp12_h_l_22 <X> T_26_31.sp12_v_t_22


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0
 (8 5)  (296 485)  (296 485)  routing T_6_30.sp4_v_t_36 <X> T_6_30.sp4_v_b_4
 (10 5)  (298 485)  (298 485)  routing T_6_30.sp4_v_t_36 <X> T_6_30.sp4_v_b_4
 (2 12)  (290 492)  (290 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_30

 (11 4)  (353 484)  (353 484)  routing T_7_30.sp4_v_t_44 <X> T_7_30.sp4_v_b_5
 (13 4)  (355 484)  (355 484)  routing T_7_30.sp4_v_t_44 <X> T_7_30.sp4_v_b_5


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0


LogicTile_9_30

 (11 4)  (449 484)  (449 484)  routing T_9_30.sp4_h_l_46 <X> T_9_30.sp4_v_b_5
 (13 4)  (451 484)  (451 484)  routing T_9_30.sp4_h_l_46 <X> T_9_30.sp4_v_b_5
 (12 5)  (450 485)  (450 485)  routing T_9_30.sp4_h_l_46 <X> T_9_30.sp4_v_b_5


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_13_30

 (19 1)  (673 481)  (673 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_30

 (5 4)  (821 484)  (821 484)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_h_r_3
 (6 5)  (822 485)  (822 485)  routing T_16_30.sp4_v_b_3 <X> T_16_30.sp4_h_r_3
 (3 6)  (819 486)  (819 486)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_v_t_23


LogicTile_20_30

 (11 10)  (1047 490)  (1047 490)  routing T_20_30.sp4_h_l_38 <X> T_20_30.sp4_v_t_45


LogicTile_26_30

 (4 2)  (1352 482)  (1352 482)  routing T_26_30.sp4_v_b_0 <X> T_26_30.sp4_v_t_37


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_10_29

 (9 1)  (501 465)  (501 465)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_1


LogicTile_11_29

 (9 1)  (555 465)  (555 465)  routing T_11_29.sp4_v_t_36 <X> T_11_29.sp4_v_b_1


LogicTile_15_29

 (3 4)  (765 468)  (765 468)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0
 (3 5)  (765 469)  (765 469)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_r_0


LogicTile_21_29

 (12 0)  (1102 464)  (1102 464)  routing T_21_29.sp4_v_b_2 <X> T_21_29.sp4_h_r_2
 (11 1)  (1101 465)  (1101 465)  routing T_21_29.sp4_v_b_2 <X> T_21_29.sp4_h_r_2


RAM_Tile_25_29

 (12 4)  (1318 468)  (1318 468)  routing T_25_29.sp4_h_l_39 <X> T_25_29.sp4_h_r_5
 (13 5)  (1319 469)  (1319 469)  routing T_25_29.sp4_h_l_39 <X> T_25_29.sp4_h_r_5
 (2 12)  (1308 476)  (1308 476)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_29

 (9 3)  (1465 467)  (1465 467)  routing T_28_29.sp4_v_b_5 <X> T_28_29.sp4_v_t_36
 (10 3)  (1466 467)  (1466 467)  routing T_28_29.sp4_v_b_5 <X> T_28_29.sp4_v_t_36
 (11 4)  (1467 468)  (1467 468)  routing T_28_29.sp4_h_l_46 <X> T_28_29.sp4_v_b_5
 (13 4)  (1469 468)  (1469 468)  routing T_28_29.sp4_h_l_46 <X> T_28_29.sp4_v_b_5
 (12 5)  (1468 469)  (1468 469)  routing T_28_29.sp4_h_l_46 <X> T_28_29.sp4_v_b_5
 (12 15)  (1468 479)  (1468 479)  routing T_28_29.sp4_h_l_46 <X> T_28_29.sp4_v_t_46


LogicTile_29_29

 (10 15)  (1520 479)  (1520 479)  routing T_29_29.sp4_h_l_40 <X> T_29_29.sp4_v_t_47


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_31_29

 (3 0)  (1621 464)  (1621 464)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0


LogicTile_4_28

 (2 8)  (182 456)  (182 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_6_28

 (2 12)  (290 460)  (290 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_28

 (5 0)  (347 448)  (347 448)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_h_r_0
 (4 1)  (346 449)  (346 449)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_h_r_0


RAM_Tile_8_28

 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_v_b_0
 (2 12)  (398 460)  (398 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_28

 (11 4)  (449 452)  (449 452)  routing T_9_28.sp4_h_l_46 <X> T_9_28.sp4_v_b_5
 (13 4)  (451 452)  (451 452)  routing T_9_28.sp4_h_l_46 <X> T_9_28.sp4_v_b_5
 (12 5)  (450 453)  (450 453)  routing T_9_28.sp4_h_l_46 <X> T_9_28.sp4_v_b_5


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


LogicTile_11_28

 (4 0)  (550 448)  (550 448)  routing T_11_28.sp4_h_l_37 <X> T_11_28.sp4_v_b_0
 (5 1)  (551 449)  (551 449)  routing T_11_28.sp4_h_l_37 <X> T_11_28.sp4_v_b_0
 (11 4)  (557 452)  (557 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (13 4)  (559 452)  (559 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (12 5)  (558 453)  (558 453)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5


LogicTile_21_28

 (19 2)  (1109 450)  (1109 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 441)  (17 441)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0
 (4 1)  (184 433)  (184 433)  routing T_4_27.sp4_h_l_41 <X> T_4_27.sp4_h_r_0
 (6 1)  (186 433)  (186 433)  routing T_4_27.sp4_h_l_41 <X> T_4_27.sp4_h_r_0


LogicTile_6_27

 (2 12)  (290 444)  (290 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0
 (4 8)  (400 440)  (400 440)  routing T_8_27.sp4_h_l_37 <X> T_8_27.sp4_v_b_6
 (6 8)  (402 440)  (402 440)  routing T_8_27.sp4_h_l_37 <X> T_8_27.sp4_v_b_6
 (5 9)  (401 441)  (401 441)  routing T_8_27.sp4_h_l_37 <X> T_8_27.sp4_v_b_6


LogicTile_9_27

 (11 4)  (449 436)  (449 436)  routing T_9_27.sp4_h_l_46 <X> T_9_27.sp4_v_b_5
 (13 4)  (451 436)  (451 436)  routing T_9_27.sp4_h_l_46 <X> T_9_27.sp4_v_b_5
 (12 5)  (450 437)  (450 437)  routing T_9_27.sp4_h_l_46 <X> T_9_27.sp4_v_b_5


LogicTile_10_27

 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (9 5)  (297 421)  (297 421)  routing T_6_26.sp4_v_t_41 <X> T_6_26.sp4_v_b_4


LogicTile_7_26

 (11 8)  (353 424)  (353 424)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_v_b_8
 (12 9)  (354 425)  (354 425)  routing T_7_26.sp4_v_t_40 <X> T_7_26.sp4_v_b_8


LogicTile_9_26

 (9 1)  (447 417)  (447 417)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_v_b_1
 (10 1)  (448 417)  (448 417)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_v_b_1


LogicTile_16_26

 (6 6)  (822 422)  (822 422)  routing T_16_26.sp4_v_b_0 <X> T_16_26.sp4_v_t_38
 (5 7)  (821 423)  (821 423)  routing T_16_26.sp4_v_b_0 <X> T_16_26.sp4_v_t_38


LogicTile_21_26

 (3 14)  (1093 430)  (1093 430)  routing T_21_26.sp12_v_b_1 <X> T_21_26.sp12_v_t_22


LogicTile_26_26

 (4 2)  (1352 418)  (1352 418)  routing T_26_26.sp4_v_b_0 <X> T_26_26.sp4_v_t_37


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (0 1)  (17 401)  (17 401)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 409)  (17 409)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (4 0)  (184 400)  (184 400)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_0
 (5 1)  (185 401)  (185 401)  routing T_4_25.sp4_h_l_37 <X> T_4_25.sp4_v_b_0
 (8 13)  (188 413)  (188 413)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_10
 (9 13)  (189 413)  (189 413)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_10
 (10 13)  (190 413)  (190 413)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_10


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_v_b_0
 (9 1)  (501 401)  (501 401)  routing T_10_25.sp4_v_t_36 <X> T_10_25.sp4_v_b_1


LogicTile_11_25

 (8 5)  (554 405)  (554 405)  routing T_11_25.sp4_v_t_36 <X> T_11_25.sp4_v_b_4
 (10 5)  (556 405)  (556 405)  routing T_11_25.sp4_v_t_36 <X> T_11_25.sp4_v_b_4


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (19 0)  (835 400)  (835 400)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (19 0)  (1367 400)  (1367 400)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (19 10)  (145 394)  (145 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (19 2)  (415 386)  (415 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_9_24

 (11 8)  (449 392)  (449 392)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_v_b_8
 (12 9)  (450 393)  (450 393)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_v_b_8
 (7 14)  (445 398)  (445 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (499 398)  (499 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_24

 (9 1)  (555 385)  (555 385)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_1
 (10 1)  (556 385)  (556 385)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_1
 (6 4)  (552 388)  (552 388)  routing T_11_24.sp4_v_t_37 <X> T_11_24.sp4_v_b_3
 (5 5)  (551 389)  (551 389)  routing T_11_24.sp4_v_t_37 <X> T_11_24.sp4_v_b_3


LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24

 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp12_v_b_19 <X> T_16_24.lc_trk_g3_3
 (37 12)  (853 396)  (853 396)  LC_6 Logic Functioning bit
 (39 12)  (855 396)  (855 396)  LC_6 Logic Functioning bit
 (40 12)  (856 396)  (856 396)  LC_6 Logic Functioning bit
 (42 12)  (858 396)  (858 396)  LC_6 Logic Functioning bit
 (52 12)  (868 396)  (868 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (837 397)  (837 397)  routing T_16_24.sp12_v_b_19 <X> T_16_24.lc_trk_g3_3
 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 397)  (843 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 397)  (844 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (41 13)  (857 397)  (857 397)  LC_6 Logic Functioning bit
 (43 13)  (859 397)  (859 397)  LC_6 Logic Functioning bit


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_23

 (11 0)  (407 368)  (407 368)  routing T_8_23.sp4_v_t_43 <X> T_8_23.sp4_v_b_2
 (13 0)  (409 368)  (409 368)  routing T_8_23.sp4_v_t_43 <X> T_8_23.sp4_v_b_2
 (19 4)  (415 372)  (415 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (19 6)  (415 374)  (415 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_9_23

 (13 4)  (451 372)  (451 372)  routing T_9_23.sp4_v_t_40 <X> T_9_23.sp4_v_b_5


LogicTile_12_23

 (19 6)  (619 374)  (619 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_4_22

 (2 8)  (182 360)  (182 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (182 364)  (182 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_6_22

 (2 8)  (290 360)  (290 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 364)  (290 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 13)  (292 365)  (292 365)  routing T_6_22.sp4_v_t_41 <X> T_6_22.sp4_h_r_9


LogicTile_7_22

 (12 8)  (354 360)  (354 360)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_r_8
 (4 12)  (346 364)  (346 364)  routing T_7_22.sp4_h_l_44 <X> T_7_22.sp4_v_b_9
 (13 12)  (355 364)  (355 364)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_b_11
 (5 13)  (347 365)  (347 365)  routing T_7_22.sp4_h_l_44 <X> T_7_22.sp4_v_b_9
 (6 13)  (348 365)  (348 365)  routing T_7_22.sp4_h_l_44 <X> T_7_22.sp4_h_r_9
 (12 13)  (354 365)  (354 365)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_v_b_11


RAM_Tile_8_22

 (19 4)  (415 356)  (415 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (2 12)  (398 364)  (398 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_22

 (9 0)  (447 352)  (447 352)  routing T_9_22.sp4_v_t_36 <X> T_9_22.sp4_h_r_1
 (4 4)  (442 356)  (442 356)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_3
 (6 4)  (444 356)  (444 356)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_3
 (11 4)  (449 356)  (449 356)  routing T_9_22.sp4_h_l_46 <X> T_9_22.sp4_v_b_5
 (13 4)  (451 356)  (451 356)  routing T_9_22.sp4_h_l_46 <X> T_9_22.sp4_v_b_5
 (5 5)  (443 357)  (443 357)  routing T_9_22.sp4_h_l_44 <X> T_9_22.sp4_v_b_3
 (8 5)  (446 357)  (446 357)  routing T_9_22.sp4_v_t_36 <X> T_9_22.sp4_v_b_4
 (10 5)  (448 357)  (448 357)  routing T_9_22.sp4_v_t_36 <X> T_9_22.sp4_v_b_4
 (12 5)  (450 357)  (450 357)  routing T_9_22.sp4_h_l_46 <X> T_9_22.sp4_v_b_5
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 362)  (473 362)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.input_2_5
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (14 11)  (452 363)  (452 363)  routing T_9_22.sp4_r_v_b_36 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (464 363)  (464 363)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 363)  (465 363)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 363)  (470 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (471 363)  (471 363)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.input_2_5
 (34 11)  (472 363)  (472 363)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.input_2_5
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (461 365)  (461 365)  routing T_9_22.sp12_v_t_9 <X> T_9_22.lc_trk_g3_2
 (14 14)  (452 366)  (452 366)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (21 14)  (459 366)  (459 366)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 366)  (461 366)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (14 15)  (452 367)  (452 367)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (15 15)  (453 367)  (453 367)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (16 15)  (454 367)  (454 367)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (459 367)  (459 367)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7


LogicTile_10_22

 (14 2)  (506 354)  (506 354)  routing T_10_22.sp4_h_l_1 <X> T_10_22.lc_trk_g0_4
 (15 3)  (507 355)  (507 355)  routing T_10_22.sp4_h_l_1 <X> T_10_22.lc_trk_g0_4
 (16 3)  (508 355)  (508 355)  routing T_10_22.sp4_h_l_1 <X> T_10_22.lc_trk_g0_4
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (19 4)  (511 356)  (511 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (15 10)  (507 362)  (507 362)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (16 10)  (508 362)  (508 362)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (26 10)  (518 362)  (518 362)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (18 11)  (510 363)  (510 363)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (28 11)  (520 363)  (520 363)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (532 363)  (532 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp4_r_v_b_41 <X> T_10_22.lc_trk_g3_1


LogicTile_11_22

 (13 8)  (559 360)  (559 360)  routing T_11_22.sp4_h_l_45 <X> T_11_22.sp4_v_b_8
 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_h_l_45 <X> T_11_22.sp4_v_b_8
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (13 12)  (559 364)  (559 364)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_11
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (12 13)  (558 365)  (558 365)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_11


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (4 5)  (130 341)  (130 341)  routing T_3_21.sp4_v_t_47 <X> T_3_21.sp4_h_r_3


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (13 5)  (193 341)  (193 341)  routing T_4_21.sp4_v_t_37 <X> T_4_21.sp4_h_r_5
 (9 12)  (189 348)  (189 348)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_h_r_10


LogicTile_6_21

 (19 15)  (307 351)  (307 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (14 0)  (356 336)  (356 336)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g0_0
 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 336)  (372 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 336)  (373 336)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (369 337)  (369 337)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 337)  (372 337)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (41 1)  (383 337)  (383 337)  LC_0 Logic Functioning bit
 (43 1)  (385 337)  (385 337)  LC_0 Logic Functioning bit
 (14 3)  (356 339)  (356 339)  routing T_7_21.sp4_r_v_b_28 <X> T_7_21.lc_trk_g0_4
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 339)  (365 339)  routing T_7_21.sp4_v_b_22 <X> T_7_21.lc_trk_g0_6
 (24 3)  (366 339)  (366 339)  routing T_7_21.sp4_v_b_22 <X> T_7_21.lc_trk_g0_6
 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0
 (4 4)  (346 340)  (346 340)  routing T_7_21.sp4_h_l_38 <X> T_7_21.sp4_v_b_3
 (5 5)  (347 341)  (347 341)  routing T_7_21.sp4_h_l_38 <X> T_7_21.sp4_v_b_3
 (12 5)  (354 341)  (354 341)  routing T_7_21.sp4_h_r_5 <X> T_7_21.sp4_v_b_5
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 341)  (367 341)  routing T_7_21.sp4_r_v_b_26 <X> T_7_21.lc_trk_g1_2
 (25 6)  (367 342)  (367 342)  routing T_7_21.sp4_v_b_6 <X> T_7_21.lc_trk_g1_6
 (15 7)  (357 343)  (357 343)  routing T_7_21.sp4_v_t_9 <X> T_7_21.lc_trk_g1_4
 (16 7)  (358 343)  (358 343)  routing T_7_21.sp4_v_t_9 <X> T_7_21.lc_trk_g1_4
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (365 343)  (365 343)  routing T_7_21.sp4_v_b_6 <X> T_7_21.lc_trk_g1_6
 (28 8)  (370 344)  (370 344)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 344)  (372 344)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 344)  (376 344)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 344)  (377 344)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_4
 (40 8)  (382 344)  (382 344)  LC_4 Logic Functioning bit
 (26 9)  (368 345)  (368 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 345)  (369 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 345)  (372 345)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 345)  (373 345)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (377 345)  (377 345)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_4
 (21 10)  (363 346)  (363 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 346)  (365 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (24 10)  (366 346)  (366 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (47 10)  (389 346)  (389 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (392 346)  (392 346)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 346)  (393 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (363 347)  (363 347)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (27 11)  (369 347)  (369 347)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 347)  (370 347)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (46 11)  (388 347)  (388 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (356 348)  (356 348)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g3_0
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (356 349)  (356 349)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g3_0
 (15 13)  (357 349)  (357 349)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g3_0
 (16 13)  (358 349)  (358 349)  routing T_7_21.sp4_h_r_40 <X> T_7_21.lc_trk_g3_0
 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp4_r_v_b_41 <X> T_7_21.lc_trk_g3_1
 (21 13)  (363 349)  (363 349)  routing T_7_21.sp4_r_v_b_43 <X> T_7_21.lc_trk_g3_3


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (8 0)  (404 336)  (404 336)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_h_r_1
 (10 0)  (406 336)  (406 336)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_h_r_1
 (13 4)  (409 340)  (409 340)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_v_b_5
 (12 5)  (408 341)  (408 341)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_v_b_5
 (10 8)  (406 344)  (406 344)  routing T_8_21.sp4_v_t_39 <X> T_8_21.sp4_h_r_7
 (4 9)  (400 345)  (400 345)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_6
 (6 9)  (402 345)  (402 345)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_6
 (8 12)  (404 348)  (404 348)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_10


LogicTile_9_21

 (15 0)  (453 336)  (453 336)  routing T_9_21.sp4_v_b_17 <X> T_9_21.lc_trk_g0_1
 (16 0)  (454 336)  (454 336)  routing T_9_21.sp4_v_b_17 <X> T_9_21.lc_trk_g0_1
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (463 336)  (463 336)  routing T_9_21.sp4_v_b_10 <X> T_9_21.lc_trk_g0_2
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 337)  (461 337)  routing T_9_21.sp4_v_b_10 <X> T_9_21.lc_trk_g0_2
 (25 1)  (463 337)  (463 337)  routing T_9_21.sp4_v_b_10 <X> T_9_21.lc_trk_g0_2
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.input_2_0
 (11 2)  (449 338)  (449 338)  routing T_9_21.sp4_v_b_11 <X> T_9_21.sp4_v_t_39
 (14 2)  (452 338)  (452 338)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (25 2)  (463 338)  (463 338)  routing T_9_21.sp4_v_t_3 <X> T_9_21.lc_trk_g0_6
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 338)  (468 338)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (50 2)  (488 338)  (488 338)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (450 339)  (450 339)  routing T_9_21.sp4_v_b_11 <X> T_9_21.sp4_v_t_39
 (15 3)  (453 339)  (453 339)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 339)  (461 339)  routing T_9_21.sp4_v_t_3 <X> T_9_21.lc_trk_g0_6
 (25 3)  (463 339)  (463 339)  routing T_9_21.sp4_v_t_3 <X> T_9_21.lc_trk_g0_6
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 339)  (474 339)  LC_1 Logic Functioning bit
 (21 4)  (459 340)  (459 340)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g1_3
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 340)  (461 340)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g1_3
 (24 4)  (462 340)  (462 340)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g1_3
 (15 5)  (453 341)  (453 341)  routing T_9_21.sp4_v_t_5 <X> T_9_21.lc_trk_g1_0
 (16 5)  (454 341)  (454 341)  routing T_9_21.sp4_v_t_5 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (459 341)  (459 341)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g1_3
 (15 6)  (453 342)  (453 342)  routing T_9_21.top_op_5 <X> T_9_21.lc_trk_g1_5
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (14 7)  (452 343)  (452 343)  routing T_9_21.sp4_r_v_b_28 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (456 343)  (456 343)  routing T_9_21.top_op_5 <X> T_9_21.lc_trk_g1_5
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g2_1
 (16 10)  (454 346)  (454 346)  routing T_9_21.sp4_v_t_16 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.sp4_v_t_16 <X> T_9_21.lc_trk_g2_5
 (4 12)  (442 348)  (442 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (6 12)  (444 348)  (444 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (5 13)  (443 349)  (443 349)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (15 14)  (453 350)  (453 350)  routing T_9_21.sp4_v_t_32 <X> T_9_21.lc_trk_g3_5
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp4_v_t_32 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 350)  (472 350)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (50 14)  (488 350)  (488 350)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (466 351)  (466 351)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (46 15)  (484 351)  (484 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_21

 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 336)  (520 336)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 336)  (527 336)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.input_2_0
 (40 0)  (532 336)  (532 336)  LC_0 Logic Functioning bit
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 337)  (525 337)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.input_2_0
 (35 1)  (527 337)  (527 337)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.input_2_0
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_2
 (35 5)  (527 341)  (527 341)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_2
 (15 6)  (507 342)  (507 342)  routing T_10_21.top_op_5 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (19 6)  (511 342)  (511 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (545 342)  (545 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (510 343)  (510 343)  routing T_10_21.top_op_5 <X> T_10_21.lc_trk_g1_5
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g3_0 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (15 8)  (507 344)  (507 344)  routing T_10_21.sp4_h_r_25 <X> T_10_21.lc_trk_g2_1
 (16 8)  (508 344)  (508 344)  routing T_10_21.sp4_h_r_25 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (510 345)  (510 345)  routing T_10_21.sp4_h_r_25 <X> T_10_21.lc_trk_g2_1
 (14 10)  (506 346)  (506 346)  routing T_10_21.sp4_v_t_17 <X> T_10_21.lc_trk_g2_4
 (16 11)  (508 347)  (508 347)  routing T_10_21.sp4_v_t_17 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 347)  (517 347)  routing T_10_21.sp4_r_v_b_38 <X> T_10_21.lc_trk_g2_6
 (14 12)  (506 348)  (506 348)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g3_0
 (16 12)  (508 348)  (508 348)  routing T_10_21.sp12_v_t_6 <X> T_10_21.lc_trk_g3_1
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (25 12)  (517 348)  (517 348)  routing T_10_21.sp4_h_r_34 <X> T_10_21.lc_trk_g3_2
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (17 13)  (509 349)  (509 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 349)  (515 349)  routing T_10_21.sp4_h_r_34 <X> T_10_21.lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.sp4_h_r_34 <X> T_10_21.lc_trk_g3_2
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 349)  (526 349)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_6
 (35 13)  (527 349)  (527 349)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_6
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp4_h_r_31 <X> T_10_21.lc_trk_g3_7
 (24 14)  (516 350)  (516 350)  routing T_10_21.sp4_h_r_31 <X> T_10_21.lc_trk_g3_7
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 350)  (525 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 350)  (527 350)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.input_2_7
 (40 14)  (532 350)  (532 350)  LC_7 Logic Functioning bit
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (513 351)  (513 351)  routing T_10_21.sp4_h_r_31 <X> T_10_21.lc_trk_g3_7
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (520 351)  (520 351)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 351)  (525 351)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.input_2_7
 (34 15)  (526 351)  (526 351)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.input_2_7


LogicTile_11_21

 (15 2)  (561 338)  (561 338)  routing T_11_21.sp4_v_b_21 <X> T_11_21.lc_trk_g0_5
 (16 2)  (562 338)  (562 338)  routing T_11_21.sp4_v_b_21 <X> T_11_21.lc_trk_g0_5
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (571 338)  (571 338)  routing T_11_21.lft_op_6 <X> T_11_21.lc_trk_g0_6
 (1 3)  (547 339)  (547 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.lft_op_6 <X> T_11_21.lc_trk_g0_6
 (13 4)  (559 340)  (559 340)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_5
 (8 5)  (554 341)  (554 341)  routing T_11_21.sp4_h_l_47 <X> T_11_21.sp4_v_b_4
 (9 5)  (555 341)  (555 341)  routing T_11_21.sp4_h_l_47 <X> T_11_21.sp4_v_b_4
 (10 5)  (556 341)  (556 341)  routing T_11_21.sp4_h_l_47 <X> T_11_21.sp4_v_b_4
 (12 5)  (558 341)  (558 341)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_5
 (16 5)  (562 341)  (562 341)  routing T_11_21.sp12_h_r_8 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 6)  (567 342)  (567 342)  routing T_11_21.lft_op_7 <X> T_11_21.lc_trk_g1_7
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 342)  (570 342)  routing T_11_21.lft_op_7 <X> T_11_21.lc_trk_g1_7
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 343)  (580 343)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.input_2_3
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (39 8)  (585 344)  (585 344)  LC_4 Logic Functioning bit
 (40 8)  (586 344)  (586 344)  LC_4 Logic Functioning bit
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (42 8)  (588 344)  (588 344)  LC_4 Logic Functioning bit
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (598 344)  (598 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (554 345)  (554 345)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_v_b_7
 (10 9)  (556 345)  (556 345)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_v_b_7
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (40 9)  (586 345)  (586 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp4_r_v_b_43 <X> T_11_21.lc_trk_g3_3


LogicTile_12_21

 (4 4)  (604 340)  (604 340)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_v_b_3
 (5 5)  (605 341)  (605 341)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_v_b_3


LogicTile_14_21

 (8 5)  (716 341)  (716 341)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_4
 (9 5)  (717 341)  (717 341)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_4


LogicTile_16_21

 (3 6)  (819 342)  (819 342)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_v_t_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 332)  (290 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_20

 (5 0)  (347 320)  (347 320)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_0
 (4 1)  (346 321)  (346 321)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_0
 (4 4)  (346 324)  (346 324)  routing T_7_20.sp4_v_t_42 <X> T_7_20.sp4_v_b_3
 (6 4)  (348 324)  (348 324)  routing T_7_20.sp4_v_t_42 <X> T_7_20.sp4_v_b_3


RAM_Tile_8_20

 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22
 (6 12)  (402 332)  (402 332)  routing T_8_20.sp4_v_t_43 <X> T_8_20.sp4_v_b_9
 (5 13)  (401 333)  (401 333)  routing T_8_20.sp4_v_t_43 <X> T_8_20.sp4_v_b_9


LogicTile_9_20

 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (13 12)  (451 332)  (451 332)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_11
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (12 13)  (450 333)  (450 333)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_11


LogicTile_10_20

 (19 8)  (511 328)  (511 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_11_20

 (4 0)  (550 320)  (550 320)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_v_b_0
 (5 1)  (551 321)  (551 321)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_v_b_0
 (11 4)  (557 324)  (557 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (13 4)  (559 324)  (559 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (12 5)  (558 325)  (558 325)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (19 10)  (565 330)  (565 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_9
 (6 12)  (552 332)  (552 332)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_9
 (13 12)  (559 332)  (559 332)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11
 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0


LogicTile_14_20

 (15 4)  (723 324)  (723 324)  routing T_14_20.sp4_v_b_17 <X> T_14_20.lc_trk_g1_1
 (16 4)  (724 324)  (724 324)  routing T_14_20.sp4_v_b_17 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (14 5)  (722 325)  (722 325)  routing T_14_20.sp4_r_v_b_24 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 6)  (729 326)  (729 326)  routing T_14_20.sp4_v_b_7 <X> T_14_20.lc_trk_g1_7
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_v_b_7 <X> T_14_20.lc_trk_g1_7
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 326)  (748 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (52 6)  (760 326)  (760 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.input_2_3
 (34 7)  (742 327)  (742 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.input_2_3
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (47 10)  (755 330)  (755 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp4_v_b_42 <X> T_14_20.lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.sp4_v_b_42 <X> T_14_20.lc_trk_g3_2


RAM_Tile_25_20

 (3 15)  (1309 335)  (1309 335)  routing T_25_20.sp12_h_l_22 <X> T_25_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (19 10)  (307 314)  (307 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (307 319)  (307 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (2 8)  (344 312)  (344 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (19 13)  (415 317)  (415 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_19

 (26 2)  (464 306)  (464 306)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 306)  (473 306)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_1
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (15 3)  (453 307)  (453 307)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 307)  (465 307)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 307)  (471 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_1
 (51 3)  (489 307)  (489 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp12_h_r_12 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 311)  (461 311)  routing T_9_19.sp4_v_b_22 <X> T_9_19.lc_trk_g1_6
 (24 7)  (462 311)  (462 311)  routing T_9_19.sp4_v_b_22 <X> T_9_19.lc_trk_g1_6
 (16 8)  (454 312)  (454 312)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g2_1
 (17 8)  (455 312)  (455 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 312)  (456 312)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g2_1
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp4_r_v_b_32 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (456 313)  (456 313)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g2_1
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 313)  (461 313)  routing T_9_19.sp4_v_b_42 <X> T_9_19.lc_trk_g2_2
 (24 9)  (462 313)  (462 313)  routing T_9_19.sp4_v_b_42 <X> T_9_19.lc_trk_g2_2
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (21 10)  (459 314)  (459 314)  routing T_9_19.sp4_v_t_26 <X> T_9_19.lc_trk_g2_7
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_v_t_26 <X> T_9_19.lc_trk_g2_7
 (26 10)  (464 314)  (464 314)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (40 10)  (478 314)  (478 314)  LC_5 Logic Functioning bit
 (42 10)  (480 314)  (480 314)  LC_5 Logic Functioning bit
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (21 11)  (459 315)  (459 315)  routing T_9_19.sp4_v_t_26 <X> T_9_19.lc_trk_g2_7
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (4 12)  (442 316)  (442 316)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_9
 (6 12)  (444 316)  (444 316)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_9
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (50 12)  (488 316)  (488 316)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (443 317)  (443 317)  routing T_9_19.sp4_h_l_38 <X> T_9_19.sp4_v_b_9
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_r_v_b_43 <X> T_9_19.lc_trk_g3_3
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (52 13)  (490 317)  (490 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g3_7
 (19 15)  (457 319)  (457 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_19

 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (510 307)  (510 307)  routing T_10_19.sp4_r_v_b_29 <X> T_10_19.lc_trk_g0_5
 (4 4)  (496 308)  (496 308)  routing T_10_19.sp4_h_l_44 <X> T_10_19.sp4_v_b_3
 (6 4)  (498 308)  (498 308)  routing T_10_19.sp4_h_l_44 <X> T_10_19.sp4_v_b_3
 (5 5)  (497 309)  (497 309)  routing T_10_19.sp4_h_l_44 <X> T_10_19.sp4_v_b_3
 (16 10)  (508 314)  (508 314)  routing T_10_19.sp4_v_t_16 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.sp4_v_t_16 <X> T_10_19.lc_trk_g2_5
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.sp4_r_v_b_38 <X> T_10_19.lc_trk_g2_6
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (12 13)  (504 317)  (504 317)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp12_v_b_23 <X> T_10_19.lc_trk_g3_7
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.input_2_7
 (19 15)  (511 319)  (511 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp12_v_b_23 <X> T_10_19.lc_trk_g3_7
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit
 (48 15)  (540 319)  (540 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_19

 (8 0)  (554 304)  (554 304)  routing T_11_19.sp4_h_l_36 <X> T_11_19.sp4_h_r_1
 (8 1)  (554 305)  (554 305)  routing T_11_19.sp4_h_l_36 <X> T_11_19.sp4_v_b_1
 (9 1)  (555 305)  (555 305)  routing T_11_19.sp4_h_l_36 <X> T_11_19.sp4_v_b_1
 (15 1)  (561 305)  (561 305)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g0_0
 (16 1)  (562 305)  (562 305)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (3 2)  (549 306)  (549 306)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_l_23
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (564 311)  (564 311)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g1_5
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (47 8)  (593 312)  (593 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (596 312)  (596 312)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (46 9)  (592 313)  (592 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (561 314)  (561 314)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g2_5
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_v_t_28 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_v_t_28 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_r_v_b_42 <X> T_11_19.lc_trk_g3_2
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_v_t_17 <X> T_11_19.lc_trk_g3_4
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_v_t_18 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_v_t_18 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_v_t_17 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (4 4)  (604 308)  (604 308)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3


LogicTile_13_19

 (14 2)  (668 306)  (668 306)  routing T_13_19.sp12_h_l_3 <X> T_13_19.lc_trk_g0_4
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp12_h_l_3 <X> T_13_19.lc_trk_g0_4
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp12_h_l_3 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (4 4)  (658 308)  (658 308)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_3
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (5 5)  (659 309)  (659 309)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_3
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_r_v_b_28 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g2_1
 (18 9)  (672 313)  (672 313)  routing T_13_19.bnl_op_1 <X> T_13_19.lc_trk_g2_1
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_14_19

 (21 0)  (729 304)  (729 304)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (21 1)  (729 305)  (729 305)  routing T_14_19.sp4_h_r_19 <X> T_14_19.lc_trk_g0_3
 (25 4)  (733 308)  (733 308)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g1_2
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g1_2
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.lc_trk_g1_7
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (9 11)  (717 315)  (717 315)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_v_t_42
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (47 11)  (755 315)  (755 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (759 315)  (759 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7


LogicTile_15_19

 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (47 4)  (809 308)  (809 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp12_h_r_8 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (13 8)  (775 312)  (775 312)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_b_8
 (8 9)  (770 313)  (770 313)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_7
 (9 9)  (771 313)  (771 313)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_7
 (10 9)  (772 313)  (772 313)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_7
 (12 9)  (774 313)  (774 313)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_b_8
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_v_b_24 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_v_b_24 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_16_19

 (10 10)  (826 314)  (826 314)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_l_42


LogicTile_17_19

 (5 10)  (879 314)  (879 314)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_43
 (4 11)  (878 315)  (878 315)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_h_l_43


LogicTile_18_19

 (19 15)  (947 319)  (947 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_19

 (3 7)  (1093 311)  (1093 311)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_t_23


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (2 0)  (182 288)  (182 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 15)  (199 303)  (199 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_18

 (2 0)  (290 288)  (290 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 1)  (304 289)  (304 289)  routing T_6_18.sp12_h_r_8 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (310 289)  (310 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (312 289)  (312 289)  routing T_6_18.bot_op_2 <X> T_6_18.lc_trk_g0_2
 (16 3)  (304 291)  (304 291)  routing T_6_18.sp12_h_r_12 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (2 4)  (290 292)  (290 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 5)  (304 293)  (304 293)  routing T_6_18.sp12_h_r_8 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (28 6)  (316 294)  (316 294)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 294)  (318 294)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 294)  (319 294)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (16 7)  (304 295)  (304 295)  routing T_6_18.sp12_h_r_12 <X> T_6_18.lc_trk_g1_4
 (17 7)  (305 295)  (305 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (315 295)  (315 295)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 295)  (316 295)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 295)  (318 295)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (322 295)  (322 295)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.input_2_3
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (46 7)  (334 295)  (334 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (314 296)  (314 296)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 296)  (315 296)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g1_4 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 296)  (321 296)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 296)  (322 296)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (26 9)  (314 297)  (314 297)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 297)  (316 297)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 297)  (324 297)  LC_4 Logic Functioning bit
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (38 9)  (326 297)  (326 297)  LC_4 Logic Functioning bit
 (39 9)  (327 297)  (327 297)  LC_4 Logic Functioning bit
 (22 10)  (310 298)  (310 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (311 298)  (311 298)  routing T_6_18.sp12_v_b_23 <X> T_6_18.lc_trk_g2_7
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g2_4
 (16 11)  (304 299)  (304 299)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (309 299)  (309 299)  routing T_6_18.sp12_v_b_23 <X> T_6_18.lc_trk_g2_7
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 299)  (313 299)  routing T_6_18.sp4_r_v_b_38 <X> T_6_18.lc_trk_g2_6
 (28 12)  (316 300)  (316 300)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 300)  (318 300)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 300)  (322 300)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 300)  (323 300)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.input_2_6
 (37 12)  (325 300)  (325 300)  LC_6 Logic Functioning bit
 (38 12)  (326 300)  (326 300)  LC_6 Logic Functioning bit
 (40 12)  (328 300)  (328 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (42 12)  (330 300)  (330 300)  LC_6 Logic Functioning bit
 (14 13)  (302 301)  (302 301)  routing T_6_18.sp4_r_v_b_40 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (314 301)  (314 301)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 301)  (318 301)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 301)  (320 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (38 13)  (326 301)  (326 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (41 13)  (329 301)  (329 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (46 13)  (334 301)  (334 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (26 14)  (314 302)  (314 302)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 302)  (319 302)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 302)  (321 302)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (328 302)  (328 302)  LC_7 Logic Functioning bit
 (42 14)  (330 302)  (330 302)  LC_7 Logic Functioning bit
 (14 15)  (302 303)  (302 303)  routing T_6_18.sp4_r_v_b_44 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (315 303)  (315 303)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 303)  (316 303)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0


LogicTile_7_18

 (8 0)  (350 288)  (350 288)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_1
 (9 0)  (351 288)  (351 288)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_1
 (10 0)  (352 288)  (352 288)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_1
 (22 0)  (364 288)  (364 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (366 288)  (366 288)  routing T_7_18.bot_op_3 <X> T_7_18.lc_trk_g0_3
 (21 2)  (363 290)  (363 290)  routing T_7_18.lft_op_7 <X> T_7_18.lc_trk_g0_7
 (22 2)  (364 290)  (364 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 290)  (366 290)  routing T_7_18.lft_op_7 <X> T_7_18.lc_trk_g0_7
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 290)  (372 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 290)  (376 290)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 290)  (377 290)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_1
 (40 2)  (382 290)  (382 290)  LC_1 Logic Functioning bit
 (42 2)  (384 290)  (384 290)  LC_1 Logic Functioning bit
 (26 3)  (368 291)  (368 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 291)  (374 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (375 291)  (375 291)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_1
 (41 3)  (383 291)  (383 291)  LC_1 Logic Functioning bit
 (4 4)  (346 292)  (346 292)  routing T_7_18.sp4_h_l_38 <X> T_7_18.sp4_v_b_3
 (13 4)  (355 292)  (355 292)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_5
 (21 4)  (363 292)  (363 292)  routing T_7_18.lft_op_3 <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 292)  (366 292)  routing T_7_18.lft_op_3 <X> T_7_18.lc_trk_g1_3
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (39 4)  (381 292)  (381 292)  LC_2 Logic Functioning bit
 (40 4)  (382 292)  (382 292)  LC_2 Logic Functioning bit
 (42 4)  (384 292)  (384 292)  LC_2 Logic Functioning bit
 (43 4)  (385 292)  (385 292)  LC_2 Logic Functioning bit
 (46 4)  (388 292)  (388 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (392 292)  (392 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (347 293)  (347 293)  routing T_7_18.sp4_h_l_38 <X> T_7_18.sp4_v_b_3
 (12 5)  (354 293)  (354 293)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_5
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 293)  (369 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 293)  (370 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (14 6)  (356 294)  (356 294)  routing T_7_18.lft_op_4 <X> T_7_18.lc_trk_g1_4
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (365 294)  (365 294)  routing T_7_18.sp12_h_l_12 <X> T_7_18.lc_trk_g1_7
 (28 6)  (370 294)  (370 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 294)  (372 294)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (383 294)  (383 294)  LC_3 Logic Functioning bit
 (43 6)  (385 294)  (385 294)  LC_3 Logic Functioning bit
 (15 7)  (357 295)  (357 295)  routing T_7_18.lft_op_4 <X> T_7_18.lc_trk_g1_4
 (17 7)  (359 295)  (359 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (369 295)  (369 295)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 295)  (370 295)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 295)  (371 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 295)  (373 295)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 296)  (372 296)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 296)  (375 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 296)  (376 296)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 296)  (378 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (47 8)  (389 296)  (389 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (392 296)  (392 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 297)  (369 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 297)  (372 297)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 297)  (373 297)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (15 10)  (357 298)  (357 298)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g2_5
 (16 10)  (358 298)  (358 298)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g2_5
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (367 298)  (367 298)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 298)  (382 298)  LC_5 Logic Functioning bit
 (42 10)  (384 298)  (384 298)  LC_5 Logic Functioning bit
 (46 10)  (388 298)  (388 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (360 299)  (360 299)  routing T_7_18.sp4_h_l_16 <X> T_7_18.lc_trk_g2_5
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 299)  (365 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (25 11)  (367 299)  (367 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (26 11)  (368 299)  (368 299)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 299)  (369 299)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (41 11)  (383 299)  (383 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit
 (46 11)  (388 299)  (388 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (26 12)  (368 300)  (368 300)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 300)  (373 300)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (50 12)  (392 300)  (392 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (357 301)  (357 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (16 13)  (358 301)  (358 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_v_b_42 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_v_b_42 <X> T_7_18.lc_trk_g3_2
 (26 13)  (368 301)  (368 301)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (53 13)  (395 301)  (395 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


RAM_Tile_8_18

 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (0 0)  (438 288)  (438 288)  Negative Clock bit

 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 288)  (462 288)  routing T_9_18.bot_op_3 <X> T_9_18.lc_trk_g0_3
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 288)  (473 288)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.input_2_0
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (40 0)  (478 288)  (478 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (8 1)  (446 289)  (446 289)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_1
 (9 1)  (447 289)  (447 289)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_b_1
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 289)  (471 289)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.input_2_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (52 1)  (490 289)  (490 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_t_37
 (11 2)  (449 290)  (449 290)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_t_39
 (14 2)  (452 290)  (452 290)  routing T_9_18.sp12_h_l_3 <X> T_9_18.lc_trk_g0_4
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 290)  (473 290)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_1
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (46 2)  (484 290)  (484 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (490 290)  (490 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_7 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (14 3)  (452 291)  (452 291)  routing T_9_18.sp12_h_l_3 <X> T_9_18.lc_trk_g0_4
 (15 3)  (453 291)  (453 291)  routing T_9_18.sp12_h_l_3 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 291)  (470 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 291)  (471 291)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_1
 (35 3)  (473 291)  (473 291)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_1
 (4 4)  (442 292)  (442 292)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (6 4)  (444 292)  (444 292)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (5 5)  (443 293)  (443 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (11 5)  (449 293)  (449 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_5
 (13 5)  (451 293)  (451 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_5
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (14 6)  (452 294)  (452 294)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g1_4
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 294)  (456 294)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g1_5
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp12_h_l_12 <X> T_9_18.lc_trk_g1_7
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (453 296)  (453 296)  routing T_9_18.sp4_v_t_28 <X> T_9_18.lc_trk_g2_1
 (16 8)  (454 296)  (454 296)  routing T_9_18.sp4_v_t_28 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (8 9)  (446 297)  (446 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (9 9)  (447 297)  (447 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 297)  (478 297)  LC_4 Logic Functioning bit
 (42 9)  (480 297)  (480 297)  LC_4 Logic Functioning bit
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (459 298)  (459 298)  routing T_9_18.sp4_v_t_18 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 298)  (461 298)  routing T_9_18.sp4_v_t_18 <X> T_9_18.lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (40 10)  (478 298)  (478 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (448 299)  (448 299)  routing T_9_18.sp4_h_l_39 <X> T_9_18.sp4_v_t_42
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_r_44 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (456 299)  (456 299)  routing T_9_18.sp4_r_v_b_37 <X> T_9_18.lc_trk_g2_5
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp4_v_b_46 <X> T_9_18.lc_trk_g2_6
 (24 11)  (462 299)  (462 299)  routing T_9_18.sp4_v_b_46 <X> T_9_18.lc_trk_g2_6
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (15 12)  (453 300)  (453 300)  routing T_9_18.sp4_h_r_25 <X> T_9_18.lc_trk_g3_1
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_h_r_25 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_h_r_25 <X> T_9_18.lc_trk_g3_1
 (15 14)  (453 302)  (453 302)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g3_5
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (10 15)  (448 303)  (448 303)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_t_47
 (15 15)  (453 303)  (453 303)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g3_4
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (34 15)  (472 303)  (472 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (35 15)  (473 303)  (473 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (43 15)  (481 303)  (481 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (4 0)  (496 288)  (496 288)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_b_0
 (6 0)  (498 288)  (498 288)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_b_0
 (11 0)  (503 288)  (503 288)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_v_b_2
 (13 0)  (505 288)  (505 288)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_v_b_2
 (3 1)  (495 289)  (495 289)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_b_0
 (5 1)  (497 289)  (497 289)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_b_0
 (14 1)  (506 289)  (506 289)  routing T_10_18.sp12_h_r_16 <X> T_10_18.lc_trk_g0_0
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp12_h_r_16 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (40 2)  (532 290)  (532 290)  LC_1 Logic Functioning bit
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (525 291)  (525 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.input_2_1
 (34 3)  (526 291)  (526 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.input_2_1
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 294)  (527 294)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.input_2_3
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 295)  (515 295)  routing T_10_18.sp4_v_b_22 <X> T_10_18.lc_trk_g1_6
 (24 7)  (516 295)  (516 295)  routing T_10_18.sp4_v_b_22 <X> T_10_18.lc_trk_g1_6
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (526 295)  (526 295)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.input_2_3
 (35 7)  (527 295)  (527 295)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.input_2_3
 (4 8)  (496 296)  (496 296)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_v_b_6
 (5 8)  (497 296)  (497 296)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_r_6
 (14 10)  (506 298)  (506 298)  routing T_10_18.sp12_v_t_3 <X> T_10_18.lc_trk_g2_4
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 298)  (515 298)  routing T_10_18.sp12_v_t_12 <X> T_10_18.lc_trk_g2_7
 (14 11)  (506 299)  (506 299)  routing T_10_18.sp12_v_t_3 <X> T_10_18.lc_trk_g2_4
 (15 11)  (507 299)  (507 299)  routing T_10_18.sp12_v_t_3 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (8 12)  (500 300)  (500 300)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_h_r_10
 (9 12)  (501 300)  (501 300)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_h_r_10
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp12_v_b_19 <X> T_10_18.lc_trk_g3_3
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp12_v_b_8 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp12_v_b_19 <X> T_10_18.lc_trk_g3_3
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.input_2_7
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_r_v_b_46 <X> T_10_18.lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.input_2_7
 (34 15)  (526 303)  (526 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.input_2_7
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (9 5)  (555 293)  (555 293)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_4
 (10 5)  (556 293)  (556 293)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_4
 (12 5)  (558 293)  (558 293)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (6 6)  (552 294)  (552 294)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_v_t_38
 (10 7)  (556 295)  (556 295)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_t_41
 (4 8)  (550 296)  (550 296)  routing T_11_18.sp4_v_t_47 <X> T_11_18.sp4_v_b_6
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_v_t_47 <X> T_11_18.sp4_v_b_6
 (11 12)  (557 300)  (557 300)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_11
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_11


LogicTile_12_18

 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (14 2)  (614 290)  (614 290)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g0_4
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 290)  (650 290)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 291)  (621 291)  routing T_12_18.sp4_r_v_b_31 <X> T_12_18.lc_trk_g0_7
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_r_v_b_28 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 8)  (614 296)  (614 296)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_4
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (14 9)  (614 297)  (614 297)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (15 9)  (615 297)  (615 297)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (16 9)  (616 297)  (616 297)  routing T_12_18.sp4_h_r_40 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_4
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (8 11)  (608 299)  (608 299)  routing T_12_18.sp4_h_l_42 <X> T_12_18.sp4_v_t_42
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp12_v_b_20 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp12_v_b_20 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_r_v_b_37 <X> T_12_18.lc_trk_g2_5
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 299)  (623 299)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g2_6
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (25 12)  (625 300)  (625 300)  routing T_12_18.sp4_h_r_34 <X> T_12_18.lc_trk_g3_2
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 301)  (623 301)  routing T_12_18.sp4_h_r_34 <X> T_12_18.lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.sp4_h_r_34 <X> T_12_18.lc_trk_g3_2
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (25 14)  (625 302)  (625 302)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g3_6
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_18

 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_5
 (12 5)  (666 293)  (666 293)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_5


LogicTile_15_18

 (6 2)  (768 290)  (768 290)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_t_37


LogicTile_16_18

 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 2)  (0 274)  (0 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (2 4)  (182 276)  (182 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (3 5)  (183 277)  (183 277)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (2 8)  (182 280)  (182 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_6_17

 (14 3)  (302 275)  (302 275)  routing T_6_17.sp12_h_r_20 <X> T_6_17.lc_trk_g0_4
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp12_h_r_20 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 276)  (319 276)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 276)  (321 276)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 276)  (322 276)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (328 276)  (328 276)  LC_2 Logic Functioning bit
 (42 4)  (330 276)  (330 276)  LC_2 Logic Functioning bit
 (14 5)  (302 277)  (302 277)  routing T_6_17.sp12_h_r_16 <X> T_6_17.lc_trk_g1_0
 (16 5)  (304 277)  (304 277)  routing T_6_17.sp12_h_r_16 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (31 5)  (319 277)  (319 277)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (328 277)  (328 277)  LC_2 Logic Functioning bit
 (42 5)  (330 277)  (330 277)  LC_2 Logic Functioning bit
 (3 7)  (291 279)  (291 279)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_v_t_23
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (311 282)  (311 282)  routing T_6_17.sp12_v_b_23 <X> T_6_17.lc_trk_g2_7
 (21 11)  (309 283)  (309 283)  routing T_6_17.sp12_v_b_23 <X> T_6_17.lc_trk_g2_7
 (14 12)  (302 284)  (302 284)  routing T_6_17.sp4_h_r_40 <X> T_6_17.lc_trk_g3_0
 (14 13)  (302 285)  (302 285)  routing T_6_17.sp4_h_r_40 <X> T_6_17.lc_trk_g3_0
 (15 13)  (303 285)  (303 285)  routing T_6_17.sp4_h_r_40 <X> T_6_17.lc_trk_g3_0
 (16 13)  (304 285)  (304 285)  routing T_6_17.sp4_h_r_40 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 14)  (310 286)  (310 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (311 286)  (311 286)  routing T_6_17.sp4_v_b_47 <X> T_6_17.lc_trk_g3_7
 (24 14)  (312 286)  (312 286)  routing T_6_17.sp4_v_b_47 <X> T_6_17.lc_trk_g3_7
 (25 14)  (313 286)  (313 286)  routing T_6_17.sp4_h_r_38 <X> T_6_17.lc_trk_g3_6
 (26 14)  (314 286)  (314 286)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 286)  (318 286)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 286)  (321 286)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (311 287)  (311 287)  routing T_6_17.sp4_h_r_38 <X> T_6_17.lc_trk_g3_6
 (24 15)  (312 287)  (312 287)  routing T_6_17.sp4_h_r_38 <X> T_6_17.lc_trk_g3_6
 (26 15)  (314 287)  (314 287)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 287)  (316 287)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 287)  (317 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 287)  (319 287)  routing T_6_17.lc_trk_g3_7 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 287)  (320 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 287)  (322 287)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.input_2_7
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (51 15)  (339 287)  (339 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_17

 (16 0)  (358 272)  (358 272)  routing T_7_17.sp4_v_b_9 <X> T_7_17.lc_trk_g0_1
 (17 0)  (359 272)  (359 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (360 272)  (360 272)  routing T_7_17.sp4_v_b_9 <X> T_7_17.lc_trk_g0_1
 (22 0)  (364 272)  (364 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (365 272)  (365 272)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g0_3
 (26 0)  (368 272)  (368 272)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 272)  (377 272)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_0
 (40 0)  (382 272)  (382 272)  LC_0 Logic Functioning bit
 (46 0)  (388 272)  (388 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (356 273)  (356 273)  routing T_7_17.sp4_h_r_0 <X> T_7_17.lc_trk_g0_0
 (15 1)  (357 273)  (357 273)  routing T_7_17.sp4_h_r_0 <X> T_7_17.lc_trk_g0_0
 (16 1)  (358 273)  (358 273)  routing T_7_17.sp4_h_r_0 <X> T_7_17.lc_trk_g0_0
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (360 273)  (360 273)  routing T_7_17.sp4_v_b_9 <X> T_7_17.lc_trk_g0_1
 (21 1)  (363 273)  (363 273)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g0_3
 (26 1)  (368 273)  (368 273)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 273)  (370 273)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 273)  (372 273)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 273)  (376 273)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_0
 (35 1)  (377 273)  (377 273)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_0
 (15 2)  (357 274)  (357 274)  routing T_7_17.top_op_5 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 274)  (376 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (40 2)  (382 274)  (382 274)  LC_1 Logic Functioning bit
 (42 2)  (384 274)  (384 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (50 2)  (392 274)  (392 274)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (360 275)  (360 275)  routing T_7_17.top_op_5 <X> T_7_17.lc_trk_g0_5
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (40 3)  (382 275)  (382 275)  LC_1 Logic Functioning bit
 (42 3)  (384 275)  (384 275)  LC_1 Logic Functioning bit
 (48 3)  (390 275)  (390 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g1_3
 (25 4)  (367 276)  (367 276)  routing T_7_17.lft_op_2 <X> T_7_17.lc_trk_g1_2
 (11 5)  (353 277)  (353 277)  routing T_7_17.sp4_h_l_40 <X> T_7_17.sp4_h_r_5
 (15 5)  (357 277)  (357 277)  routing T_7_17.sp4_v_t_5 <X> T_7_17.lc_trk_g1_0
 (16 5)  (358 277)  (358 277)  routing T_7_17.sp4_v_t_5 <X> T_7_17.lc_trk_g1_0
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g1_3
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (366 277)  (366 277)  routing T_7_17.lft_op_2 <X> T_7_17.lc_trk_g1_2
 (5 6)  (347 278)  (347 278)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_38
 (12 6)  (354 278)  (354 278)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_l_40
 (15 6)  (357 278)  (357 278)  routing T_7_17.sp4_h_r_5 <X> T_7_17.lc_trk_g1_5
 (16 6)  (358 278)  (358 278)  routing T_7_17.sp4_h_r_5 <X> T_7_17.lc_trk_g1_5
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (365 278)  (365 278)  routing T_7_17.sp12_h_r_23 <X> T_7_17.lc_trk_g1_7
 (25 6)  (367 278)  (367 278)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g1_6
 (28 6)  (370 278)  (370 278)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 278)  (372 278)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 278)  (373 278)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 278)  (382 278)  LC_3 Logic Functioning bit
 (42 6)  (384 278)  (384 278)  LC_3 Logic Functioning bit
 (47 6)  (389 278)  (389 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (348 279)  (348 279)  routing T_7_17.sp4_v_t_38 <X> T_7_17.sp4_h_l_38
 (11 7)  (353 279)  (353 279)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_l_40
 (18 7)  (360 279)  (360 279)  routing T_7_17.sp4_h_r_5 <X> T_7_17.lc_trk_g1_5
 (21 7)  (363 279)  (363 279)  routing T_7_17.sp12_h_r_23 <X> T_7_17.lc_trk_g1_7
 (22 7)  (364 279)  (364 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (365 279)  (365 279)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g1_6
 (25 7)  (367 279)  (367 279)  routing T_7_17.sp4_v_t_3 <X> T_7_17.lc_trk_g1_6
 (30 7)  (372 279)  (372 279)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 279)  (373 279)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (382 279)  (382 279)  LC_3 Logic Functioning bit
 (42 7)  (384 279)  (384 279)  LC_3 Logic Functioning bit
 (4 10)  (346 282)  (346 282)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (6 10)  (348 282)  (348 282)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (26 10)  (368 282)  (368 282)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 282)  (370 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 282)  (373 282)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 282)  (376 282)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (47 10)  (389 282)  (389 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (347 283)  (347 283)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (8 11)  (350 283)  (350 283)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_t_42
 (22 11)  (364 283)  (364 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 283)  (365 283)  routing T_7_17.sp4_v_b_46 <X> T_7_17.lc_trk_g2_6
 (24 11)  (366 283)  (366 283)  routing T_7_17.sp4_v_b_46 <X> T_7_17.lc_trk_g2_6
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 283)  (372 283)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 283)  (374 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (376 283)  (376 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_5
 (35 11)  (377 283)  (377 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.input_2_5
 (42 11)  (384 283)  (384 283)  LC_5 Logic Functioning bit
 (4 12)  (346 284)  (346 284)  routing T_7_17.sp4_h_l_38 <X> T_7_17.sp4_v_b_9
 (6 12)  (348 284)  (348 284)  routing T_7_17.sp4_h_l_38 <X> T_7_17.sp4_v_b_9
 (19 12)  (361 284)  (361 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 12)  (368 284)  (368 284)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 284)  (371 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 284)  (373 284)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 284)  (376 284)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 284)  (377 284)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_6
 (37 12)  (379 284)  (379 284)  LC_6 Logic Functioning bit
 (5 13)  (347 285)  (347 285)  routing T_7_17.sp4_h_l_38 <X> T_7_17.sp4_v_b_9
 (27 13)  (369 285)  (369 285)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 285)  (371 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 285)  (373 285)  routing T_7_17.lc_trk_g1_6 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 285)  (374 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (376 285)  (376 285)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_6
 (35 13)  (377 285)  (377 285)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.input_2_6
 (28 14)  (370 286)  (370 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (42 14)  (384 286)  (384 286)  LC_7 Logic Functioning bit
 (50 14)  (392 286)  (392 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (347 287)  (347 287)  routing T_7_17.sp4_h_l_44 <X> T_7_17.sp4_v_t_44
 (27 15)  (369 287)  (369 287)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (46 15)  (388 287)  (388 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_17

 (10 0)  (406 272)  (406 272)  routing T_8_17.sp4_v_t_45 <X> T_8_17.sp4_h_r_1
 (12 4)  (408 276)  (408 276)  routing T_8_17.sp4_v_t_40 <X> T_8_17.sp4_h_r_5


LogicTile_9_17

 (0 0)  (438 272)  (438 272)  Negative Clock bit

 (6 0)  (444 272)  (444 272)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_v_b_0
 (21 0)  (459 272)  (459 272)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g0_3
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (443 273)  (443 273)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_v_b_0
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.glb_netwk_7 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 275)  (462 275)  routing T_9_17.bot_op_6 <X> T_9_17.lc_trk_g0_6
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 275)  (470 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (471 275)  (471 275)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.input_2_1
 (35 3)  (473 275)  (473 275)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.input_2_1
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (50 4)  (488 276)  (488 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp12_h_l_17 <X> T_9_17.lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp12_h_l_17 <X> T_9_17.lc_trk_g1_2
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (48 5)  (486 277)  (486 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g1_4
 (16 6)  (454 278)  (454 278)  routing T_9_17.sp4_v_b_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (456 278)  (456 278)  routing T_9_17.sp4_v_b_5 <X> T_9_17.lc_trk_g1_5
 (21 6)  (459 278)  (459 278)  routing T_9_17.bnr_op_7 <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (463 278)  (463 278)  routing T_9_17.sp12_h_l_5 <X> T_9_17.lc_trk_g1_6
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 278)  (473 278)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.input_2_3
 (9 7)  (447 279)  (447 279)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_v_t_41
 (10 7)  (448 279)  (448 279)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_v_t_41
 (14 7)  (452 279)  (452 279)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_v_t_1 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (459 279)  (459 279)  routing T_9_17.bnr_op_7 <X> T_9_17.lc_trk_g1_7
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (462 279)  (462 279)  routing T_9_17.sp12_h_l_5 <X> T_9_17.lc_trk_g1_6
 (25 7)  (463 279)  (463 279)  routing T_9_17.sp12_h_l_5 <X> T_9_17.lc_trk_g1_6
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 279)  (470 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (471 279)  (471 279)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.input_2_3
 (34 7)  (472 279)  (472 279)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.input_2_3
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (16 8)  (454 280)  (454 280)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g2_1
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (37 8)  (475 280)  (475 280)  LC_4 Logic Functioning bit
 (39 8)  (477 280)  (477 280)  LC_4 Logic Functioning bit
 (40 8)  (478 280)  (478 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (50 8)  (488 280)  (488 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (456 281)  (456 281)  routing T_9_17.sp4_v_b_33 <X> T_9_17.lc_trk_g2_1
 (21 9)  (459 281)  (459 281)  routing T_9_17.sp4_r_v_b_35 <X> T_9_17.lc_trk_g2_3
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (38 9)  (476 281)  (476 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (11 10)  (449 282)  (449 282)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_t_45
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (40 11)  (478 283)  (478 283)  LC_5 Logic Functioning bit
 (42 11)  (480 283)  (480 283)  LC_5 Logic Functioning bit
 (14 12)  (452 284)  (452 284)  routing T_9_17.sp4_h_r_40 <X> T_9_17.lc_trk_g3_0
 (25 12)  (463 284)  (463 284)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g3_2
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_h_r_40 <X> T_9_17.lc_trk_g3_0
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_r_40 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_r_40 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (13 14)  (451 286)  (451 286)  routing T_9_17.sp4_v_b_11 <X> T_9_17.sp4_v_t_46
 (15 14)  (453 286)  (453 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (16 14)  (454 286)  (454 286)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (459 286)  (459 286)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g3_7
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (463 286)  (463 286)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g3_6
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 286)  (466 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g3_4
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_h_l_17 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_h_l_16 <X> T_9_17.lc_trk_g3_5
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.input_2_7
 (35 15)  (473 287)  (473 287)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.input_2_7


LogicTile_10_17

 (0 0)  (492 272)  (492 272)  Negative Clock bit

 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 272)  (516 272)  routing T_10_17.top_op_3 <X> T_10_17.lc_trk_g0_3
 (25 0)  (517 272)  (517 272)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g0_2
 (21 1)  (513 273)  (513 273)  routing T_10_17.top_op_3 <X> T_10_17.lc_trk_g0_3
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 273)  (515 273)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g0_2
 (25 1)  (517 273)  (517 273)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g0_2
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (506 274)  (506 274)  routing T_10_17.lft_op_4 <X> T_10_17.lc_trk_g0_4
 (16 2)  (508 274)  (508 274)  routing T_10_17.sp4_v_b_13 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 274)  (510 274)  routing T_10_17.sp4_v_b_13 <X> T_10_17.lc_trk_g0_5
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (25 2)  (517 274)  (517 274)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 274)  (527 274)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_1
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (52 2)  (544 274)  (544 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (5 3)  (497 275)  (497 275)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_t_37
 (15 3)  (507 275)  (507 275)  routing T_10_17.lft_op_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (510 275)  (510 275)  routing T_10_17.sp4_v_b_13 <X> T_10_17.lc_trk_g0_5
 (21 3)  (513 275)  (513 275)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (525 275)  (525 275)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_1
 (34 3)  (526 275)  (526 275)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_1
 (35 3)  (527 275)  (527 275)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_1
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (2 4)  (494 276)  (494 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 276)  (517 276)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g1_2
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 276)  (527 276)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_2
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 277)  (515 277)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp4_v_b_10 <X> T_10_17.lc_trk_g1_2
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 277)  (525 277)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_2
 (34 5)  (526 277)  (526 277)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_2
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (13 6)  (505 278)  (505 278)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_40
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (43 6)  (535 278)  (535 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_t_23
 (12 7)  (504 279)  (504 279)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_40
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.input_2_3
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (15 8)  (507 280)  (507 280)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g2_1
 (16 8)  (508 280)  (508 280)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (513 280)  (513 280)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g2_3
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (18 9)  (510 281)  (510 281)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g2_1
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (40 9)  (532 281)  (532 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (48 9)  (540 281)  (540 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (506 282)  (506 282)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g2_4
 (15 10)  (507 282)  (507 282)  routing T_10_17.tnl_op_5 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.tnl_op_7 <X> T_10_17.lc_trk_g2_7
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (510 283)  (510 283)  routing T_10_17.tnl_op_5 <X> T_10_17.lc_trk_g2_5
 (21 11)  (513 283)  (513 283)  routing T_10_17.tnl_op_7 <X> T_10_17.lc_trk_g2_7
 (4 12)  (496 284)  (496 284)  routing T_10_17.sp4_h_l_38 <X> T_10_17.sp4_v_b_9
 (6 12)  (498 284)  (498 284)  routing T_10_17.sp4_h_l_38 <X> T_10_17.sp4_v_b_9
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (25 12)  (517 284)  (517 284)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g3_2
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (48 12)  (540 284)  (540 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (497 285)  (497 285)  routing T_10_17.sp4_h_l_38 <X> T_10_17.sp4_v_b_9
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 285)  (519 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.input_2_6
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g3_5
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g3_6
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (42 14)  (534 286)  (534 286)  LC_7 Logic Functioning bit
 (43 14)  (535 286)  (535 286)  LC_7 Logic Functioning bit
 (52 14)  (544 286)  (544 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (510 287)  (510 287)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g3_5
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g3_6
 (26 15)  (518 287)  (518 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 287)  (522 287)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (525 287)  (525 287)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_7
 (35 15)  (527 287)  (527 287)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_7
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (43 15)  (535 287)  (535 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (2 0)  (548 272)  (548 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (561 272)  (561 272)  routing T_11_17.bot_op_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (4 1)  (550 273)  (550 273)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_h_r_0
 (4 3)  (550 275)  (550 275)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_l_37
 (4 4)  (550 276)  (550 276)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_v_b_3
 (6 4)  (552 276)  (552 276)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_v_b_3
 (4 6)  (550 278)  (550 278)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_v_t_38
 (6 6)  (552 278)  (552 278)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_v_t_38
 (8 6)  (554 278)  (554 278)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_l_41
 (9 6)  (555 278)  (555 278)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_l_41
 (10 6)  (556 278)  (556 278)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_l_41
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (52 6)  (598 278)  (598 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (14 8)  (560 280)  (560 280)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 9)  (560 281)  (560 281)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (15 9)  (561 281)  (561 281)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_h_r_40 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (15 12)  (561 284)  (561 284)  routing T_11_17.tnl_op_1 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (5 13)  (551 285)  (551 285)  routing T_11_17.sp4_h_r_9 <X> T_11_17.sp4_v_b_9
 (8 13)  (554 285)  (554 285)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_v_b_10
 (10 13)  (556 285)  (556 285)  routing T_11_17.sp4_v_t_42 <X> T_11_17.sp4_v_b_10
 (18 13)  (564 285)  (564 285)  routing T_11_17.tnl_op_1 <X> T_11_17.lc_trk_g3_1


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (4 4)  (604 276)  (604 276)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_v_b_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (51 4)  (651 276)  (651 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 277)  (633 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (15 6)  (615 278)  (615 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (16 6)  (616 278)  (616 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.sp4_h_r_13 <X> T_12_17.lc_trk_g1_5
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp12_v_b_7 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.sp12_v_b_7 <X> T_12_17.lc_trk_g2_7
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp12_v_b_7 <X> T_12_17.lc_trk_g2_7
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_r_v_b_44 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_17

 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (8 1)  (662 273)  (662 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (9 1)  (663 273)  (663 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (10 1)  (664 273)  (664 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (4 2)  (658 274)  (658 274)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_v_t_37
 (6 2)  (660 274)  (660 274)  routing T_13_17.sp4_v_b_4 <X> T_13_17.sp4_v_t_37
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp12_v_t_12 <X> T_13_17.lc_trk_g3_7
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (53 14)  (707 286)  (707 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.input_2_7
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (11 4)  (719 276)  (719 276)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_v_b_5
 (12 5)  (720 277)  (720 277)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_v_b_5


LogicTile_15_17

 (4 2)  (766 274)  (766 274)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_v_t_37
 (6 2)  (768 274)  (768 274)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_v_t_37
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_v_b_0 <X> T_15_17.sp12_v_t_23
 (4 15)  (766 287)  (766 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (6 15)  (768 287)  (768 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44


LogicTile_16_17

 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_17

 (3 2)  (985 274)  (985 274)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_h_l_23
 (3 3)  (985 275)  (985 275)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_h_l_23


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 0)  (1567 272)  (1567 272)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_v_b_0


LogicTile_31_17

 (3 2)  (1621 274)  (1621 274)  routing T_31_17.sp12_v_t_23 <X> T_31_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (2 12)  (182 268)  (182 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_6_16

 (2 4)  (290 260)  (290 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (291 263)  (291 263)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_v_t_23


LogicTile_7_16

 (5 4)  (347 260)  (347 260)  routing T_7_16.sp4_v_t_38 <X> T_7_16.sp4_h_r_3
 (12 15)  (354 271)  (354 271)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_t_46


RAM_Tile_8_16

 (5 12)  (401 268)  (401 268)  routing T_8_16.sp4_v_t_44 <X> T_8_16.sp4_h_r_9


LogicTile_9_16

 (0 0)  (438 256)  (438 256)  Negative Clock bit

 (11 0)  (449 256)  (449 256)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_b_2
 (13 1)  (451 257)  (451 257)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_r_2
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 257)  (461 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.lc_trk_g0_2
 (24 1)  (462 257)  (462 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.lc_trk_g0_2
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (453 258)  (453 258)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g0_5
 (16 2)  (454 258)  (454 258)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (21 4)  (459 260)  (459 260)  routing T_9_16.sp4_h_r_11 <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 260)  (461 260)  routing T_9_16.sp4_h_r_11 <X> T_9_16.lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.sp4_h_r_11 <X> T_9_16.lc_trk_g1_3
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 262)  (472 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 263)  (463 263)  routing T_9_16.sp4_r_v_b_30 <X> T_9_16.lc_trk_g1_6
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (50 8)  (488 264)  (488 264)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (447 265)  (447 265)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_7
 (10 9)  (448 265)  (448 265)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_7
 (26 9)  (464 265)  (464 265)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (46 9)  (484 265)  (484 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (459 266)  (459 266)  routing T_9_16.rgt_op_7 <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 266)  (462 266)  routing T_9_16.rgt_op_7 <X> T_9_16.lc_trk_g2_7
 (8 11)  (446 267)  (446 267)  routing T_9_16.sp4_h_l_42 <X> T_9_16.sp4_v_t_42
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 267)  (463 267)  routing T_9_16.sp4_r_v_b_38 <X> T_9_16.lc_trk_g2_6
 (12 12)  (450 268)  (450 268)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_h_r_11
 (21 12)  (459 268)  (459 268)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g3_3
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 268)  (461 268)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g3_3
 (25 12)  (463 268)  (463 268)  routing T_9_16.rgt_op_2 <X> T_9_16.lc_trk_g3_2
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.rgt_op_2 <X> T_9_16.lc_trk_g3_2
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (48 13)  (486 269)  (486 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (463 270)  (463 270)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g3_6
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_16

 (16 0)  (508 256)  (508 256)  routing T_10_16.sp4_v_b_1 <X> T_10_16.lc_trk_g0_1
 (17 0)  (509 256)  (509 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (510 256)  (510 256)  routing T_10_16.sp4_v_b_1 <X> T_10_16.lc_trk_g0_1
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.bot_op_2 <X> T_10_16.lc_trk_g0_2
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (25 6)  (517 262)  (517 262)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g1_6
 (14 7)  (506 263)  (506 263)  routing T_10_16.sp4_r_v_b_28 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 263)  (515 263)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g1_6
 (24 7)  (516 263)  (516 263)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g1_6
 (25 7)  (517 263)  (517 263)  routing T_10_16.sp4_h_l_11 <X> T_10_16.lc_trk_g1_6
 (2 8)  (494 264)  (494 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (500 264)  (500 264)  routing T_10_16.sp4_v_b_1 <X> T_10_16.sp4_h_r_7
 (9 8)  (501 264)  (501 264)  routing T_10_16.sp4_v_b_1 <X> T_10_16.sp4_h_r_7
 (10 8)  (502 264)  (502 264)  routing T_10_16.sp4_v_b_1 <X> T_10_16.sp4_h_r_7
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (515 265)  (515 265)  routing T_10_16.sp12_v_b_18 <X> T_10_16.lc_trk_g2_2
 (25 9)  (517 265)  (517 265)  routing T_10_16.sp12_v_b_18 <X> T_10_16.lc_trk_g2_2
 (25 10)  (517 266)  (517 266)  routing T_10_16.sp4_h_r_38 <X> T_10_16.lc_trk_g2_6
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (47 10)  (539 266)  (539 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (506 267)  (506 267)  routing T_10_16.sp4_r_v_b_36 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (515 267)  (515 267)  routing T_10_16.sp4_h_r_38 <X> T_10_16.lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.sp4_h_r_38 <X> T_10_16.lc_trk_g2_6
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 267)  (522 267)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (52 11)  (544 267)  (544 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (19 12)  (511 268)  (511 268)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 270)  (525 270)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (45 14)  (537 270)  (537 270)  LC_7 Logic Functioning bit
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 271)  (524 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 271)  (525 271)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_7
 (34 15)  (526 271)  (526 271)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_7
 (35 15)  (527 271)  (527 271)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_7
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (15 0)  (561 256)  (561 256)  routing T_11_16.sp4_v_b_17 <X> T_11_16.lc_trk_g0_1
 (16 0)  (562 256)  (562 256)  routing T_11_16.sp4_v_b_17 <X> T_11_16.lc_trk_g0_1
 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 256)  (569 256)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g0_3
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (586 256)  (586 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (9 1)  (555 257)  (555 257)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_v_b_1
 (10 1)  (556 257)  (556 257)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_v_b_1
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 257)  (569 257)  routing T_11_16.sp4_v_b_18 <X> T_11_16.lc_trk_g0_2
 (24 1)  (570 257)  (570 257)  routing T_11_16.sp4_v_b_18 <X> T_11_16.lc_trk_g0_2
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (16 2)  (562 258)  (562 258)  routing T_11_16.sp4_v_b_13 <X> T_11_16.lc_trk_g0_5
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 258)  (564 258)  routing T_11_16.sp4_v_b_13 <X> T_11_16.lc_trk_g0_5
 (25 2)  (571 258)  (571 258)  routing T_11_16.sp4_v_t_3 <X> T_11_16.lc_trk_g0_6
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (50 2)  (596 258)  (596 258)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (564 259)  (564 259)  routing T_11_16.sp4_v_b_13 <X> T_11_16.lc_trk_g0_5
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 259)  (569 259)  routing T_11_16.sp4_v_t_3 <X> T_11_16.lc_trk_g0_6
 (25 3)  (571 259)  (571 259)  routing T_11_16.sp4_v_t_3 <X> T_11_16.lc_trk_g0_6
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (4 4)  (550 260)  (550 260)  routing T_11_16.sp4_h_l_38 <X> T_11_16.sp4_v_b_3
 (5 5)  (551 261)  (551 261)  routing T_11_16.sp4_h_l_38 <X> T_11_16.sp4_v_b_3
 (10 5)  (556 261)  (556 261)  routing T_11_16.sp4_h_r_11 <X> T_11_16.sp4_v_b_4
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp4_v_b_13 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 262)  (564 262)  routing T_11_16.sp4_v_b_13 <X> T_11_16.lc_trk_g1_5
 (21 6)  (567 262)  (567 262)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g1_7
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g1_7
 (18 7)  (564 263)  (564 263)  routing T_11_16.sp4_v_b_13 <X> T_11_16.lc_trk_g1_5
 (21 7)  (567 263)  (567 263)  routing T_11_16.sp4_v_b_15 <X> T_11_16.lc_trk_g1_7
 (5 8)  (551 264)  (551 264)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (11 8)  (557 264)  (557 264)  routing T_11_16.sp4_v_t_37 <X> T_11_16.sp4_v_b_8
 (13 8)  (559 264)  (559 264)  routing T_11_16.sp4_v_t_37 <X> T_11_16.sp4_v_b_8
 (21 8)  (567 264)  (567 264)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 264)  (569 264)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g2_3
 (4 9)  (550 265)  (550 265)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (6 9)  (552 265)  (552 265)  routing T_11_16.sp4_v_b_0 <X> T_11_16.sp4_h_r_6
 (9 9)  (555 265)  (555 265)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_7
 (10 9)  (556 265)  (556 265)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_7
 (21 9)  (567 265)  (567 265)  routing T_11_16.sp4_v_t_22 <X> T_11_16.lc_trk_g2_3
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 266)  (580 266)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (51 11)  (597 267)  (597 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (549 268)  (549 268)  routing T_11_16.sp12_v_t_22 <X> T_11_16.sp12_h_r_1
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp12_v_b_19 <X> T_11_16.lc_trk_g3_3
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp12_v_b_19 <X> T_11_16.lc_trk_g3_3
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 269)  (569 269)  routing T_11_16.sp4_h_l_15 <X> T_11_16.lc_trk_g3_2
 (24 13)  (570 269)  (570 269)  routing T_11_16.sp4_h_l_15 <X> T_11_16.lc_trk_g3_2
 (25 13)  (571 269)  (571 269)  routing T_11_16.sp4_h_l_15 <X> T_11_16.lc_trk_g3_2
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (34 13)  (580 269)  (580 269)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (14 14)  (560 270)  (560 270)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g3_4
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_v_t_16 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.sp4_v_t_16 <X> T_11_16.lc_trk_g3_5
 (14 15)  (560 271)  (560 271)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g3_4
 (15 15)  (561 271)  (561 271)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g3_4
 (16 15)  (562 271)  (562 271)  routing T_11_16.sp4_h_r_44 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_12_16

 (0 0)  (600 256)  (600 256)  Negative Clock bit

 (21 0)  (621 256)  (621 256)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 256)  (623 256)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g0_3
 (21 1)  (621 257)  (621 257)  routing T_12_16.sp4_v_b_11 <X> T_12_16.lc_trk_g0_3
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 258)  (625 258)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g0_6
 (3 3)  (603 259)  (603 259)  routing T_12_16.sp12_v_b_0 <X> T_12_16.sp12_h_l_23
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (25 4)  (625 260)  (625 260)  routing T_12_16.bnr_op_2 <X> T_12_16.lc_trk_g1_2
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 260)  (635 260)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_2
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (40 4)  (640 260)  (640 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.bnr_op_2 <X> T_12_16.lc_trk_g1_2
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 261)  (634 261)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_2
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (15 6)  (615 262)  (615 262)  routing T_12_16.sp4_v_b_21 <X> T_12_16.lc_trk_g1_5
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_21 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 262)  (625 262)  routing T_12_16.lft_op_6 <X> T_12_16.lc_trk_g1_6
 (3 7)  (603 263)  (603 263)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_v_t_23
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.lft_op_6 <X> T_12_16.lc_trk_g1_6
 (25 10)  (625 266)  (625 266)  routing T_12_16.rgt_op_6 <X> T_12_16.lc_trk_g2_6
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 267)  (624 267)  routing T_12_16.rgt_op_6 <X> T_12_16.lc_trk_g2_6
 (2 12)  (602 268)  (602 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (614 268)  (614 268)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g3_0
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 268)  (635 268)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_6
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (14 13)  (614 269)  (614 269)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_v_t_21 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.input_2_6
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 270)  (615 270)  routing T_12_16.sp4_h_r_45 <X> T_12_16.lc_trk_g3_5
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp4_h_r_45 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.sp4_h_r_45 <X> T_12_16.lc_trk_g3_5
 (21 14)  (621 270)  (621 270)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 270)  (624 270)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g3_7
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (18 15)  (618 271)  (618 271)  routing T_12_16.sp4_h_r_45 <X> T_12_16.lc_trk_g3_5
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (633 271)  (633 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (51 15)  (651 271)  (651 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_16

 (13 0)  (667 256)  (667 256)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_v_b_2
 (16 0)  (670 256)  (670 256)  routing T_13_16.sp12_h_r_9 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (12 1)  (666 257)  (666 257)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_v_b_2
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.bot_op_2 <X> T_13_16.lc_trk_g0_2
 (21 2)  (675 258)  (675 258)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g0_7
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (5 3)  (659 259)  (659 259)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_t_37
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (11 4)  (665 260)  (665 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (0 6)  (654 262)  (654 262)  routing T_13_16.glb_netwk_7 <X> T_13_16.glb2local_0
 (1 6)  (655 262)  (655 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (0 7)  (654 263)  (654 263)  routing T_13_16.glb_netwk_7 <X> T_13_16.glb2local_0
 (1 7)  (655 263)  (655 263)  routing T_13_16.glb_netwk_7 <X> T_13_16.glb2local_0
 (10 7)  (664 263)  (664 263)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_t_41
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (4 8)  (658 264)  (658 264)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_b_6
 (6 8)  (660 264)  (660 264)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_b_6
 (14 8)  (668 264)  (668 264)  routing T_13_16.bnl_op_0 <X> T_13_16.lc_trk_g2_0
 (5 9)  (659 265)  (659 265)  routing T_13_16.sp4_h_l_37 <X> T_13_16.sp4_v_b_6
 (14 9)  (668 265)  (668 265)  routing T_13_16.bnl_op_0 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (25 10)  (679 266)  (679 266)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g2_6
 (10 11)  (664 267)  (664 267)  routing T_13_16.sp4_h_l_39 <X> T_13_16.sp4_v_t_42
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g2_6
 (25 12)  (679 268)  (679 268)  routing T_13_16.bnl_op_2 <X> T_13_16.lc_trk_g3_2
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.bnl_op_2 <X> T_13_16.lc_trk_g3_2
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.input_2_6
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (659 271)  (659 271)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_t_44
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (45 1)  (753 257)  (753 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (45 3)  (753 259)  (753 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (15 4)  (723 260)  (723 260)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g1_2
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g1_6
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 263)  (741 263)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_3
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (0 8)  (708 264)  (708 264)  routing T_14_16.glb_netwk_7 <X> T_14_16.glb2local_1
 (1 8)  (709 264)  (709 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g2_1
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (0 9)  (708 265)  (708 265)  routing T_14_16.glb_netwk_7 <X> T_14_16.glb2local_1
 (1 9)  (709 265)  (709 265)  routing T_14_16.glb_netwk_7 <X> T_14_16.glb2local_1
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (45 9)  (753 265)  (753 265)  LC_4 Logic Functioning bit
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (8 11)  (716 267)  (716 267)  routing T_14_16.sp4_h_l_42 <X> T_14_16.sp4_v_t_42
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_r_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.input_2_5
 (52 11)  (760 267)  (760 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_r_v_b_42 <X> T_14_16.lc_trk_g3_2
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (51 13)  (759 269)  (759 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (729 270)  (729 270)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_7
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (9 15)  (717 271)  (717 271)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_47
 (10 15)  (718 271)  (718 271)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_47
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (45 15)  (753 271)  (753 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.bnr_op_5 <X> T_15_16.lc_trk_g0_5
 (21 2)  (783 258)  (783 258)  routing T_15_16.bnr_op_7 <X> T_15_16.lc_trk_g0_7
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (18 3)  (780 259)  (780 259)  routing T_15_16.bnr_op_5 <X> T_15_16.lc_trk_g0_5
 (21 3)  (783 259)  (783 259)  routing T_15_16.bnr_op_7 <X> T_15_16.lc_trk_g0_7
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g0_6
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (21 4)  (783 260)  (783 260)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (813 260)  (813 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (783 261)  (783 261)  routing T_15_16.bnr_op_3 <X> T_15_16.lc_trk_g1_3
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (25 6)  (787 262)  (787 262)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g1_6
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g1_6
 (15 10)  (777 266)  (777 266)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g2_5
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (5 11)  (767 267)  (767 267)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_v_t_43
 (25 12)  (787 268)  (787 268)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g3_2
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_16

 (14 0)  (830 256)  (830 256)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (21 0)  (837 256)  (837 256)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (15 1)  (831 257)  (831 257)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (831 258)  (831 258)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (841 258)  (841 258)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g0_6
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_1
 (40 2)  (856 258)  (856 258)  LC_1 Logic Functioning bit
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g0_6
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_1
 (35 3)  (851 259)  (851 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.input_2_1
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (15 4)  (831 260)  (831 260)  routing T_16_16.bot_op_1 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.bot_op_3 <X> T_16_16.lc_trk_g1_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (868 260)  (868 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.bot_op_2 <X> T_16_16.lc_trk_g1_2
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (21 6)  (837 262)  (837 262)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (15 7)  (831 263)  (831 263)  routing T_16_16.bot_op_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 263)  (840 263)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g1_6
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (21 10)  (837 266)  (837 266)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.bnl_op_6 <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 267)  (841 267)  routing T_16_16.bnl_op_6 <X> T_16_16.lc_trk_g2_6
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_5
 (25 12)  (841 268)  (841 268)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g3_2
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (830 270)  (830 270)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g3_4
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 271)  (848 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 271)  (850 271)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.input_2_7
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit


LogicTile_23_16

 (3 13)  (1201 269)  (1201 269)  routing T_23_16.sp12_h_l_22 <X> T_23_16.sp12_h_r_1


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (4 3)  (1730 259)  (1730 259)  routing T_33_16.span12_horz_18 <X> T_33_16.lc_trk_g0_2
 (6 3)  (1732 259)  (1732 259)  routing T_33_16.span12_horz_18 <X> T_33_16.lc_trk_g0_2
 (7 3)  (1733 259)  (1733 259)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g0_2 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (13 13)  (301 253)  (301 253)  routing T_6_15.sp4_v_t_43 <X> T_6_15.sp4_h_r_11


RAM_Tile_8_15

 (2 0)  (398 240)  (398 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_15

 (6 0)  (444 240)  (444 240)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_0
 (8 0)  (446 240)  (446 240)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_r_1
 (9 0)  (447 240)  (447 240)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_r_1
 (10 0)  (448 240)  (448 240)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_r_1
 (15 0)  (453 240)  (453 240)  routing T_9_15.bot_op_1 <X> T_9_15.lc_trk_g0_1
 (17 0)  (455 240)  (455 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (5 1)  (443 241)  (443 241)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_0
 (21 1)  (459 241)  (459 241)  routing T_9_15.sp4_r_v_b_32 <X> T_9_15.lc_trk_g0_3
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 241)  (471 241)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.input_2_0
 (35 1)  (473 241)  (473 241)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.input_2_0
 (27 2)  (465 242)  (465 242)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (46 2)  (484 242)  (484 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 242)  (488 242)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 243)  (462 243)  routing T_9_15.top_op_6 <X> T_9_15.lc_trk_g0_6
 (25 3)  (463 243)  (463 243)  routing T_9_15.top_op_6 <X> T_9_15.lc_trk_g0_6
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (15 4)  (453 244)  (453 244)  routing T_9_15.bot_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 244)  (461 244)  routing T_9_15.sp12_h_r_11 <X> T_9_15.lc_trk_g1_3
 (26 4)  (464 244)  (464 244)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 244)  (465 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 244)  (466 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 244)  (468 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (43 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (47 4)  (485 244)  (485 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (464 245)  (464 245)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.input_2_2
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 246)  (462 246)  routing T_9_15.bot_op_7 <X> T_9_15.lc_trk_g1_7
 (14 8)  (452 248)  (452 248)  routing T_9_15.sp4_v_b_24 <X> T_9_15.lc_trk_g2_0
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (16 9)  (454 249)  (454 249)  routing T_9_15.sp4_v_b_24 <X> T_9_15.lc_trk_g2_0
 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (456 249)  (456 249)  routing T_9_15.sp4_r_v_b_33 <X> T_9_15.lc_trk_g2_1
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g2_2
 (25 14)  (463 254)  (463 254)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (15 15)  (453 255)  (453 255)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g3_4
 (16 15)  (454 255)  (454 255)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 255)  (461 255)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (24 15)  (462 255)  (462 255)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6
 (25 15)  (463 255)  (463 255)  routing T_9_15.sp4_h_r_46 <X> T_9_15.lc_trk_g3_6


LogicTile_10_15

 (26 2)  (518 242)  (518 242)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 242)  (519 242)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 242)  (526 242)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (42 2)  (534 242)  (534 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (53 2)  (545 242)  (545 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (519 243)  (519 243)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (525 243)  (525 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (34 3)  (526 243)  (526 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.input_2_1
 (36 3)  (528 243)  (528 243)  LC_1 Logic Functioning bit
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (38 3)  (530 243)  (530 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (10 4)  (502 244)  (502 244)  routing T_10_15.sp4_v_t_46 <X> T_10_15.sp4_h_r_4
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 244)  (527 244)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.input_2_2
 (40 4)  (532 244)  (532 244)  LC_2 Logic Functioning bit
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.input_2_2
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 246)  (522 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g3_5 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 246)  (527 246)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_3
 (16 7)  (508 247)  (508 247)  routing T_10_15.sp12_h_r_12 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (510 247)  (510 247)  routing T_10_15.sp4_r_v_b_29 <X> T_10_15.lc_trk_g1_5
 (26 7)  (518 247)  (518 247)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 247)  (520 247)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (525 247)  (525 247)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_3
 (35 7)  (527 247)  (527 247)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.input_2_3
 (40 7)  (532 247)  (532 247)  LC_3 Logic Functioning bit
 (16 8)  (508 248)  (508 248)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 248)  (510 248)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 248)  (515 248)  routing T_10_15.sp4_h_r_27 <X> T_10_15.lc_trk_g2_3
 (24 8)  (516 248)  (516 248)  routing T_10_15.sp4_h_r_27 <X> T_10_15.lc_trk_g2_3
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 248)  (526 248)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (50 8)  (542 248)  (542 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (510 249)  (510 249)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (21 9)  (513 249)  (513 249)  routing T_10_15.sp4_h_r_27 <X> T_10_15.lc_trk_g2_3
 (30 9)  (522 249)  (522 249)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (42 9)  (534 249)  (534 249)  LC_4 Logic Functioning bit
 (46 9)  (538 249)  (538 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (513 250)  (513 250)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 250)  (515 250)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g2_7
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 250)  (527 250)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.input_2_5
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (51 10)  (543 250)  (543 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (513 251)  (513 251)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g2_7
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (516 251)  (516 251)  routing T_10_15.tnl_op_6 <X> T_10_15.lc_trk_g2_6
 (25 11)  (517 251)  (517 251)  routing T_10_15.tnl_op_6 <X> T_10_15.lc_trk_g2_6
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 251)  (526 251)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.input_2_5
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 252)  (510 252)  routing T_10_15.bnl_op_1 <X> T_10_15.lc_trk_g3_1
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 252)  (515 252)  routing T_10_15.sp4_v_t_30 <X> T_10_15.lc_trk_g3_3
 (24 12)  (516 252)  (516 252)  routing T_10_15.sp4_v_t_30 <X> T_10_15.lc_trk_g3_3
 (14 13)  (506 253)  (506 253)  routing T_10_15.sp4_r_v_b_40 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (510 253)  (510 253)  routing T_10_15.bnl_op_1 <X> T_10_15.lc_trk_g3_1
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (506 254)  (506 254)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (17 14)  (509 254)  (509 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (513 254)  (513 254)  routing T_10_15.bnl_op_7 <X> T_10_15.lc_trk_g3_7
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (14 15)  (506 255)  (506 255)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (16 15)  (508 255)  (508 255)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (513 255)  (513 255)  routing T_10_15.bnl_op_7 <X> T_10_15.lc_trk_g3_7
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (515 255)  (515 255)  routing T_10_15.sp12_v_t_21 <X> T_10_15.lc_trk_g3_6
 (25 15)  (517 255)  (517 255)  routing T_10_15.sp12_v_t_21 <X> T_10_15.lc_trk_g3_6


LogicTile_11_15

 (9 0)  (555 240)  (555 240)  routing T_11_15.sp4_v_t_36 <X> T_11_15.sp4_h_r_1
 (15 0)  (561 240)  (561 240)  routing T_11_15.sp4_h_l_4 <X> T_11_15.lc_trk_g0_1
 (16 0)  (562 240)  (562 240)  routing T_11_15.sp4_h_l_4 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.sp4_h_l_4 <X> T_11_15.lc_trk_g0_1
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 240)  (576 240)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 240)  (580 240)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 240)  (581 240)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.input_2_0
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (37 0)  (583 240)  (583 240)  LC_0 Logic Functioning bit
 (40 0)  (586 240)  (586 240)  LC_0 Logic Functioning bit
 (41 0)  (587 240)  (587 240)  LC_0 Logic Functioning bit
 (9 1)  (555 241)  (555 241)  routing T_11_15.sp4_v_t_36 <X> T_11_15.sp4_v_b_1
 (18 1)  (564 241)  (564 241)  routing T_11_15.sp4_h_l_4 <X> T_11_15.lc_trk_g0_1
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 241)  (580 241)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.input_2_0
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (40 2)  (586 242)  (586 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (50 2)  (596 242)  (596 242)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (561 243)  (561 243)  routing T_11_15.sp4_v_t_9 <X> T_11_15.lc_trk_g0_4
 (16 3)  (562 243)  (562 243)  routing T_11_15.sp4_v_t_9 <X> T_11_15.lc_trk_g0_4
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (13 4)  (559 244)  (559 244)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_v_b_5
 (14 4)  (560 244)  (560 244)  routing T_11_15.bnr_op_0 <X> T_11_15.lc_trk_g1_0
 (15 4)  (561 244)  (561 244)  routing T_11_15.sp4_v_b_17 <X> T_11_15.lc_trk_g1_1
 (16 4)  (562 244)  (562 244)  routing T_11_15.sp4_v_b_17 <X> T_11_15.lc_trk_g1_1
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (12 5)  (558 245)  (558 245)  routing T_11_15.sp4_h_l_40 <X> T_11_15.sp4_v_b_5
 (14 5)  (560 245)  (560 245)  routing T_11_15.bnr_op_0 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (14 6)  (560 246)  (560 246)  routing T_11_15.bnr_op_4 <X> T_11_15.lc_trk_g1_4
 (15 6)  (561 246)  (561 246)  routing T_11_15.sp4_v_b_21 <X> T_11_15.lc_trk_g1_5
 (16 6)  (562 246)  (562 246)  routing T_11_15.sp4_v_b_21 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (560 247)  (560 247)  routing T_11_15.bnr_op_4 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 247)  (570 247)  routing T_11_15.bot_op_6 <X> T_11_15.lc_trk_g1_6
 (25 8)  (571 248)  (571 248)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 249)  (569 249)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (24 9)  (570 249)  (570 249)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g2_2
 (26 9)  (572 249)  (572 249)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 249)  (574 249)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (52 9)  (598 249)  (598 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (14 12)  (560 252)  (560 252)  routing T_11_15.rgt_op_0 <X> T_11_15.lc_trk_g3_0
 (15 12)  (561 252)  (561 252)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g3_1
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_v_t_30 <X> T_11_15.lc_trk_g3_3
 (25 12)  (571 252)  (571 252)  routing T_11_15.rgt_op_2 <X> T_11_15.lc_trk_g3_2
 (27 12)  (573 252)  (573 252)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 252)  (574 252)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 252)  (575 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 252)  (578 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 252)  (579 252)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 252)  (580 252)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 252)  (582 252)  LC_6 Logic Functioning bit
 (38 12)  (584 252)  (584 252)  LC_6 Logic Functioning bit
 (15 13)  (561 253)  (561 253)  routing T_11_15.rgt_op_0 <X> T_11_15.lc_trk_g3_0
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (564 253)  (564 253)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g3_1
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 253)  (570 253)  routing T_11_15.rgt_op_2 <X> T_11_15.lc_trk_g3_2
 (31 13)  (577 253)  (577 253)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 253)  (582 253)  LC_6 Logic Functioning bit
 (38 13)  (584 253)  (584 253)  LC_6 Logic Functioning bit
 (53 13)  (599 253)  (599 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_12_15

 (0 0)  (600 240)  (600 240)  Negative Clock bit

 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.top_op_2 <X> T_12_15.lc_trk_g0_2
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 244)  (614 244)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g1_0
 (15 4)  (615 244)  (615 244)  routing T_12_15.lft_op_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.lft_op_1 <X> T_12_15.lc_trk_g1_1
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 245)  (634 245)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (51 5)  (651 245)  (651 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 7)  (604 247)  (604 247)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_h_l_38
 (6 7)  (606 247)  (606 247)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_h_l_38
 (5 8)  (605 248)  (605 248)  routing T_12_15.sp4_v_b_0 <X> T_12_15.sp4_h_r_6
 (15 8)  (615 248)  (615 248)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g2_1
 (4 9)  (604 249)  (604 249)  routing T_12_15.sp4_v_b_0 <X> T_12_15.sp4_h_r_6
 (6 9)  (606 249)  (606 249)  routing T_12_15.sp4_v_b_0 <X> T_12_15.sp4_h_r_6
 (14 12)  (614 252)  (614 252)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (25 12)  (625 252)  (625 252)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g3_2
 (15 13)  (615 253)  (615 253)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (15 1)  (669 241)  (669 241)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.input_2_0
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (34 3)  (688 243)  (688 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.input_2_1
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (15 4)  (669 244)  (669 244)  routing T_13_15.bot_op_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (15 5)  (669 245)  (669 245)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g1_0
 (16 5)  (670 245)  (670 245)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (675 245)  (675 245)  routing T_13_15.top_op_3 <X> T_13_15.lc_trk_g1_3
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 247)  (668 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (6 8)  (660 248)  (660 248)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_v_b_6
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g2_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (5 9)  (659 249)  (659 249)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_v_b_6
 (18 9)  (672 249)  (672 249)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g2_1
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_5
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_r_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.tnl_op_7 <X> T_13_15.lc_trk_g3_7
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_h_r_45 <X> T_13_15.lc_trk_g3_5
 (21 15)  (675 255)  (675 255)  routing T_13_15.tnl_op_7 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_0
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g0_2
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.input_2_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 243)  (722 243)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g0_4
 (15 3)  (723 243)  (723 243)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (729 243)  (729 243)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_2
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.input_2_2
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (15 6)  (723 246)  (723 246)  routing T_14_15.top_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g1_6
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (14 7)  (722 247)  (722 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 247)  (726 247)  routing T_14_15.top_op_5 <X> T_14_15.lc_trk_g1_5
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 247)  (741 247)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.input_2_3
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (45 7)  (753 247)  (753 247)  LC_3 Logic Functioning bit
 (0 8)  (708 248)  (708 248)  routing T_14_15.glb_netwk_7 <X> T_14_15.glb2local_1
 (1 8)  (709 248)  (709 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g2_1
 (25 8)  (733 248)  (733 248)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g2_2
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.input_2_4
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (0 9)  (708 249)  (708 249)  routing T_14_15.glb_netwk_7 <X> T_14_15.glb2local_1
 (1 9)  (709 249)  (709 249)  routing T_14_15.glb_netwk_7 <X> T_14_15.glb2local_1
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (21 10)  (729 250)  (729 250)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (15 12)  (723 252)  (723 252)  routing T_14_15.sp4_v_t_28 <X> T_14_15.lc_trk_g3_1
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_v_t_28 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 252)  (729 252)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (733 252)  (733 252)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g3_2
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_v_t_16 <X> T_14_15.lc_trk_g3_5
 (25 14)  (733 254)  (733 254)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g3_6
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (3 1)  (765 241)  (765 241)  routing T_15_15.sp12_h_l_23 <X> T_15_15.sp12_v_b_0
 (9 1)  (771 241)  (771 241)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_1
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (47 2)  (809 242)  (809 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (8 9)  (770 249)  (770 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (9 9)  (771 249)  (771 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (10 9)  (772 249)  (772 249)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_b_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_v_b_38 <X> T_15_15.lc_trk_g2_6
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_v_b_38 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_v_b_38 <X> T_15_15.lc_trk_g2_6
 (21 12)  (783 252)  (783 252)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g3_3
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (21 13)  (783 253)  (783 253)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g3_3
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_15

 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_0
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.input_2_0
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (14 5)  (830 245)  (830 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g1_5
 (25 6)  (841 246)  (841 246)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (14 7)  (830 247)  (830 247)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g1_4
 (15 7)  (831 247)  (831 247)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (44 8)  (860 248)  (860 248)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (10 10)  (826 250)  (826 250)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_l_42
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (44 10)  (860 250)  (860 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 251)  (840 251)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g2_6
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (25 14)  (841 254)  (841 254)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g3_6
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 255)  (850 255)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.input_2_7


LogicTile_17_15

 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (18 3)  (892 243)  (892 243)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (15 4)  (889 244)  (889 244)  routing T_17_15.bot_op_1 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.bot_op_3 <X> T_17_15.lc_trk_g1_3
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 244)  (904 244)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.input_2_2
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 247)  (898 247)  routing T_17_15.bot_op_6 <X> T_17_15.lc_trk_g1_6


LogicTile_22_15

 (3 13)  (1147 253)  (1147 253)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_h_r_1


LogicTile_30_15

 (3 0)  (1567 240)  (1567 240)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_v_b_0


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 241)  (1730 241)  routing T_33_15.span4_vert_b_0 <X> T_33_15.lc_trk_g0_0
 (5 1)  (1731 241)  (1731 241)  routing T_33_15.span4_vert_b_0 <X> T_33_15.lc_trk_g0_0
 (7 1)  (1733 241)  (1733 241)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (6 4)  (1732 244)  (1732 244)  routing T_33_15.span12_horz_21 <X> T_33_15.lc_trk_g0_5
 (7 4)  (1733 244)  (1733 244)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (8 5)  (1734 245)  (1734 245)  routing T_33_15.span12_horz_21 <X> T_33_15.lc_trk_g0_5
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_5 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_9_14

 (0 0)  (438 224)  (438 224)  Negative Clock bit

 (0 2)  (438 226)  (438 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (439 226)  (439 226)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (454 226)  (454 226)  routing T_9_14.sp4_v_b_13 <X> T_9_14.lc_trk_g0_5
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (456 226)  (456 226)  routing T_9_14.sp4_v_b_13 <X> T_9_14.lc_trk_g0_5
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 226)  (466 226)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 226)  (468 226)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 226)  (471 226)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 226)  (472 226)  routing T_9_14.lc_trk_g3_1 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 226)  (473 226)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.input_2_1
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (41 2)  (479 226)  (479 226)  LC_1 Logic Functioning bit
 (45 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (0 3)  (438 227)  (438 227)  routing T_9_14.glb_netwk_7 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (18 3)  (456 227)  (456 227)  routing T_9_14.sp4_v_b_13 <X> T_9_14.lc_trk_g0_5
 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 227)  (466 227)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 227)  (470 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (47 3)  (485 227)  (485 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (486 227)  (486 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 6)  (459 230)  (459 230)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 10)  (452 234)  (452 234)  routing T_9_14.sp4_v_b_36 <X> T_9_14.lc_trk_g2_4
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 234)  (471 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (37 10)  (475 234)  (475 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (39 10)  (477 234)  (477 234)  LC_5 Logic Functioning bit
 (45 10)  (483 234)  (483 234)  LC_5 Logic Functioning bit
 (51 10)  (489 234)  (489 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (452 235)  (452 235)  routing T_9_14.sp4_v_b_36 <X> T_9_14.lc_trk_g2_4
 (16 11)  (454 235)  (454 235)  routing T_9_14.sp4_v_b_36 <X> T_9_14.lc_trk_g2_4
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (474 235)  (474 235)  LC_5 Logic Functioning bit
 (37 11)  (475 235)  (475 235)  LC_5 Logic Functioning bit
 (38 11)  (476 235)  (476 235)  LC_5 Logic Functioning bit
 (39 11)  (477 235)  (477 235)  LC_5 Logic Functioning bit
 (17 12)  (455 236)  (455 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 236)  (456 236)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g3_1
 (0 14)  (438 238)  (438 238)  routing T_9_14.glb_netwk_4 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 238)  (453 238)  routing T_9_14.tnr_op_5 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (465 238)  (465 238)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 238)  (467 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 238)  (468 238)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 238)  (469 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 238)  (470 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 238)  (471 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 238)  (472 238)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 238)  (474 238)  LC_7 Logic Functioning bit
 (37 14)  (475 238)  (475 238)  LC_7 Logic Functioning bit
 (38 14)  (476 238)  (476 238)  LC_7 Logic Functioning bit
 (39 14)  (477 238)  (477 238)  LC_7 Logic Functioning bit
 (41 14)  (479 238)  (479 238)  LC_7 Logic Functioning bit
 (43 14)  (481 238)  (481 238)  LC_7 Logic Functioning bit
 (45 14)  (483 238)  (483 238)  LC_7 Logic Functioning bit
 (14 15)  (452 239)  (452 239)  routing T_9_14.sp4_r_v_b_44 <X> T_9_14.lc_trk_g3_4
 (17 15)  (455 239)  (455 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (30 15)  (468 239)  (468 239)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 239)  (474 239)  LC_7 Logic Functioning bit
 (37 15)  (475 239)  (475 239)  LC_7 Logic Functioning bit
 (38 15)  (476 239)  (476 239)  LC_7 Logic Functioning bit
 (39 15)  (477 239)  (477 239)  LC_7 Logic Functioning bit
 (41 15)  (479 239)  (479 239)  LC_7 Logic Functioning bit
 (43 15)  (481 239)  (481 239)  LC_7 Logic Functioning bit
 (53 15)  (491 239)  (491 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_14

 (0 0)  (492 224)  (492 224)  Negative Clock bit

 (12 0)  (504 224)  (504 224)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_2
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 224)  (522 224)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (37 0)  (529 224)  (529 224)  LC_0 Logic Functioning bit
 (39 0)  (531 224)  (531 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (52 0)  (544 224)  (544 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (503 225)  (503 225)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_2
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 225)  (525 225)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.input_2_0
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (44 1)  (536 225)  (536 225)  LC_0 Logic Functioning bit
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (507 226)  (507 226)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g0_5
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (15 3)  (507 227)  (507 227)  routing T_10_14.bot_op_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 227)  (510 227)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g0_5
 (14 4)  (506 228)  (506 228)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g1_0
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 228)  (517 228)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g1_2
 (26 4)  (518 228)  (518 228)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 228)  (520 228)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 228)  (522 228)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 228)  (525 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (37 4)  (529 228)  (529 228)  LC_2 Logic Functioning bit
 (39 4)  (531 228)  (531 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (17 5)  (509 229)  (509 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 229)  (515 229)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g1_2
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 229)  (523 229)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 229)  (524 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 229)  (525 229)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.input_2_2
 (34 5)  (526 229)  (526 229)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.input_2_2
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (44 5)  (536 229)  (536 229)  LC_2 Logic Functioning bit
 (53 5)  (545 229)  (545 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (506 230)  (506 230)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g1_4
 (15 6)  (507 230)  (507 230)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 230)  (522 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (47 6)  (539 230)  (539 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (544 230)  (544 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 231)  (510 231)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g1_5
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (44 7)  (536 231)  (536 231)  LC_3 Logic Functioning bit
 (53 7)  (545 231)  (545 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (497 232)  (497 232)  routing T_10_14.sp4_v_t_43 <X> T_10_14.sp4_h_r_6
 (9 8)  (501 232)  (501 232)  routing T_10_14.sp4_v_t_42 <X> T_10_14.sp4_h_r_7
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 232)  (527 232)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_4
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 233)  (525 233)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_4
 (35 9)  (527 233)  (527 233)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.input_2_4
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (44 9)  (536 233)  (536 233)  LC_4 Logic Functioning bit
 (46 9)  (538 233)  (538 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (545 233)  (545 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (507 234)  (507 234)  routing T_10_14.tnr_op_5 <X> T_10_14.lc_trk_g2_5
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 234)  (527 234)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.input_2_5
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (518 235)  (518 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 235)  (523 235)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 235)  (524 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (44 11)  (536 235)  (536 235)  LC_5 Logic Functioning bit
 (46 11)  (538 235)  (538 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (545 235)  (545 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (507 236)  (507 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (16 12)  (508 236)  (508 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 236)  (510 236)  routing T_10_14.sp4_h_r_33 <X> T_10_14.lc_trk_g3_1
 (25 12)  (517 236)  (517 236)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g3_2
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 236)  (520 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 236)  (525 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 236)  (527 236)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.input_2_6
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (52 12)  (544 236)  (544 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 237)  (523 237)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (44 13)  (536 237)  (536 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 238)  (517 238)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g3_6
 (9 15)  (501 239)  (501 239)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_47
 (10 15)  (502 239)  (502 239)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_47
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_14

 (12 0)  (558 224)  (558 224)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_h_r_2
 (15 0)  (561 224)  (561 224)  routing T_11_14.bot_op_1 <X> T_11_14.lc_trk_g0_1
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (567 224)  (567 224)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g0_3
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (569 224)  (569 224)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g0_3
 (15 1)  (561 225)  (561 225)  routing T_11_14.sp4_v_t_5 <X> T_11_14.lc_trk_g0_0
 (16 1)  (562 225)  (562 225)  routing T_11_14.sp4_v_t_5 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (567 225)  (567 225)  routing T_11_14.sp4_h_r_19 <X> T_11_14.lc_trk_g0_3
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (42 2)  (588 226)  (588 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 227)  (579 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_1
 (35 3)  (581 227)  (581 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (40 3)  (586 227)  (586 227)  LC_1 Logic Functioning bit
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (42 3)  (588 227)  (588 227)  LC_1 Logic Functioning bit
 (53 3)  (599 227)  (599 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 228)  (564 228)  routing T_11_14.bnr_op_1 <X> T_11_14.lc_trk_g1_1
 (21 4)  (567 228)  (567 228)  routing T_11_14.lft_op_3 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.lft_op_3 <X> T_11_14.lc_trk_g1_3
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 228)  (581 228)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_2
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (18 5)  (564 229)  (564 229)  routing T_11_14.bnr_op_1 <X> T_11_14.lc_trk_g1_1
 (26 5)  (572 229)  (572 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (579 229)  (579 229)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_2
 (14 6)  (560 230)  (560 230)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (21 6)  (567 230)  (567 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 230)  (569 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 230)  (581 230)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (580 231)  (580 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (35 7)  (581 231)  (581 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.input_2_3
 (41 7)  (587 231)  (587 231)  LC_3 Logic Functioning bit
 (11 8)  (557 232)  (557 232)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_8
 (12 8)  (558 232)  (558 232)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_8
 (15 8)  (561 232)  (561 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (21 8)  (567 232)  (567 232)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g2_3
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.rgt_op_3 <X> T_11_14.lc_trk_g2_3
 (25 8)  (571 232)  (571 232)  routing T_11_14.wire_logic_cluster/lc_2/out <X> T_11_14.lc_trk_g2_2
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_4 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (42 8)  (588 232)  (588 232)  LC_4 Logic Functioning bit
 (50 8)  (596 232)  (596 232)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (557 233)  (557 233)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_8
 (12 9)  (558 233)  (558 233)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_8
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (576 233)  (576 233)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (14 10)  (560 234)  (560 234)  routing T_11_14.sp4_v_b_36 <X> T_11_14.lc_trk_g2_4
 (28 10)  (574 234)  (574 234)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (50 10)  (596 234)  (596 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 235)  (560 235)  routing T_11_14.sp4_v_b_36 <X> T_11_14.lc_trk_g2_4
 (16 11)  (562 235)  (562 235)  routing T_11_14.sp4_v_b_36 <X> T_11_14.lc_trk_g2_4
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 235)  (576 235)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (46 11)  (592 235)  (592 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (560 236)  (560 236)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g3_0
 (21 12)  (567 236)  (567 236)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g3_3
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g3_3
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 236)  (576 236)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (45 12)  (591 236)  (591 236)  LC_6 Logic Functioning bit
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 237)  (561 237)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp4_v_t_22 <X> T_11_14.lc_trk_g3_3
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (39 13)  (585 237)  (585 237)  LC_6 Logic Functioning bit
 (44 13)  (590 237)  (590 237)  LC_6 Logic Functioning bit
 (46 13)  (592 237)  (592 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (598 237)  (598 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (599 237)  (599 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 238)  (560 238)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g3_4
 (25 14)  (571 238)  (571 238)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g3_6
 (8 15)  (554 239)  (554 239)  routing T_11_14.sp4_h_l_47 <X> T_11_14.sp4_v_t_47
 (15 15)  (561 239)  (561 239)  routing T_11_14.rgt_op_4 <X> T_11_14.lc_trk_g3_4
 (17 15)  (563 239)  (563 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_14

 (0 0)  (600 224)  (600 224)  Negative Clock bit

 (9 0)  (609 224)  (609 224)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_r_1
 (14 0)  (614 224)  (614 224)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g0_0
 (21 0)  (621 224)  (621 224)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (44 1)  (644 225)  (644 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g0_4
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 226)  (635 226)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_1
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 227)  (623 227)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g0_6
 (24 3)  (624 227)  (624 227)  routing T_12_14.sp4_v_b_22 <X> T_12_14.lc_trk_g0_6
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_1
 (35 3)  (635 227)  (635 227)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_1
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (44 3)  (644 227)  (644 227)  LC_1 Logic Functioning bit
 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 6)  (621 230)  (621 230)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g1_7
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 230)  (625 230)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.input_2_3
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (44 7)  (644 231)  (644 231)  LC_3 Logic Functioning bit
 (5 8)  (605 232)  (605 232)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_r_6
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.input_2_4
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (44 9)  (644 233)  (644 233)  LC_4 Logic Functioning bit
 (15 10)  (615 234)  (615 234)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 234)  (623 234)  routing T_12_14.sp4_h_r_31 <X> T_12_14.lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.sp4_h_r_31 <X> T_12_14.lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g2_6
 (14 11)  (614 235)  (614 235)  routing T_12_14.tnl_op_4 <X> T_12_14.lc_trk_g2_4
 (15 11)  (615 235)  (615 235)  routing T_12_14.tnl_op_4 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 235)  (618 235)  routing T_12_14.tnl_op_5 <X> T_12_14.lc_trk_g2_5
 (21 11)  (621 235)  (621 235)  routing T_12_14.sp4_h_r_31 <X> T_12_14.lc_trk_g2_7
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp12_v_b_19 <X> T_12_14.lc_trk_g3_3
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 236)  (635 236)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_6
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (51 12)  (651 236)  (651 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (615 237)  (615 237)  routing T_12_14.sp4_v_t_29 <X> T_12_14.lc_trk_g3_0
 (16 13)  (616 237)  (616 237)  routing T_12_14.sp4_v_t_29 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (621 237)  (621 237)  routing T_12_14.sp12_v_b_19 <X> T_12_14.lc_trk_g3_3
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 237)  (633 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_6
 (35 13)  (635 237)  (635 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_6
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (44 13)  (644 237)  (644 237)  LC_6 Logic Functioning bit
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 238)  (605 238)  routing T_12_14.sp4_v_b_9 <X> T_12_14.sp4_h_l_44
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp12_v_t_12 <X> T_12_14.lc_trk_g3_7
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (634 239)  (634 239)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.input_2_7
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (44 15)  (644 239)  (644 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (15 0)  (669 224)  (669 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (9 1)  (663 225)  (663 225)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_v_b_1
 (10 1)  (664 225)  (664 225)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_v_b_1
 (14 2)  (668 226)  (668 226)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (15 3)  (669 227)  (669 227)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (14 4)  (668 228)  (668 228)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g1_0
 (21 4)  (675 228)  (675 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g1_3
 (15 5)  (669 229)  (669 229)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_v_t_16 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_v_t_16 <X> T_13_14.lc_trk_g2_5
 (21 10)  (675 234)  (675 234)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 234)  (677 234)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.sp4_h_r_39 <X> T_13_14.lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.bnl_op_1 <X> T_13_14.lc_trk_g3_1
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 236)  (705 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (672 237)  (672 237)  routing T_13_14.bnl_op_1 <X> T_13_14.lc_trk_g3_1
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_h_r_45 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_h_r_45 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.sp4_h_r_45 <X> T_13_14.lc_trk_g3_5
 (21 14)  (675 238)  (675 238)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (42 14)  (696 238)  (696 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (14 15)  (668 239)  (668 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_v_b_36 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (672 239)  (672 239)  routing T_13_14.sp4_h_r_45 <X> T_13_14.lc_trk_g3_5
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (41 15)  (695 239)  (695 239)  LC_7 Logic Functioning bit
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (4 0)  (712 224)  (712 224)  routing T_14_14.sp4_h_l_43 <X> T_14_14.sp4_v_b_0
 (6 0)  (714 224)  (714 224)  routing T_14_14.sp4_h_l_43 <X> T_14_14.sp4_v_b_0
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g0_1
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (5 1)  (713 225)  (713 225)  routing T_14_14.sp4_h_l_43 <X> T_14_14.sp4_v_b_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.bot_op_7 <X> T_14_14.lc_trk_g0_7
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 226)  (743 226)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_1
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (47 2)  (755 226)  (755 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (716 227)  (716 227)  routing T_14_14.sp4_h_l_36 <X> T_14_14.sp4_v_t_36
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_1
 (34 3)  (742 227)  (742 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_1
 (35 3)  (743 227)  (743 227)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (44 3)  (752 227)  (752 227)  LC_1 Logic Functioning bit
 (14 4)  (722 228)  (722 228)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g1_0
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 228)  (743 228)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_2
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 229)  (741 229)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_2
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp12_h_r_20 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp12_h_r_20 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.bot_op_6 <X> T_14_14.lc_trk_g1_6
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 232)  (743 232)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.input_2_4
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (40 8)  (748 232)  (748 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (47 8)  (755 232)  (755 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g2_1
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (53 9)  (761 233)  (761 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (14 11)  (722 235)  (722 235)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g2_4
 (15 11)  (723 235)  (723 235)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g2_6
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_v_t_12 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.sp4_v_t_12 <X> T_14_14.lc_trk_g3_1
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.tnl_op_3 <X> T_14_14.lc_trk_g3_3
 (25 12)  (733 236)  (733 236)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g3_2
 (21 13)  (729 237)  (729 237)  routing T_14_14.tnl_op_3 <X> T_14_14.lc_trk_g3_3
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.tnl_op_7 <X> T_14_14.lc_trk_g3_7
 (21 15)  (729 239)  (729 239)  routing T_14_14.tnl_op_7 <X> T_14_14.lc_trk_g3_7
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (45 3)  (807 227)  (807 227)  LC_1 Logic Functioning bit
 (6 6)  (768 230)  (768 230)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_t_38
 (25 6)  (787 230)  (787 230)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g1_6
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (3 9)  (765 233)  (765 233)  routing T_15_14.sp12_h_l_22 <X> T_15_14.sp12_v_b_1
 (15 12)  (777 236)  (777 236)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_v_t_22 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_v_t_22 <X> T_15_14.lc_trk_g3_3
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (51 12)  (813 236)  (813 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (780 237)  (780 237)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g3_1
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_v_t_22 <X> T_15_14.lc_trk_g3_3
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (45 13)  (807 237)  (807 237)  LC_6 Logic Functioning bit
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 238)  (777 238)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 239)  (780 239)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g3_5
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6


LogicTile_16_14

 (3 2)  (819 226)  (819 226)  routing T_16_14.sp12_v_t_23 <X> T_16_14.sp12_h_l_23
 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 14)  (825 238)  (825 238)  routing T_16_14.sp4_v_b_10 <X> T_16_14.sp4_h_l_47


LogicTile_17_14

 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 224)  (892 224)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g0_1
 (21 0)  (895 224)  (895 224)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g0_3
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (899 224)  (899 224)  routing T_17_14.bnr_op_2 <X> T_17_14.lc_trk_g0_2
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.bnr_op_2 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 226)  (888 226)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g0_4
 (15 2)  (889 226)  (889 226)  routing T_17_14.bot_op_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (895 226)  (895 226)  routing T_17_14.bnr_op_7 <X> T_17_14.lc_trk_g0_7
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (895 227)  (895 227)  routing T_17_14.bnr_op_7 <X> T_17_14.lc_trk_g0_7
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 227)  (908 227)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.input_2_1
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (21 4)  (895 228)  (895 228)  routing T_17_14.bnr_op_3 <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (50 4)  (924 228)  (924 228)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (889 229)  (889 229)  routing T_17_14.bot_op_0 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (895 229)  (895 229)  routing T_17_14.bnr_op_3 <X> T_17_14.lc_trk_g1_3
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.top_op_2 <X> T_17_14.lc_trk_g1_2
 (25 5)  (899 229)  (899 229)  routing T_17_14.top_op_2 <X> T_17_14.lc_trk_g1_2
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (21 6)  (895 230)  (895 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 230)  (899 230)  routing T_17_14.bnr_op_6 <X> T_17_14.lc_trk_g1_6
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.input_2_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (15 7)  (889 231)  (889 231)  routing T_17_14.bot_op_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 231)  (899 231)  routing T_17_14.bnr_op_6 <X> T_17_14.lc_trk_g1_6
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (14 8)  (888 232)  (888 232)  routing T_17_14.wire_logic_cluster/lc_0/out <X> T_17_14.lc_trk_g2_0
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_v_t_12 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.sp4_v_t_12 <X> T_17_14.lc_trk_g2_1
 (25 8)  (899 232)  (899 232)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g2_2
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (39 8)  (913 232)  (913 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (50 8)  (924 232)  (924 232)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (25 10)  (899 234)  (899 234)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g2_6
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 234)  (914 234)  LC_5 Logic Functioning bit
 (42 10)  (916 234)  (916 234)  LC_5 Logic Functioning bit
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (14 12)  (888 236)  (888 236)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (21 12)  (895 236)  (895 236)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g3_3
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (50 12)  (924 236)  (924 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (889 237)  (889 237)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (14 14)  (888 238)  (888 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (21 14)  (895 238)  (895 238)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g3_7
 (25 14)  (899 238)  (899 238)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g3_6
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 238)  (914 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (42 14)  (916 238)  (916 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 239)  (889 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g3_6
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (41 15)  (915 239)  (915 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (44 0)  (972 224)  (972 224)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (49 1)  (977 225)  (977 225)  Carry_In_Mux bit 

 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (44 2)  (972 226)  (972 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (14 4)  (942 228)  (942 228)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g1_0
 (21 4)  (949 228)  (949 228)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 228)  (953 228)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g1_2
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (44 4)  (972 228)  (972 228)  LC_2 Logic Functioning bit
 (15 5)  (943 229)  (943 229)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g1_2
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (14 6)  (942 230)  (942 230)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (21 6)  (949 230)  (949 230)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g1_7
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (44 6)  (972 230)  (972 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (15 7)  (943 231)  (943 231)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (44 8)  (972 232)  (972 232)  LC_4 Logic Functioning bit
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.tnl_op_2 <X> T_18_14.lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.tnl_op_2 <X> T_18_14.lc_trk_g2_2
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (43 9)  (971 233)  (971 233)  LC_4 Logic Functioning bit
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (946 234)  (946 234)  routing T_18_14.bnl_op_5 <X> T_18_14.lc_trk_g2_5
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (44 10)  (972 234)  (972 234)  LC_5 Logic Functioning bit
 (18 11)  (946 235)  (946 235)  routing T_18_14.bnl_op_5 <X> T_18_14.lc_trk_g2_5
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 235)  (968 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g3_1
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (44 12)  (972 236)  (972 236)  LC_6 Logic Functioning bit
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_21_14

 (3 15)  (1093 239)  (1093 239)  routing T_21_14.sp12_h_l_22 <X> T_21_14.sp12_v_t_22


LogicTile_26_14

 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_l_23 <X> T_26_14.sp12_v_t_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 237)  (1730 237)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_13

 (2 0)  (398 208)  (398 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_13

 (4 1)  (442 209)  (442 209)  routing T_9_13.sp4_v_t_42 <X> T_9_13.sp4_h_r_0
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 212)  (461 212)  routing T_9_13.sp12_h_r_11 <X> T_9_13.lc_trk_g1_3
 (13 6)  (451 214)  (451 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_40
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 214)  (466 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (12 7)  (450 215)  (450 215)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_40
 (26 7)  (464 215)  (464 215)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (11 10)  (449 218)  (449 218)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_45
 (22 13)  (460 221)  (460 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 221)  (461 221)  routing T_9_13.sp4_v_b_42 <X> T_9_13.lc_trk_g3_2
 (24 13)  (462 221)  (462 221)  routing T_9_13.sp4_v_b_42 <X> T_9_13.lc_trk_g3_2
 (11 14)  (449 222)  (449 222)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_46
 (13 14)  (451 222)  (451 222)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_46
 (21 14)  (459 222)  (459 222)  routing T_9_13.sp4_v_t_26 <X> T_9_13.lc_trk_g3_7
 (22 14)  (460 222)  (460 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 222)  (461 222)  routing T_9_13.sp4_v_t_26 <X> T_9_13.lc_trk_g3_7
 (12 15)  (450 223)  (450 223)  routing T_9_13.sp4_h_r_5 <X> T_9_13.sp4_v_t_46
 (21 15)  (459 223)  (459 223)  routing T_9_13.sp4_v_t_26 <X> T_9_13.lc_trk_g3_7


LogicTile_10_13

 (19 2)  (511 210)  (511 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (518 210)  (518 210)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 210)  (520 210)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 210)  (522 210)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (26 3)  (518 211)  (518 211)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 211)  (519 211)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 211)  (524 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (525 211)  (525 211)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.input_2_1
 (35 3)  (527 211)  (527 211)  routing T_10_13.lc_trk_g2_3 <X> T_10_13.input_2_1
 (2 4)  (494 212)  (494 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (513 212)  (513 212)  routing T_10_13.lft_op_3 <X> T_10_13.lc_trk_g1_3
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 212)  (516 212)  routing T_10_13.lft_op_3 <X> T_10_13.lc_trk_g1_3
 (27 4)  (519 212)  (519 212)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 212)  (520 212)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 212)  (525 212)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (50 4)  (542 212)  (542 212)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (518 213)  (518 213)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 213)  (519 213)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 213)  (523 213)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (42 5)  (534 213)  (534 213)  LC_2 Logic Functioning bit
 (51 5)  (543 213)  (543 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (545 213)  (545 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (50 6)  (542 214)  (542 214)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (510 215)  (510 215)  routing T_10_13.sp4_r_v_b_29 <X> T_10_13.lc_trk_g1_5
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (53 7)  (545 215)  (545 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (514 216)  (514 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (515 216)  (515 216)  routing T_10_13.sp12_v_b_11 <X> T_10_13.lc_trk_g2_3
 (26 8)  (518 216)  (518 216)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 216)  (525 216)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (46 8)  (538 216)  (538 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (519 217)  (519 217)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (46 9)  (538 217)  (538 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (513 218)  (513 218)  routing T_10_13.sp12_v_b_7 <X> T_10_13.lc_trk_g2_7
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (516 218)  (516 218)  routing T_10_13.sp12_v_b_7 <X> T_10_13.lc_trk_g2_7
 (14 11)  (506 219)  (506 219)  routing T_10_13.sp4_r_v_b_36 <X> T_10_13.lc_trk_g2_4
 (17 11)  (509 219)  (509 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (513 219)  (513 219)  routing T_10_13.sp12_v_b_7 <X> T_10_13.lc_trk_g2_7
 (25 12)  (517 220)  (517 220)  routing T_10_13.wire_logic_cluster/lc_2/out <X> T_10_13.lc_trk_g3_2
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_r_v_b_40 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 223)  (517 223)  routing T_10_13.sp4_r_v_b_46 <X> T_10_13.lc_trk_g3_6


LogicTile_11_13

 (15 2)  (561 210)  (561 210)  routing T_11_13.sp4_v_b_21 <X> T_11_13.lc_trk_g0_5
 (16 2)  (562 210)  (562 210)  routing T_11_13.sp4_v_b_21 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 210)  (581 210)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.input_2_1
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (40 2)  (586 210)  (586 210)  LC_1 Logic Functioning bit
 (41 2)  (587 210)  (587 210)  LC_1 Logic Functioning bit
 (8 3)  (554 211)  (554 211)  routing T_11_13.sp4_v_b_10 <X> T_11_13.sp4_v_t_36
 (10 3)  (556 211)  (556 211)  routing T_11_13.sp4_v_b_10 <X> T_11_13.sp4_v_t_36
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (26 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 212)  (577 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 212)  (579 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 212)  (580 212)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 212)  (581 212)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.input_2_2
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (40 4)  (586 212)  (586 212)  LC_2 Logic Functioning bit
 (41 4)  (587 212)  (587 212)  LC_2 Logic Functioning bit
 (42 4)  (588 212)  (588 212)  LC_2 Logic Functioning bit
 (43 4)  (589 212)  (589 212)  LC_2 Logic Functioning bit
 (51 4)  (597 212)  (597 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (572 213)  (572 213)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 213)  (573 213)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.input_2_2
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (15 6)  (561 214)  (561 214)  routing T_11_13.sp4_v_b_21 <X> T_11_13.lc_trk_g1_5
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_v_b_21 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 214)  (569 214)  routing T_11_13.sp12_h_l_12 <X> T_11_13.lc_trk_g1_7
 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_40
 (15 8)  (561 216)  (561 216)  routing T_11_13.sp4_v_t_28 <X> T_11_13.lc_trk_g2_1
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp4_v_t_28 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 217)  (570 217)  routing T_11_13.tnl_op_2 <X> T_11_13.lc_trk_g2_2
 (25 9)  (571 217)  (571 217)  routing T_11_13.tnl_op_2 <X> T_11_13.lc_trk_g2_2
 (22 10)  (568 218)  (568 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (570 218)  (570 218)  routing T_11_13.tnr_op_7 <X> T_11_13.lc_trk_g2_7
 (8 11)  (554 219)  (554 219)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_t_42
 (9 11)  (555 219)  (555 219)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_t_42
 (14 11)  (560 219)  (560 219)  routing T_11_13.tnl_op_4 <X> T_11_13.lc_trk_g2_4
 (15 11)  (561 219)  (561 219)  routing T_11_13.tnl_op_4 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (25 12)  (571 220)  (571 220)  routing T_11_13.rgt_op_2 <X> T_11_13.lc_trk_g3_2
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (40 12)  (586 220)  (586 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (51 12)  (597 220)  (597 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 221)  (570 221)  routing T_11_13.rgt_op_2 <X> T_11_13.lc_trk_g3_2
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 221)  (578 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 221)  (579 221)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.input_2_6
 (14 14)  (560 222)  (560 222)  routing T_11_13.sp4_v_b_36 <X> T_11_13.lc_trk_g3_4
 (14 15)  (560 223)  (560 223)  routing T_11_13.sp4_v_b_36 <X> T_11_13.lc_trk_g3_4
 (16 15)  (562 223)  (562 223)  routing T_11_13.sp4_v_b_36 <X> T_11_13.lc_trk_g3_4
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_13

 (0 0)  (600 208)  (600 208)  Negative Clock bit

 (25 0)  (625 208)  (625 208)  routing T_12_13.sp4_v_b_10 <X> T_12_13.lc_trk_g0_2
 (14 1)  (614 209)  (614 209)  routing T_12_13.sp12_h_r_16 <X> T_12_13.lc_trk_g0_0
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp12_h_r_16 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_v_b_10 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_v_b_10 <X> T_12_13.lc_trk_g0_2
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.top_op_7 <X> T_12_13.lc_trk_g0_7
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 210)  (635 210)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_1
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (40 2)  (640 210)  (640 210)  LC_1 Logic Functioning bit
 (0 3)  (600 211)  (600 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (21 3)  (621 211)  (621 211)  routing T_12_13.top_op_7 <X> T_12_13.lc_trk_g0_7
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 211)  (631 211)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 211)  (635 211)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_1
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (5 4)  (605 212)  (605 212)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_r_3
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (40 5)  (640 213)  (640 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (44 5)  (644 213)  (644 213)  LC_2 Logic Functioning bit
 (11 6)  (611 214)  (611 214)  routing T_12_13.sp4_h_l_37 <X> T_12_13.sp4_v_t_40
 (19 6)  (619 214)  (619 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (25 8)  (625 216)  (625 216)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g2_2
 (18 9)  (618 217)  (618 217)  routing T_12_13.sp4_v_b_33 <X> T_12_13.lc_trk_g2_1
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (621 218)  (621 218)  routing T_12_13.sp12_v_b_7 <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.sp12_v_b_7 <X> T_12_13.lc_trk_g2_7
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp12_v_b_7 <X> T_12_13.lc_trk_g2_7
 (14 12)  (614 220)  (614 220)  routing T_12_13.sp4_h_l_21 <X> T_12_13.lc_trk_g3_0
 (15 13)  (615 221)  (615 221)  routing T_12_13.sp4_h_l_21 <X> T_12_13.lc_trk_g3_0
 (16 13)  (616 221)  (616 221)  routing T_12_13.sp4_h_l_21 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_13

 (6 1)  (660 209)  (660 209)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_h_r_0
 (8 1)  (662 209)  (662 209)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_b_1
 (9 1)  (663 209)  (663 209)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_b_1
 (10 1)  (664 209)  (664 209)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_b_1
 (25 2)  (679 210)  (679 210)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g0_6
 (15 3)  (669 211)  (669 211)  routing T_13_13.bot_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 211)  (677 211)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g0_6
 (12 6)  (666 214)  (666 214)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_40
 (14 6)  (668 214)  (668 214)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (8 7)  (662 215)  (662 215)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_v_t_41
 (10 7)  (664 215)  (664 215)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_v_t_41
 (13 7)  (667 215)  (667 215)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_40
 (14 7)  (668 215)  (668 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (15 7)  (669 215)  (669 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (16 7)  (670 215)  (670 215)  routing T_13_13.sp4_h_l_9 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.bnl_op_5 <X> T_13_13.lc_trk_g2_5
 (21 10)  (675 218)  (675 218)  routing T_13_13.sp4_v_t_26 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_v_t_26 <X> T_13_13.lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 218)  (689 218)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.input_2_5
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (40 10)  (694 218)  (694 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (48 10)  (702 218)  (702 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (672 219)  (672 219)  routing T_13_13.bnl_op_5 <X> T_13_13.lc_trk_g2_5
 (21 11)  (675 219)  (675 219)  routing T_13_13.sp4_v_t_26 <X> T_13_13.lc_trk_g2_7
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 219)  (688 219)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_30 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_v_t_30 <X> T_13_13.lc_trk_g3_3
 (25 14)  (679 222)  (679 222)  routing T_13_13.sp4_v_b_30 <X> T_13_13.lc_trk_g3_6
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_v_b_30 <X> T_13_13.lc_trk_g3_6


LogicTile_14_13

 (0 0)  (708 208)  (708 208)  Negative Clock bit

 (15 0)  (723 208)  (723 208)  routing T_14_13.bot_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g0_2
 (25 1)  (733 209)  (733 209)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g0_2
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (729 211)  (729 211)  routing T_14_13.sp4_r_v_b_31 <X> T_14_13.lc_trk_g0_7
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (14 5)  (722 213)  (722 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.top_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 213)  (741 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.input_2_2
 (35 5)  (743 213)  (743 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.input_2_2
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (15 6)  (723 214)  (723 214)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g1_5
 (16 6)  (724 214)  (724 214)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.sp4_h_r_13 <X> T_14_13.lc_trk_g1_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (53 7)  (761 215)  (761 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (723 216)  (723 216)  routing T_14_13.tnr_op_1 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (15 10)  (723 218)  (723 218)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g2_5
 (16 10)  (724 218)  (724 218)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g2_5
 (21 10)  (729 218)  (729 218)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g2_7
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (748 218)  (748 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g2_7
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 219)  (742 219)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.input_2_5
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (729 221)  (729 221)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 210)  (776 210)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g0_4
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (783 210)  (783 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (25 2)  (787 210)  (787 210)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g0_6
 (4 3)  (766 211)  (766 211)  routing T_15_13.sp4_v_b_7 <X> T_15_13.sp4_h_l_37
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 211)  (786 211)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g0_6
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 212)  (802 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (40 6)  (802 214)  (802 214)  LC_3 Logic Functioning bit
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 215)  (797 215)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.input_2_3
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (0 8)  (762 216)  (762 216)  routing T_15_13.glb_netwk_7 <X> T_15_13.glb2local_1
 (1 8)  (763 216)  (763 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (50 8)  (812 216)  (812 216)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (814 216)  (814 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (0 9)  (762 217)  (762 217)  routing T_15_13.glb_netwk_7 <X> T_15_13.glb2local_1
 (1 9)  (763 217)  (763 217)  routing T_15_13.glb_netwk_7 <X> T_15_13.glb2local_1
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (9 10)  (771 218)  (771 218)  routing T_15_13.sp4_v_b_7 <X> T_15_13.sp4_h_l_42
 (15 10)  (777 218)  (777 218)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (18 11)  (780 219)  (780 219)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (21 13)  (783 221)  (783 221)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (15 14)  (777 222)  (777 222)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (780 223)  (780 223)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g3_5


LogicTile_16_13

 (3 9)  (819 217)  (819 217)  routing T_16_13.sp12_h_l_22 <X> T_16_13.sp12_v_b_1
 (4 15)  (820 223)  (820 223)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_h_l_44


LogicTile_17_13

 (15 0)  (889 208)  (889 208)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 208)  (898 208)  routing T_17_13.top_op_3 <X> T_17_13.lc_trk_g0_3
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 208)  (909 208)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_0
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (42 0)  (916 208)  (916 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (18 1)  (892 209)  (892 209)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g0_1
 (21 1)  (895 209)  (895 209)  routing T_17_13.top_op_3 <X> T_17_13.lc_trk_g0_3
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 209)  (907 209)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_0
 (36 1)  (910 209)  (910 209)  LC_0 Logic Functioning bit
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (47 2)  (921 210)  (921 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (13 3)  (887 211)  (887 211)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_h_l_39
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 211)  (898 211)  routing T_17_13.top_op_6 <X> T_17_13.lc_trk_g0_6
 (25 3)  (899 211)  (899 211)  routing T_17_13.top_op_6 <X> T_17_13.lc_trk_g0_6
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g1_1
 (26 4)  (900 212)  (900 212)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 212)  (909 212)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (42 4)  (916 212)  (916 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (26 5)  (900 213)  (900 213)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 213)  (907 213)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (34 5)  (908 213)  (908 213)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (51 5)  (925 213)  (925 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 214)  (898 214)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g1_7
 (21 7)  (895 215)  (895 215)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g1_7
 (15 8)  (889 216)  (889 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 216)  (898 216)  routing T_17_13.tnr_op_3 <X> T_17_13.lc_trk_g2_3
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 216)  (909 216)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_4
 (40 8)  (914 216)  (914 216)  LC_4 Logic Functioning bit
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.tnr_op_2 <X> T_17_13.lc_trk_g2_2
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 217)  (906 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 217)  (907 217)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_4
 (34 9)  (908 217)  (908 217)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_4
 (35 9)  (909 217)  (909 217)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.input_2_4
 (14 10)  (888 218)  (888 218)  routing T_17_13.rgt_op_4 <X> T_17_13.lc_trk_g2_4
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (15 11)  (889 219)  (889 219)  routing T_17_13.rgt_op_4 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 219)  (909 219)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.input_2_5
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (15 12)  (889 220)  (889 220)  routing T_17_13.tnr_op_1 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (15 14)  (889 222)  (889 222)  routing T_17_13.rgt_op_5 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.rgt_op_5 <X> T_17_13.lc_trk_g3_5
 (21 14)  (895 222)  (895 222)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 222)  (902 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (42 14)  (916 222)  (916 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (42 15)  (916 223)  (916 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (25 0)  (953 208)  (953 208)  routing T_18_13.lft_op_2 <X> T_18_13.lc_trk_g0_2
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (35 0)  (963 208)  (963 208)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_0
 (44 0)  (972 208)  (972 208)  LC_0 Logic Functioning bit
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.lft_op_2 <X> T_18_13.lc_trk_g0_2
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 209)  (961 209)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_0
 (34 1)  (962 209)  (962 209)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_0
 (35 1)  (963 209)  (963 209)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_0
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (949 210)  (949 210)  routing T_18_13.lft_op_7 <X> T_18_13.lc_trk_g0_7
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.lft_op_7 <X> T_18_13.lc_trk_g0_7
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (44 2)  (972 210)  (972 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (40 3)  (968 211)  (968 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (14 4)  (942 212)  (942 212)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g1_0
 (21 4)  (949 212)  (949 212)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 212)  (953 212)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g1_2
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (44 4)  (972 212)  (972 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (15 5)  (943 213)  (943 213)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 213)  (968 213)  LC_2 Logic Functioning bit
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (42 5)  (970 213)  (970 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (21 6)  (949 214)  (949 214)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g1_7
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 214)  (953 214)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g1_6
 (27 6)  (955 214)  (955 214)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (44 6)  (972 214)  (972 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 215)  (968 215)  LC_3 Logic Functioning bit
 (41 7)  (969 215)  (969 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (43 7)  (971 215)  (971 215)  LC_3 Logic Functioning bit
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (44 8)  (972 216)  (972 216)  LC_4 Logic Functioning bit
 (40 9)  (968 217)  (968 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (44 10)  (972 218)  (972 218)  LC_5 Logic Functioning bit
 (30 11)  (958 219)  (958 219)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 219)  (968 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (43 11)  (971 219)  (971 219)  LC_5 Logic Functioning bit
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (44 12)  (972 220)  (972 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (41 13)  (969 221)  (969 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 222)  (952 222)  routing T_18_13.tnl_op_7 <X> T_18_13.lc_trk_g3_7
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (44 14)  (972 222)  (972 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (21 15)  (949 223)  (949 223)  routing T_18_13.tnl_op_7 <X> T_18_13.lc_trk_g3_7
 (30 15)  (958 223)  (958 223)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit
 (41 15)  (969 223)  (969 223)  LC_7 Logic Functioning bit
 (42 15)  (970 223)  (970 223)  LC_7 Logic Functioning bit
 (43 15)  (971 223)  (971 223)  LC_7 Logic Functioning bit


LogicTile_24_13

 (3 9)  (1255 217)  (1255 217)  routing T_24_13.sp12_h_l_22 <X> T_24_13.sp12_v_b_1


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_10_12

 (3 8)  (495 200)  (495 200)  routing T_10_12.sp12_v_t_22 <X> T_10_12.sp12_v_b_1
 (8 12)  (500 204)  (500 204)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_10
 (9 12)  (501 204)  (501 204)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_10
 (10 12)  (502 204)  (502 204)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_10


LogicTile_11_12

 (10 0)  (556 192)  (556 192)  routing T_11_12.sp4_v_t_45 <X> T_11_12.sp4_h_r_1
 (11 6)  (557 198)  (557 198)  routing T_11_12.sp4_v_b_2 <X> T_11_12.sp4_v_t_40
 (12 7)  (558 199)  (558 199)  routing T_11_12.sp4_v_b_2 <X> T_11_12.sp4_v_t_40
 (4 9)  (550 201)  (550 201)  routing T_11_12.sp4_v_t_36 <X> T_11_12.sp4_h_r_6
 (13 9)  (559 201)  (559 201)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_r_8
 (6 12)  (552 204)  (552 204)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_v_b_9
 (5 13)  (551 205)  (551 205)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_v_b_9
 (9 13)  (555 205)  (555 205)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_v_b_10
 (10 13)  (556 205)  (556 205)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_v_b_10


LogicTile_12_12

 (21 0)  (621 192)  (621 192)  routing T_12_12.sp4_h_r_19 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 192)  (623 192)  routing T_12_12.sp4_h_r_19 <X> T_12_12.lc_trk_g0_3
 (24 0)  (624 192)  (624 192)  routing T_12_12.sp4_h_r_19 <X> T_12_12.lc_trk_g0_3
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (40 0)  (640 192)  (640 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (47 0)  (647 192)  (647 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (621 193)  (621 193)  routing T_12_12.sp4_h_r_19 <X> T_12_12.lc_trk_g0_3
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 193)  (633 193)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_0
 (35 1)  (635 193)  (635 193)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (40 1)  (640 193)  (640 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (17 4)  (617 196)  (617 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (618 197)  (618 197)  routing T_12_12.sp4_r_v_b_25 <X> T_12_12.lc_trk_g1_1
 (14 6)  (614 198)  (614 198)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g1_4
 (15 6)  (615 198)  (615 198)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 199)  (618 199)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g1_5
 (25 8)  (625 200)  (625 200)  routing T_12_12.sp4_h_r_34 <X> T_12_12.lc_trk_g2_2
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 200)  (635 200)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.input_2_4
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp4_h_r_34 <X> T_12_12.lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.sp4_h_r_34 <X> T_12_12.lc_trk_g2_2
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.input_2_4
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 202)  (623 202)  routing T_12_12.sp12_v_t_12 <X> T_12_12.lc_trk_g2_7
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (46 10)  (646 202)  (646 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (650 202)  (650 202)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (626 203)  (626 203)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 203)  (628 203)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp12_v_b_8 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_13_12

 (14 5)  (668 197)  (668 197)  routing T_13_12.sp4_r_v_b_24 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (3 6)  (657 198)  (657 198)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_v_t_23
 (3 7)  (657 199)  (657 199)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_v_t_23
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (47 8)  (701 200)  (701 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 201)  (682 201)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (15 12)  (669 204)  (669 204)  routing T_13_12.sp4_h_r_25 <X> T_13_12.lc_trk_g3_1
 (16 12)  (670 204)  (670 204)  routing T_13_12.sp4_h_r_25 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (672 205)  (672 205)  routing T_13_12.sp4_h_r_25 <X> T_13_12.lc_trk_g3_1


LogicTile_14_12

 (0 0)  (708 192)  (708 192)  Negative Clock bit

 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g0_1
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (8 3)  (716 195)  (716 195)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_v_t_36
 (9 3)  (717 195)  (717 195)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_v_t_36
 (10 3)  (718 195)  (718 195)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_v_t_36
 (12 3)  (720 195)  (720 195)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_t_39
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g1_2
 (25 5)  (733 197)  (733 197)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g1_2
 (0 6)  (708 198)  (708 198)  routing T_14_12.glb_netwk_7 <X> T_14_12.glb2local_0
 (1 6)  (709 198)  (709 198)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (0 7)  (708 199)  (708 199)  routing T_14_12.glb_netwk_7 <X> T_14_12.glb2local_0
 (1 7)  (709 199)  (709 199)  routing T_14_12.glb_netwk_7 <X> T_14_12.glb2local_0
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (722 207)  (722 207)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g3_4
 (15 15)  (723 207)  (723 207)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_15_12

 (0 0)  (762 192)  (762 192)  Negative Clock bit

 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (40 0)  (802 192)  (802 192)  LC_0 Logic Functioning bit
 (42 0)  (804 192)  (804 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.bot_op_2 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 193)  (795 193)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_0
 (34 1)  (796 193)  (796 193)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_0
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 194)  (777 194)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (46 2)  (808 194)  (808 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (812 194)  (812 194)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (780 195)  (780 195)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (27 3)  (789 195)  (789 195)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g1_1
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g1_2
 (25 5)  (787 197)  (787 197)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g1_2
 (14 6)  (776 198)  (776 198)  routing T_15_12.sp4_v_t_1 <X> T_15_12.lc_trk_g1_4
 (14 7)  (776 199)  (776 199)  routing T_15_12.sp4_v_t_1 <X> T_15_12.lc_trk_g1_4
 (16 7)  (778 199)  (778 199)  routing T_15_12.sp4_v_t_1 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.bot_op_6 <X> T_15_12.lc_trk_g1_6
 (25 10)  (787 202)  (787 202)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g2_6
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (777 204)  (777 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 205)  (795 205)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_6
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit


LogicTile_16_12

 (0 0)  (816 192)  (816 192)  Negative Clock bit

 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (40 0)  (856 192)  (856 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.input_2_0
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (50 2)  (866 194)  (866 194)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (51 3)  (867 195)  (867 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (831 196)  (831 196)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 196)  (834 196)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g1_1
 (19 4)  (835 196)  (835 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g2_3
 (25 8)  (841 200)  (841 200)  routing T_16_12.bnl_op_2 <X> T_16_12.lc_trk_g2_2
 (21 9)  (837 201)  (837 201)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g2_3
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.bnl_op_2 <X> T_16_12.lc_trk_g2_2
 (15 10)  (831 202)  (831 202)  routing T_16_12.tnl_op_5 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (834 203)  (834 203)  routing T_16_12.tnl_op_5 <X> T_16_12.lc_trk_g2_5
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (25 14)  (841 206)  (841 206)  routing T_16_12.bnl_op_6 <X> T_16_12.lc_trk_g3_6
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.bnl_op_6 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 192)  (892 192)  routing T_17_12.bnr_op_1 <X> T_17_12.lc_trk_g0_1
 (25 0)  (899 192)  (899 192)  routing T_17_12.bnr_op_2 <X> T_17_12.lc_trk_g0_2
 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 192)  (904 192)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 192)  (905 192)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 192)  (907 192)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 192)  (908 192)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (18 1)  (892 193)  (892 193)  routing T_17_12.bnr_op_1 <X> T_17_12.lc_trk_g0_1
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.bnr_op_2 <X> T_17_12.lc_trk_g0_2
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 193)  (904 193)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 193)  (908 193)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_0
 (35 1)  (909 193)  (909 193)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_0
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (37 1)  (911 193)  (911 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (889 194)  (889 194)  routing T_17_12.sp4_v_b_21 <X> T_17_12.lc_trk_g0_5
 (16 2)  (890 194)  (890 194)  routing T_17_12.sp4_v_b_21 <X> T_17_12.lc_trk_g0_5
 (17 2)  (891 194)  (891 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (899 194)  (899 194)  routing T_17_12.bnr_op_6 <X> T_17_12.lc_trk_g0_6
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 194)  (907 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 194)  (914 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (15 3)  (889 195)  (889 195)  routing T_17_12.bot_op_4 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (896 195)  (896 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 195)  (899 195)  routing T_17_12.bnr_op_6 <X> T_17_12.lc_trk_g0_6
 (26 3)  (900 195)  (900 195)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 195)  (901 195)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 195)  (902 195)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 195)  (903 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 195)  (904 195)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 195)  (905 195)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 195)  (906 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (14 4)  (888 196)  (888 196)  routing T_17_12.wire_logic_cluster/lc_0/out <X> T_17_12.lc_trk_g1_0
 (21 4)  (895 196)  (895 196)  routing T_17_12.wire_logic_cluster/lc_3/out <X> T_17_12.lc_trk_g1_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 196)  (899 196)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g1_2
 (26 4)  (900 196)  (900 196)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 196)  (902 196)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 197)  (908 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_2
 (35 5)  (909 197)  (909 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_2
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (14 6)  (888 198)  (888 198)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g1_4
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (43 6)  (917 198)  (917 198)  LC_3 Logic Functioning bit
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (901 199)  (901 199)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 199)  (905 199)  routing T_17_12.lc_trk_g0_6 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 199)  (906 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 199)  (908 199)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.input_2_3
 (35 7)  (909 199)  (909 199)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.input_2_3
 (15 8)  (889 200)  (889 200)  routing T_17_12.rgt_op_1 <X> T_17_12.lc_trk_g2_1
 (17 8)  (891 200)  (891 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 200)  (892 200)  routing T_17_12.rgt_op_1 <X> T_17_12.lc_trk_g2_1
 (26 8)  (900 200)  (900 200)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 200)  (905 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 200)  (908 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 200)  (914 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (50 8)  (924 200)  (924 200)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (14 10)  (888 202)  (888 202)  routing T_17_12.rgt_op_4 <X> T_17_12.lc_trk_g2_4
 (15 10)  (889 202)  (889 202)  routing T_17_12.rgt_op_5 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 202)  (892 202)  routing T_17_12.rgt_op_5 <X> T_17_12.lc_trk_g2_5
 (21 10)  (895 202)  (895 202)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g2_7
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 202)  (900 202)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (43 10)  (917 202)  (917 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (15 11)  (889 203)  (889 203)  routing T_17_12.rgt_op_4 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 203)  (902 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 203)  (907 203)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.input_2_5
 (34 11)  (908 203)  (908 203)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.input_2_5
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (37 11)  (911 203)  (911 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (14 12)  (888 204)  (888 204)  routing T_17_12.rgt_op_0 <X> T_17_12.lc_trk_g3_0
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (21 12)  (895 204)  (895 204)  routing T_17_12.rgt_op_3 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.rgt_op_3 <X> T_17_12.lc_trk_g3_3
 (25 12)  (899 204)  (899 204)  routing T_17_12.rgt_op_2 <X> T_17_12.lc_trk_g3_2
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 204)  (914 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (15 13)  (889 205)  (889 205)  routing T_17_12.rgt_op_0 <X> T_17_12.lc_trk_g3_0
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (896 205)  (896 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 205)  (898 205)  routing T_17_12.rgt_op_2 <X> T_17_12.lc_trk_g3_2
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 206)  (892 206)  routing T_17_12.wire_logic_cluster/lc_5/out <X> T_17_12.lc_trk_g3_5
 (21 14)  (895 206)  (895 206)  routing T_17_12.rgt_op_7 <X> T_17_12.lc_trk_g3_7
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 206)  (898 206)  routing T_17_12.rgt_op_7 <X> T_17_12.lc_trk_g3_7
 (25 14)  (899 206)  (899 206)  routing T_17_12.rgt_op_6 <X> T_17_12.lc_trk_g3_6
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 206)  (907 206)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 206)  (908 206)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (50 14)  (924 206)  (924 206)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 207)  (898 207)  routing T_17_12.rgt_op_6 <X> T_17_12.lc_trk_g3_6
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1


LogicTile_18_12

 (25 0)  (953 192)  (953 192)  routing T_18_12.lft_op_2 <X> T_18_12.lc_trk_g0_2
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (44 0)  (972 192)  (972 192)  LC_0 Logic Functioning bit
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 193)  (952 193)  routing T_18_12.lft_op_2 <X> T_18_12.lc_trk_g0_2
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (49 1)  (977 193)  (977 193)  Carry_In_Mux bit 

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (943 194)  (943 194)  routing T_18_12.lft_op_5 <X> T_18_12.lc_trk_g0_5
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 194)  (946 194)  routing T_18_12.lft_op_5 <X> T_18_12.lc_trk_g0_5
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (44 2)  (972 194)  (972 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (41 3)  (969 195)  (969 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (14 4)  (942 196)  (942 196)  routing T_18_12.lft_op_0 <X> T_18_12.lc_trk_g1_0
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 196)  (953 196)  routing T_18_12.wire_logic_cluster/lc_2/out <X> T_18_12.lc_trk_g1_2
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (37 4)  (965 196)  (965 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (44 4)  (972 196)  (972 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (15 5)  (943 197)  (943 197)  routing T_18_12.lft_op_0 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 197)  (968 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (42 5)  (970 197)  (970 197)  LC_2 Logic Functioning bit
 (43 5)  (971 197)  (971 197)  LC_2 Logic Functioning bit
 (21 6)  (949 198)  (949 198)  routing T_18_12.wire_logic_cluster/lc_7/out <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (44 6)  (972 198)  (972 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 200)  (956 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 200)  (958 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (44 8)  (972 200)  (972 200)  LC_4 Logic Functioning bit
 (45 8)  (973 200)  (973 200)  LC_4 Logic Functioning bit
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (44 10)  (972 202)  (972 202)  LC_5 Logic Functioning bit
 (30 11)  (958 203)  (958 203)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g3_1
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (37 12)  (965 204)  (965 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (44 12)  (972 204)  (972 204)  LC_6 Logic Functioning bit
 (40 13)  (968 205)  (968 205)  LC_6 Logic Functioning bit
 (41 13)  (969 205)  (969 205)  LC_6 Logic Functioning bit
 (42 13)  (970 205)  (970 205)  LC_6 Logic Functioning bit
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (14 14)  (942 206)  (942 206)  routing T_18_12.wire_logic_cluster/lc_4/out <X> T_18_12.lc_trk_g3_4
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (3 5)  (1039 197)  (1039 197)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_h_r_0


LogicTile_32_12

 (3 1)  (1675 193)  (1675 193)  routing T_32_12.sp12_h_l_23 <X> T_32_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_10_11

 (19 4)  (511 180)  (511 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_11

 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (3 5)  (549 181)  (549 181)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (6 6)  (552 182)  (552 182)  routing T_11_11.sp4_v_b_0 <X> T_11_11.sp4_v_t_38
 (5 7)  (551 183)  (551 183)  routing T_11_11.sp4_v_b_0 <X> T_11_11.sp4_v_t_38
 (6 8)  (552 184)  (552 184)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_b_6
 (6 14)  (552 190)  (552 190)  routing T_11_11.sp4_v_b_6 <X> T_11_11.sp4_v_t_44
 (5 15)  (551 191)  (551 191)  routing T_11_11.sp4_v_b_6 <X> T_11_11.sp4_v_t_44


LogicTile_12_11

 (3 4)  (603 180)  (603 180)  routing T_12_11.sp12_v_b_0 <X> T_12_11.sp12_h_r_0
 (3 5)  (603 181)  (603 181)  routing T_12_11.sp12_v_b_0 <X> T_12_11.sp12_h_r_0
 (3 6)  (603 182)  (603 182)  routing T_12_11.sp12_v_b_0 <X> T_12_11.sp12_v_t_23
 (4 6)  (604 182)  (604 182)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_38
 (11 6)  (611 182)  (611 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (5 7)  (605 183)  (605 183)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_38
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (2 8)  (602 184)  (602 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (619 189)  (619 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (13 14)  (613 190)  (613 190)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_46
 (12 15)  (612 191)  (612 191)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_46


LogicTile_13_11

 (2 12)  (656 188)  (656 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 15)  (673 191)  (673 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_11

 (0 0)  (762 176)  (762 176)  Negative Clock bit

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (765 179)  (765 179)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_l_23
 (4 4)  (766 180)  (766 180)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_3
 (6 4)  (768 180)  (768 180)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_3
 (31 4)  (793 180)  (793 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 180)  (795 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 180)  (796 180)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (37 4)  (799 180)  (799 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (5 5)  (767 181)  (767 181)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_3
 (31 5)  (793 181)  (793 181)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (785 186)  (785 186)  routing T_15_11.sp12_v_t_12 <X> T_15_11.lc_trk_g2_7
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (31 12)  (793 188)  (793 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 190)  (783 190)  routing T_15_11.sp4_v_t_18 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 190)  (785 190)  routing T_15_11.sp4_v_t_18 <X> T_15_11.lc_trk_g3_7
 (25 14)  (787 190)  (787 190)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g3_6
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_11

 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.top_op_3 <X> T_17_11.lc_trk_g0_3
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 176)  (904 176)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (42 0)  (916 176)  (916 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (21 1)  (895 177)  (895 177)  routing T_17_11.top_op_3 <X> T_17_11.lc_trk_g0_3
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (42 1)  (916 177)  (916 177)  LC_0 Logic Functioning bit
 (51 1)  (925 177)  (925 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 178)  (888 178)  routing T_17_11.wire_logic_cluster/lc_4/out <X> T_17_11.lc_trk_g0_4
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 178)  (898 178)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g0_7
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 178)  (904 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 178)  (909 178)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_1
 (37 2)  (911 178)  (911 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (895 179)  (895 179)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g0_7
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 179)  (907 179)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_1
 (35 3)  (909 179)  (909 179)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_1
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (37 3)  (911 179)  (911 179)  LC_1 Logic Functioning bit
 (42 3)  (916 179)  (916 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (14 4)  (888 180)  (888 180)  routing T_17_11.wire_logic_cluster/lc_0/out <X> T_17_11.lc_trk_g1_0
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 180)  (898 180)  routing T_17_11.top_op_3 <X> T_17_11.lc_trk_g1_3
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 181)  (895 181)  routing T_17_11.top_op_3 <X> T_17_11.lc_trk_g1_3
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (25 6)  (899 182)  (899 182)  routing T_17_11.wire_logic_cluster/lc_6/out <X> T_17_11.lc_trk_g1_6
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 182)  (902 182)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 182)  (905 182)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 182)  (909 182)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_3
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (45 6)  (919 182)  (919 182)  LC_3 Logic Functioning bit
 (14 7)  (888 183)  (888 183)  routing T_17_11.top_op_4 <X> T_17_11.lc_trk_g1_4
 (15 7)  (889 183)  (889 183)  routing T_17_11.top_op_4 <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (895 183)  (895 183)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 183)  (909 183)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (41 7)  (915 183)  (915 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 184)  (892 184)  routing T_17_11.wire_logic_cluster/lc_1/out <X> T_17_11.lc_trk_g2_1
 (21 8)  (895 184)  (895 184)  routing T_17_11.wire_logic_cluster/lc_3/out <X> T_17_11.lc_trk_g2_3
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 184)  (902 184)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 184)  (907 184)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 184)  (909 184)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_4
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (27 9)  (901 185)  (901 185)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 185)  (907 185)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_4
 (14 10)  (888 186)  (888 186)  routing T_17_11.rgt_op_4 <X> T_17_11.lc_trk_g2_4
 (15 10)  (889 186)  (889 186)  routing T_17_11.rgt_op_5 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.rgt_op_5 <X> T_17_11.lc_trk_g2_5
 (21 10)  (895 186)  (895 186)  routing T_17_11.rgt_op_7 <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.rgt_op_7 <X> T_17_11.lc_trk_g2_7
 (26 10)  (900 186)  (900 186)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 186)  (905 186)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 186)  (908 186)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (912 186)  (912 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (45 10)  (919 186)  (919 186)  LC_5 Logic Functioning bit
 (50 10)  (924 186)  (924 186)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (889 187)  (889 187)  routing T_17_11.rgt_op_4 <X> T_17_11.lc_trk_g2_4
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (902 187)  (902 187)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 187)  (904 187)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 187)  (905 187)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (21 12)  (895 188)  (895 188)  routing T_17_11.rgt_op_3 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.rgt_op_3 <X> T_17_11.lc_trk_g3_3
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 188)  (901 188)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 188)  (909 188)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.input_2_6
 (38 12)  (912 188)  (912 188)  LC_6 Logic Functioning bit
 (41 12)  (915 188)  (915 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (910 189)  (910 189)  LC_6 Logic Functioning bit
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (38 13)  (912 189)  (912 189)  LC_6 Logic Functioning bit
 (41 13)  (915 189)  (915 189)  LC_6 Logic Functioning bit
 (43 13)  (917 189)  (917 189)  LC_6 Logic Functioning bit
 (52 13)  (926 189)  (926 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 190)  (892 190)  routing T_17_11.wire_logic_cluster/lc_5/out <X> T_17_11.lc_trk_g3_5


LogicTile_18_11

 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 176)  (963 176)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.input_2_0
 (44 0)  (972 176)  (972 176)  LC_0 Logic Functioning bit
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 177)  (961 177)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.input_2_0
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (44 2)  (972 178)  (972 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (14 4)  (942 180)  (942 180)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g1_0
 (15 4)  (943 180)  (943 180)  routing T_18_11.lft_op_1 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 180)  (946 180)  routing T_18_11.lft_op_1 <X> T_18_11.lc_trk_g1_1
 (21 4)  (949 180)  (949 180)  routing T_18_11.lft_op_3 <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 180)  (952 180)  routing T_18_11.lft_op_3 <X> T_18_11.lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g1_2
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (44 4)  (972 180)  (972 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (15 5)  (943 181)  (943 181)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (15 6)  (943 182)  (943 182)  routing T_18_11.lft_op_5 <X> T_18_11.lc_trk_g1_5
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 182)  (946 182)  routing T_18_11.lft_op_5 <X> T_18_11.lc_trk_g1_5
 (25 6)  (953 182)  (953 182)  routing T_18_11.wire_logic_cluster/lc_6/out <X> T_18_11.lc_trk_g1_6
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (44 6)  (972 182)  (972 182)  LC_3 Logic Functioning bit
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (44 8)  (972 184)  (972 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (27 10)  (955 186)  (955 186)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 186)  (958 186)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (44 10)  (972 186)  (972 186)  LC_5 Logic Functioning bit
 (14 11)  (942 187)  (942 187)  routing T_18_11.tnl_op_4 <X> T_18_11.lc_trk_g2_4
 (15 11)  (943 187)  (943 187)  routing T_18_11.tnl_op_4 <X> T_18_11.lc_trk_g2_4
 (17 11)  (945 187)  (945 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (43 11)  (971 187)  (971 187)  LC_5 Logic Functioning bit
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g3_1
 (27 12)  (955 188)  (955 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 188)  (958 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (37 12)  (965 188)  (965 188)  LC_6 Logic Functioning bit
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (44 12)  (972 188)  (972 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 189)  (968 189)  LC_6 Logic Functioning bit
 (41 13)  (969 189)  (969 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (43 13)  (971 189)  (971 189)  LC_6 Logic Functioning bit
 (14 14)  (942 190)  (942 190)  routing T_18_11.wire_logic_cluster/lc_4/out <X> T_18_11.lc_trk_g3_4
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (37 14)  (965 190)  (965 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (44 14)  (972 190)  (972 190)  LC_7 Logic Functioning bit
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (40 15)  (968 191)  (968 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (42 15)  (970 191)  (970 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit


IO_Tile_33_11

 (11 0)  (1737 176)  (1737 176)  routing T_33_11.span4_vert_b_0 <X> T_33_11.span4_vert_t_12
 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_11_10

 (19 0)  (565 160)  (565 160)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_12_10

 (4 14)  (604 174)  (604 174)  routing T_12_10.sp4_v_b_9 <X> T_12_10.sp4_v_t_44


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 13)  (445 157)  (445 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (445 158)  (445 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7

 (9 15)  (555 159)  (555 159)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_v_t_47
 (10 15)  (556 159)  (556 159)  routing T_11_9.sp4_v_b_2 <X> T_11_9.sp4_v_t_47


LogicTile_12_9

 (3 6)  (603 150)  (603 150)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_v_t_23
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (609 159)  (609 159)  routing T_12_9.sp4_v_b_2 <X> T_12_9.sp4_v_t_47
 (10 15)  (610 159)  (610 159)  routing T_12_9.sp4_v_b_2 <X> T_12_9.sp4_v_t_47


LogicTile_13_9

 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (15 0)  (777 144)  (777 144)  routing T_15_9.sp4_h_r_1 <X> T_15_9.lc_trk_g0_1
 (16 0)  (778 144)  (778 144)  routing T_15_9.sp4_h_r_1 <X> T_15_9.lc_trk_g0_1
 (17 0)  (779 144)  (779 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (780 145)  (780 145)  routing T_15_9.sp4_h_r_1 <X> T_15_9.lc_trk_g0_1
 (8 3)  (770 147)  (770 147)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_36
 (9 3)  (771 147)  (771 147)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_36
 (21 4)  (783 148)  (783 148)  routing T_15_9.wire_logic_cluster/lc_3/out <X> T_15_9.lc_trk_g1_3
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (784 149)  (784 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 149)  (785 149)  routing T_15_9.sp4_v_b_18 <X> T_15_9.lc_trk_g1_2
 (24 5)  (786 149)  (786 149)  routing T_15_9.sp4_v_b_18 <X> T_15_9.lc_trk_g1_2
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 150)  (795 150)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 150)  (796 150)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 150)  (798 150)  LC_3 Logic Functioning bit
 (38 6)  (800 150)  (800 150)  LC_3 Logic Functioning bit
 (29 7)  (791 151)  (791 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 151)  (793 151)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 151)  (799 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (21 8)  (783 152)  (783 152)  routing T_15_9.sp4_v_t_14 <X> T_15_9.lc_trk_g2_3
 (22 8)  (784 152)  (784 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 152)  (785 152)  routing T_15_9.sp4_v_t_14 <X> T_15_9.lc_trk_g2_3
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 152)  (795 152)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 152)  (798 152)  LC_4 Logic Functioning bit
 (37 8)  (799 152)  (799 152)  LC_4 Logic Functioning bit
 (38 8)  (800 152)  (800 152)  LC_4 Logic Functioning bit
 (39 8)  (801 152)  (801 152)  LC_4 Logic Functioning bit
 (40 8)  (802 152)  (802 152)  LC_4 Logic Functioning bit
 (41 8)  (803 152)  (803 152)  LC_4 Logic Functioning bit
 (48 8)  (810 152)  (810 152)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 152)  (812 152)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (793 153)  (793 153)  routing T_15_9.lc_trk_g2_3 <X> T_15_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 153)  (798 153)  LC_4 Logic Functioning bit
 (37 9)  (799 153)  (799 153)  LC_4 Logic Functioning bit
 (38 9)  (800 153)  (800 153)  LC_4 Logic Functioning bit
 (39 9)  (801 153)  (801 153)  LC_4 Logic Functioning bit
 (40 9)  (802 153)  (802 153)  LC_4 Logic Functioning bit
 (41 9)  (803 153)  (803 153)  LC_4 Logic Functioning bit
 (8 11)  (770 155)  (770 155)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_42
 (9 11)  (771 155)  (771 155)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_42
 (10 11)  (772 155)  (772 155)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_42
 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (784 156)  (784 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 156)  (785 156)  routing T_15_9.sp12_v_b_19 <X> T_15_9.lc_trk_g3_3
 (32 12)  (794 156)  (794 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 156)  (796 156)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 156)  (798 156)  LC_6 Logic Functioning bit
 (37 12)  (799 156)  (799 156)  LC_6 Logic Functioning bit
 (38 12)  (800 156)  (800 156)  LC_6 Logic Functioning bit
 (39 12)  (801 156)  (801 156)  LC_6 Logic Functioning bit
 (40 12)  (802 156)  (802 156)  LC_6 Logic Functioning bit
 (42 12)  (804 156)  (804 156)  LC_6 Logic Functioning bit
 (47 12)  (809 156)  (809 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (783 157)  (783 157)  routing T_15_9.sp12_v_b_19 <X> T_15_9.lc_trk_g3_3
 (26 13)  (788 157)  (788 157)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 157)  (789 157)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 157)  (791 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 157)  (793 157)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 157)  (798 157)  LC_6 Logic Functioning bit
 (37 13)  (799 157)  (799 157)  LC_6 Logic Functioning bit
 (38 13)  (800 157)  (800 157)  LC_6 Logic Functioning bit
 (39 13)  (801 157)  (801 157)  LC_6 Logic Functioning bit
 (41 13)  (803 157)  (803 157)  LC_6 Logic Functioning bit
 (43 13)  (805 157)  (805 157)  LC_6 Logic Functioning bit
 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5

 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (4 14)  (878 158)  (878 158)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (6 14)  (880 158)  (880 158)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44
 (5 15)  (879 159)  (879 159)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_44


LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (19 15)  (947 159)  (947 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_9

 (3 5)  (985 149)  (985 149)  routing T_19_9.sp12_h_l_23 <X> T_19_9.sp12_h_r_0


LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (3 5)  (1309 149)  (1309 149)  routing T_25_9.sp12_h_l_23 <X> T_25_9.sp12_h_r_0


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (3 1)  (1621 145)  (1621 145)  routing T_31_9.sp12_h_l_23 <X> T_31_9.sp12_v_b_0
 (2 4)  (1620 148)  (1620 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_31 <X> T_33_9.span4_vert_b_1
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (6 0)  (552 128)  (552 128)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_v_b_0
 (5 1)  (551 129)  (551 129)  routing T_11_8.sp4_v_t_44 <X> T_11_8.sp4_v_b_0
 (13 2)  (559 130)  (559 130)  routing T_11_8.sp4_v_b_2 <X> T_11_8.sp4_v_t_39
 (9 13)  (555 141)  (555 141)  routing T_11_8.sp4_v_t_47 <X> T_11_8.sp4_v_b_10


LogicTile_12_8

 (19 2)  (619 130)  (619 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8



LogicTile_18_8

 (5 0)  (933 128)  (933 128)  routing T_18_8.sp4_v_t_37 <X> T_18_8.sp4_h_r_0


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (4 8)  (1148 136)  (1148 136)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (6 8)  (1150 136)  (1150 136)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (5 9)  (1149 137)  (1149 137)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 8)  (1583 136)  (1583 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_13_7

 (3 8)  (657 120)  (657 120)  routing T_13_7.sp12_h_r_1 <X> T_13_7.sp12_v_b_1
 (3 9)  (657 121)  (657 121)  routing T_13_7.sp12_h_r_1 <X> T_13_7.sp12_v_b_1


LogicTile_16_7

 (17 3)  (833 115)  (833 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 4)  (852 116)  (852 116)  LC_2 Logic Functioning bit
 (37 4)  (853 116)  (853 116)  LC_2 Logic Functioning bit
 (38 4)  (854 116)  (854 116)  LC_2 Logic Functioning bit
 (39 4)  (855 116)  (855 116)  LC_2 Logic Functioning bit
 (40 4)  (856 116)  (856 116)  LC_2 Logic Functioning bit
 (41 4)  (857 116)  (857 116)  LC_2 Logic Functioning bit
 (42 4)  (858 116)  (858 116)  LC_2 Logic Functioning bit
 (43 4)  (859 116)  (859 116)  LC_2 Logic Functioning bit
 (36 5)  (852 117)  (852 117)  LC_2 Logic Functioning bit
 (37 5)  (853 117)  (853 117)  LC_2 Logic Functioning bit
 (38 5)  (854 117)  (854 117)  LC_2 Logic Functioning bit
 (39 5)  (855 117)  (855 117)  LC_2 Logic Functioning bit
 (40 5)  (856 117)  (856 117)  LC_2 Logic Functioning bit
 (41 5)  (857 117)  (857 117)  LC_2 Logic Functioning bit
 (42 5)  (858 117)  (858 117)  LC_2 Logic Functioning bit
 (43 5)  (859 117)  (859 117)  LC_2 Logic Functioning bit
 (46 5)  (862 117)  (862 117)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (0 6)  (816 118)  (816 118)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 6)  (817 118)  (817 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (816 119)  (816 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 7)  (817 119)  (817 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (31 14)  (847 126)  (847 126)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 126)  (848 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (37 14)  (853 126)  (853 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (39 14)  (855 126)  (855 126)  LC_7 Logic Functioning bit
 (47 14)  (863 126)  (863 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (36 15)  (852 127)  (852 127)  LC_7 Logic Functioning bit
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (38 15)  (854 127)  (854 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit


LogicTile_20_7

 (8 5)  (1044 117)  (1044 117)  routing T_20_7.sp4_h_l_41 <X> T_20_7.sp4_v_b_4
 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_h_l_41 <X> T_20_7.sp4_v_b_4


LogicTile_32_7

 (19 4)  (1691 116)  (1691 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_7

 (11 0)  (1737 112)  (1737 112)  routing T_33_7.span4_vert_b_0 <X> T_33_7.span4_vert_t_12
 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_10_6

 (19 7)  (511 103)  (511 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_12_6

 (2 4)  (602 100)  (602 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 14)  (604 110)  (604 110)  routing T_12_6.sp4_v_b_1 <X> T_12_6.sp4_v_t_44
 (6 14)  (606 110)  (606 110)  routing T_12_6.sp4_v_b_1 <X> T_12_6.sp4_v_t_44


LogicTile_15_6

 (8 11)  (770 107)  (770 107)  routing T_15_6.sp4_h_l_42 <X> T_15_6.sp4_v_t_42


LogicTile_31_6

 (19 2)  (1637 98)  (1637 98)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


RAM_Tile_8_5

 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_11_5

 (11 2)  (557 82)  (557 82)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_39


LogicTile_12_5

 (3 0)  (603 80)  (603 80)  routing T_12_5.sp12_v_t_23 <X> T_12_5.sp12_v_b_0


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23


LogicTile_30_5

 (10 0)  (1574 80)  (1574 80)  routing T_30_5.sp4_v_t_45 <X> T_30_5.sp4_h_r_1


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 81)  (1739 81)  routing T_33_5.span4_horz_25 <X> T_33_5.span4_vert_b_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (14 3)  (1740 83)  (1740 83)  routing T_33_5.span4_vert_t_13 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


RAM_Tile_8_4

 (2 8)  (398 72)  (398 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_11_4

 (4 0)  (550 64)  (550 64)  routing T_11_4.sp4_v_t_37 <X> T_11_4.sp4_v_b_0
 (11 2)  (557 66)  (557 66)  routing T_11_4.sp4_h_l_44 <X> T_11_4.sp4_v_t_39
 (4 8)  (550 72)  (550 72)  routing T_11_4.sp4_v_t_47 <X> T_11_4.sp4_v_b_6
 (6 8)  (552 72)  (552 72)  routing T_11_4.sp4_v_t_47 <X> T_11_4.sp4_v_b_6


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_43 <X> T_22_4.sp4_v_b_6


LogicTile_30_4

 (19 10)  (1583 74)  (1583 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_32_4

 (4 13)  (1676 77)  (1676 77)  routing T_32_4.sp4_v_t_41 <X> T_32_4.sp4_h_r_9


IO_Tile_33_4

 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_9 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_horz_9 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_9 <X> T_33_4.lc_trk_g0_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_10_3

 (9 9)  (501 57)  (501 57)  routing T_10_3.sp4_v_t_42 <X> T_10_3.sp4_v_b_7


LogicTile_15_3

 (3 0)  (765 48)  (765 48)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_v_b_0


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (4 13)  (1040 61)  (1040 61)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_h_r_9


LogicTile_24_3

 (11 5)  (1263 53)  (1263 53)  routing T_24_3.sp4_h_l_44 <X> T_24_3.sp4_h_r_5
 (13 5)  (1265 53)  (1265 53)  routing T_24_3.sp4_h_l_44 <X> T_24_3.sp4_h_r_5


LogicTile_28_3

 (11 5)  (1467 53)  (1467 53)  routing T_28_3.sp4_h_l_40 <X> T_28_3.sp4_h_r_5


LogicTile_31_3

 (12 0)  (1630 48)  (1630 48)  routing T_31_3.sp4_v_t_39 <X> T_31_3.sp4_h_r_2


LogicTile_32_3

 (8 0)  (1680 48)  (1680 48)  routing T_32_3.sp4_h_l_40 <X> T_32_3.sp4_h_r_1
 (10 0)  (1682 48)  (1682 48)  routing T_32_3.sp4_h_l_40 <X> T_32_3.sp4_h_r_1


IO_Tile_33_3

 (11 0)  (1737 48)  (1737 48)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_t_12
 (12 0)  (1738 48)  (1738 48)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_t_12
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 49)  (1739 49)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_b_0
 (14 1)  (1740 49)  (1740 49)  routing T_33_3.span4_horz_1 <X> T_33_3.span4_vert_b_0
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 54)  (1732 54)  routing T_33_3.span4_horz_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_horz_15 <X> T_33_3.lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_horz_15 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_12_2

 (9 3)  (609 35)  (609 35)  routing T_12_2.sp4_v_b_5 <X> T_12_2.sp4_v_t_36
 (10 3)  (610 35)  (610 35)  routing T_12_2.sp4_v_b_5 <X> T_12_2.sp4_v_t_36


LogicTile_15_2

 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_22_2

 (2 6)  (1146 38)  (1146 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_2

 (4 8)  (1310 40)  (1310 40)  routing T_25_2.sp4_h_l_43 <X> T_25_2.sp4_v_b_6
 (5 9)  (1311 41)  (1311 41)  routing T_25_2.sp4_h_l_43 <X> T_25_2.sp4_v_b_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (3 8)  (819 24)  (819 24)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_v_b_1


LogicTile_24_1

 (3 8)  (1255 24)  (1255 24)  routing T_24_1.sp12_v_t_22 <X> T_24_1.sp12_v_b_1


LogicTile_30_1

 (4 5)  (1568 21)  (1568 21)  routing T_30_1.sp4_v_t_47 <X> T_30_1.sp4_h_r_3


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (4 8)  (1730 24)  (1730 24)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (5 9)  (1731 25)  (1731 25)  routing T_33_1.span4_vert_b_8 <X> T_33_1.lc_trk_g1_0
 (7 9)  (1733 25)  (1733 25)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g1_3
 (6 10)  (1732 26)  (1732 26)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_0 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (8 11)  (1734 27)  (1734 27)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g1_3
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (527 13)  (527 13)  routing T_10_0.span4_vert_31 <X> T_10_0.span4_horz_r_1
 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_vert_37 <X> T_11_0.lc_trk_g0_5
 (6 4)  (564 11)  (564 11)  routing T_11_0.span4_vert_37 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (566 11)  (566 11)  routing T_11_0.span4_vert_37 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (5 10)  (563 4)  (563 4)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g1_3
 (6 10)  (564 4)  (564 4)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g1_3
 (7 10)  (565 4)  (565 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (566 4)  (566 4)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g1_3
 (11 10)  (579 4)  (579 4)  routing T_11_0.lc_trk_g1_3 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (8 11)  (566 5)  (566 5)  routing T_11_0.span4_vert_43 <X> T_11_0.lc_trk_g1_3
 (10 11)  (578 5)  (578 5)  routing T_11_0.lc_trk_g1_3 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (581 2)  (581 2)  routing T_11_0.span4_vert_43 <X> T_11_0.span4_horz_r_3
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (0 0)  (623 15)  (623 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (5 0)  (617 15)  (617 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (7 0)  (619 15)  (619 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (620 15)  (620 15)  routing T_12_0.span4_horz_r_9 <X> T_12_0.lc_trk_g0_1
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (6 1)  (618 14)  (618 14)  routing T_12_0.span12_vert_8 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (10 4)  (632 11)  (632 11)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (10 5)  (632 10)  (632 10)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (620 9)  (620 9)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g0_7
 (16 8)  (604 7)  (604 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (633 4)  (633 4)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (5 14)  (617 0)  (617 0)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g1_7
 (7 14)  (619 0)  (619 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit
 (8 15)  (620 1)  (620 1)  routing T_12_0.span4_horz_r_7 <X> T_12_0.lc_trk_g1_7


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 4)  (672 11)  (672 11)  routing T_13_0.span12_vert_13 <X> T_13_0.lc_trk_g0_5
 (7 4)  (673 11)  (673 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g0_5 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (5 10)  (779 4)  (779 4)  routing T_15_0.span4_vert_19 <X> T_15_0.lc_trk_g1_3
 (6 10)  (780 4)  (780 4)  routing T_15_0.span4_vert_19 <X> T_15_0.lc_trk_g1_3
 (7 10)  (781 4)  (781 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (795 4)  (795 4)  routing T_15_0.lc_trk_g1_3 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g1_4 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g1_3 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (778 3)  (778 3)  routing T_15_0.span12_vert_4 <X> T_15_0.lc_trk_g1_4
 (14 12)  (798 3)  (798 3)  routing T_15_0.span4_horz_l_15 <X> T_15_0.span4_vert_19
 (4 13)  (778 2)  (778 2)  routing T_15_0.span12_vert_4 <X> T_15_0.lc_trk_g1_4
 (5 13)  (779 2)  (779 2)  routing T_15_0.span12_vert_4 <X> T_15_0.lc_trk_g1_4
 (7 13)  (781 2)  (781 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_1 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 8)  (833 7)  (833 7)  routing T_16_0.span12_vert_1 <X> T_16_0.lc_trk_g1_1
 (7 8)  (835 7)  (835 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (836 7)  (836 7)  routing T_16_0.span12_vert_1 <X> T_16_0.lc_trk_g1_1
 (8 9)  (836 6)  (836 6)  routing T_16_0.span12_vert_1 <X> T_16_0.lc_trk_g1_1
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_1 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1269 7)  (1269 7)  routing T_24_0.span12_vert_1 <X> T_24_0.lc_trk_g1_1
 (7 8)  (1271 7)  (1271 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1272 7)  (1272 7)  routing T_24_0.span12_vert_1 <X> T_24_0.lc_trk_g1_1
 (8 9)  (1272 6)  (1272 6)  routing T_24_0.span12_vert_1 <X> T_24_0.lc_trk_g1_1


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_19 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_19 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


