m255
K3
13
cModel Technology
Z0 dD:\SoC\bai9\Bai1\bai1\obj\default\runtime\sim\mentor
valtera_reset_controller
I2]LFV0fiJY6;JZZ<3`@lh2
VBWWT<i0A@QcN4KE]hBS<V0
Z1 dD:\SoC\bai9\Bai1\bai1\obj\default\runtime\sim\mentor
Z2 w1711957401
8D:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_controller.v
FD:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_controller.v
L0 29
Z3 OV;L;10.1d;51
r1
31
Z4 o-work rst_controller -O0
!i10b 1
!s100 eK:BQULHF7li=gS`[EDjh1
!s85 0
!s108 1712631542.523000
!s107 D:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|D:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!s101 -O0
valtera_reset_synchronizer
!i10b 1
!s100 V^IMg^ID_:TX_96SAhOWg0
IVX@kFoeJ9lZ`1aZNaA]f[0
V3CjoOZCIEdzCJgPn8]D7`2
R1
R2
8D:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_synchronizer.v
FD:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1712631542.653000
!s107 D:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|D:/SoC/bai9/Bai1/systemne/testbench/systemne_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!s101 -O0
R4
