//the big cpu could enhance gpu respondes
//costs too. then, the timelpase between cache entries responses 
//and chips response commands could be set to 12eV. 
//the interlediate level could have a nowadays behaviour.
//then fpga is well suited to emulate lower energy comma'ds devices.
//it means that we can use new ard siks texhnologies.
//but to nejance it, we need to tinier cpu which is not.the case here.
//so, lets zdd hds latent space unsecure checks.
