# FIFO-Implementation-using-Verilog

This is a 4-depth FIFO using Verilog
It incorporated a counter and shift registers for optimal functioning.
This is implemented in behavioral fashion 
Generated FIFO-Empty and FIFO-Full signals for improved functionality
