{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.496667",
   "Default View_TopLeft":"-121,64",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 5 -x 1800 -y 920 -defaultsOSRD
preplace port group_2 -pg 1 -lvl 5 -x 1800 -y 340 -defaultsOSRD
preplace port group_3 -pg 1 -lvl 5 -x 1800 -y 140 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1800 -y 360 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1800 -y 760 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 1800 -y 600 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 220 -swap {43 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 0 42 46 47 45 48 49 41 44} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 60R -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 20R -pinDir maxihpm0_lpd_aclk right -pinY maxihpm0_lpd_aclk 0R -pinBusDir emio_enet1_tsu_inc_ctrl left -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinDir emio_enet1_tsu_timer_cmp_val right -pinY emio_enet1_tsu_timer_cmp_val 100R -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 120R -pinDir emio_enet1_ext_int_in left -pinY emio_enet1_ext_int_in 20L -pinBusDir emio_enet1_dma_bus_width right -pinBusY emio_enet1_dma_bus_width 140R -pinDir pl_resetn0 right -pinY pl_resetn0 780R -pinDir pl_clk0 right -pinY pl_clk0 40R -pinDir pl_clk1 right -pinY pl_clk1 80R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1360 -y 80 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir S_AXI left -pinY S_AXI 160L -pinDir s_axi_aclk left -pinY s_axi_aclk 180L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 200L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1660 -y 60 -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst led -pg 1 -lvl 3 -x 1360 -y 580 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 20R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_smc -pg 1 -lvl 2 -x 980 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 340R -pinDir M02_AXI right -pinY M02_AXI 180R -pinDir M03_AXI right -pinY M03_AXI 680R -pinDir aclk left -pinY aclk 20L -pinDir aresetn right -pinY aresetn 700R
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1360 -y 740 -swap {0 4 1 2 3 7 8 6 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 20R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1660 -y 340 -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir resetn left -pinY resetn 0L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir locked right -pinY locked 20R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1360 -y 420 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir m0_bscan right -pinY m0_bscan 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1660 -y 460 -defaultsOSRD -pinDir S_BSCAN left -pinY S_BSCAN 0L -pinDir clk left -pinY clk 40L
preplace inst ila_0 -pg 1 -lvl 1 -x 410 -y 80 -swap {1 0} -defaultsOSRD -pinDir clk right -pinY clk 20R -pinBusDir probe0 right -pinBusY probe0 0R
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 1360 -y 920 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L -pinDir tap_tdo left -pinY tap_tdo 140L
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1660 -y 600 -swap {0 2 1 3} -defaultsOSRD -pinDir clk100 left -pinY clk100 0L -pinDir resetn left -pinY resetn 80L -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 0R
preplace inst counter_0 -pg 1 -lvl 2 -x 980 -y 80 -swap {2 1 0} -defaultsOSRD -pinDir clk100 left -pinY clk100 20L -pinDir resetn right -pinY resetn 20R -pinBusDir dout left -pinBusY dout 0L
preplace netloc netgroup_1 1 3 1 NJ 80
preplace netloc netgroup_2 1 3 2 NJ 920 NJ
preplace netloc netgroup_3 1 4 1 NJ 340
preplace netloc netgroup_4 1 1 4 800J 20 NJ 20 1540J 140 NJ
preplace netloc zynq_ultra_ps_e_pl_clk0 1 1 3 820 160 1140 520 1540
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 NJ 1000 1180 340 NJ
preplace netloc rst_ps8_99M_peripheral_aresetn 1 2 2 1160 680 1540
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 840J 180 1120J 360 N
preplace netloc clk_wiz_0_locked 1 4 1 NJ 360
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 760 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 1060 NJ 1060 NJ
preplace netloc led_gpio_io_o 1 3 1 N 620
preplace netloc heartbeat_0_dout 1 4 1 NJ 600
preplace netloc Net 1 1 1 N 80
preplace netloc axi_smc_M02_AXI 1 2 1 N 420
preplace netloc axi_smc_M00_AXI 1 2 1 N 240
preplace netloc axi_smc_M01_AXI 1 2 1 N 580
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 460
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 240
preplace netloc axi_smc_M03_AXI 1 2 1 N 920
levelinfo -pg 1 0 410 980 1360 1660 1800
pagesize -pg 1 -db -bbox -sgen -120 0 2000 1120
",
   "Grouping and No Loops_ScaleFactor":"0.454464",
   "Grouping and No Loops_TopLeft":"-372,0",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/clk_wiz_0_clk_out1:false|/zynq_ultra_ps_e_pl_resetn0:false|/zynq_ultra_ps_e_pl_clk0:false|/clk_wiz_0_clk_out4:false|/clk_wiz_0_clk_out2:false|/clk_wiz_0_clk_out3:false|/rst_ps8_99M_peripheral_aresetn:false|/zynq_ultra_ps_e_pl_clk1:false|/rst_ps8_99M_peripheral_reset:false|/ZYNQTDO_1:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1290 -y 440 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1290 -y 460 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1290 -y 40 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1290 -y 20 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1290 -y 60 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 260 -y 440 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 920 -y 70 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1160 -y 70 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 920 -y 180 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 650 -y 250 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 920 -y 380 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1160 -y 380 -defaultsOSRD
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 920 -y 280 -defaultsOSRD
preplace netloc axi_smc_M02_AXI 1 2 1 790J 260n
preplace netloc axi_smc_M00_AXI 1 2 1 790 70n
preplace netloc axi_smc_M01_AXI 1 2 1 800J 180n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 80
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 460 NJ 460 NJ 460 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 60
preplace netloc debug_bridge_0_m0_bscan 1 3 1 NJ 380
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 510 250n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 440 NJ 440 NJ 440 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 NJ 280
levelinfo -pg 1 0 260 650 920 1160 1290
pagesize -pg 1 -db -bbox -sgen 0 0 1410 530
",
   "Interfaces View_ScaleFactor":"0.84539",
   "Interfaces View_TopLeft":"0,-35",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1820 -y 160 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1820 -y 180 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1820 -y 280 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1820 -y 300 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1820 -y 320 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1820 -y 340 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1820 -y 360 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1820 -y 940 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1820 -y 980 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1820 -y 960 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1820 -y 780 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 1820 -y 620 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 160 -swap {52 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 40 53 54 55 56 63 58 64 60 61 62 65 59 57} -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 240R -pinDir GMII_ENET1 right -pinY GMII_ENET1 0R -pinDir MDIO_ENET1 right -pinY MDIO_ENET1 20R -pinDir maxihpm0_lpd_aclk right -pinY maxihpm0_lpd_aclk 340R -pinBusDir emio_enet1_tsu_inc_ctrl left -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinDir emio_enet1_tsu_timer_cmp_val right -pinY emio_enet1_tsu_timer_cmp_val 360R -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 300R -pinDir emio_enet1_ext_int_in left -pinY emio_enet1_ext_int_in 20L -pinBusDir emio_enet1_dma_bus_width right -pinBusY emio_enet1_dma_bus_width 320R -pinDir pl_resetn0 right -pinY pl_resetn0 860R -pinDir pl_clk0 right -pinY pl_clk0 280R -pinDir pl_clk1 right -pinY pl_clk1 260R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1340 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1670 -y 60 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst led -pg 1 -lvl 3 -x 1340 -y 600 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 20R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_smc -pg 1 -lvl 2 -x 960 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 200R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 540R -pinDir aclk left -pinY aclk 100L -pinDir aresetn right -pinY aresetn 560R
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1340 -y 760 -swap {0 4 1 2 3 7 8 6 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 20R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1670 -y 280 -swap {1 0 2 3 4 5 6} -defaultsOSRD -pinDir resetn left -pinY resetn 80L -pinDir clk_in1 left -pinY clk_in1 60L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir clk_out2 right -pinY clk_out2 20R -pinDir clk_out3 right -pinY clk_out3 40R -pinDir clk_out4 right -pinY clk_out4 60R -pinDir locked right -pinY locked 80R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1340 -y 420 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir m0_bscan right -pinY m0_bscan 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1670 -y 460 -defaultsOSRD -pinDir S_BSCAN left -pinY S_BSCAN 0L -pinDir clk left -pinY clk 60L
preplace inst ila_0 -pg 1 -lvl 3 -x 1340 -y 260 -swap {1 0} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 0L
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 1340 -y 940 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23 24 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L -pinDir tap_tdi right -pinY tap_tdi 0R -pinDir tap_tdo left -pinY tap_tdo 140L -pinDir tap_tms right -pinY tap_tms 20R -pinDir tap_tck right -pinY tap_tck 40R
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1670 -y 620 -swap {0 2 1 3} -defaultsOSRD -pinDir clk100 left -pinY clk100 0L -pinDir resetn left -pinY resetn 80L -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 0R
preplace inst counter_0 -pg 1 -lvl 2 -x 960 -y 240 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir resetn right -pinY resetn 0R -pinBusDir dout right -pinBusY dout 20R
preplace netloc zynq_ultra_ps_e_pl_clk0 1 1 3 800 320 1120 520 1540
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 NJ 1020 1160 540 1520
preplace netloc rst_ps8_99M_peripheral_aresetn 1 2 2 1140 700 1520
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 820J 340 NJ 340 N
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 280
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 300
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 320
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 340
preplace netloc clk_wiz_0_locked 1 4 1 NJ 360
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 780 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 1080 NJ 1080 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 2 NJ 940 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 2 NJ 980 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 2 NJ 960 NJ
preplace netloc led_gpio_io_o 1 3 1 N 640
preplace netloc heartbeat_0_dout 1 4 1 NJ 620
preplace netloc Net 1 2 1 N 260
preplace netloc axi_smc_M02_AXI 1 2 1 N 420
preplace netloc axi_smc_M00_AXI 1 2 1 1100 60n
preplace netloc axi_smc_M01_AXI 1 2 1 N 600
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 80
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 180 NJ 180 NJ 180 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 60
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 460
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 400
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 160 NJ 160 NJ 160 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 N 940
levelinfo -pg 1 0 410 960 1340 1670 1820
pagesize -pg 1 -db -bbox -sgen -120 0 2020 1140
",
   "No Loops_ScaleFactor":"0.446491",
   "No Loops_TopLeft":"-385,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/clk_wiz_0_clk_out1:true|/zynq_ultra_ps_e_pl_resetn0:true|/zynq_ultra_ps_e_pl_clk0:true|/clk_wiz_0_clk_out4:true|/clk_wiz_0_clk_out2:true|/clk_wiz_0_clk_out3:true|/rst_ps8_99M_peripheral_aresetn:true|/zynq_ultra_ps_e_pl_clk1:true|/rst_ps8_99M_peripheral_reset:true|/ZYNQTDO_1:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1860 -y 740 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1860 -y 760 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1860 -y 500 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1860 -y 520 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1860 -y 540 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1860 -y 560 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1860 -y 580 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1860 -y 820 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1860 -y 860 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1860 -y 840 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1860 -y 640 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 1860 -y 360 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 61 57 62 64 58 65 59 63 60} -defaultsOSRD -pinY M_AXI_HPM0_LPD 0R -pinY GMII_ENET1 180R -pinY MDIO_ENET1 200R -pinY maxihpm0_lpd_aclk 320L -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinY emio_enet1_tsu_timer_cmp_val 260R -pinBusY emio_enet0_enet_tsu_timer_cnt 300R -pinY emio_enet1_ext_int_in 20L -pinBusY emio_enet1_dma_bus_width 320R -pinY pl_resetn0 220R -pinY pl_clk0 280R -pinY pl_clk1 240R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1380 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 48} -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY BRAM_PORTB 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1710 -y 60 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY BRAM_PORTB 20L -pinY rsta_busy 0R -pinY rstb_busy 20R
preplace inst led -pg 1 -lvl 3 -x 1380 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY GPIO.gpio_io_o 20R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst axi_smc -pg 1 -lvl 2 -x 1000 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 137 136} -defaultsOSRD -pinY S00_AXI 500L -pinY M00_AXI 0R -pinY M01_AXI 300R -pinY M02_AXI 140R -pinY M03_AXI 540R -pinY aclk 540L -pinY aresetn 520L
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1380 -y 580 -swap {3 4 0 1 2 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 60L -pinY ext_reset_in 80L -pinY aux_reset_in 0L -pinY mb_debug_sys_rst 20L -pinY dcm_locked 40L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1710 -y 500 -defaultsOSRD -pinY resetn 20L -pinY clk_in1 80L -pinY clk_out1 0R -pinY clk_out2 20R -pinY clk_out3 40R -pinY clk_out4 60R -pinY locked 80R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1380 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 33} -defaultsOSRD -pinY S_AXI 0L -pinY m0_bscan 40R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1710 -y 240 -defaultsOSRD -pinY S_BSCAN 0L -pinY clk 20L
preplace inst ila_0 -pg 1 -lvl 1 -x 410 -y 1020 -defaultsOSRD -pinY clk 0L -pinBusY probe0 20L
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 1380 -y 820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23 24 25} -defaultsOSRD -pinY S_AXI 0L -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY tap_tdi 0R -pinY tap_tdo 120L -pinY tap_tms 20R -pinY tap_tck 40R
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1710 -y 360 -swap {0 2 1 3} -defaultsOSRD -pinY clk100 0L -pinY resetn 40L -pinBusY din 20L -pinBusY dout 0R
preplace inst counter_0 -pg 1 -lvl 2 -x 1000 -y 1000 -defaultsOSRD -pinY clk100 0L -pinY resetn 20L -pinBusY dout 100L
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 960 820 680 1180 300 1560
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 800 700 1200 520 N
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 860 660 1160 460 1560
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 840J 720 NJ 720 1580
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 500
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 520
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 540
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 560
preplace netloc clk_wiz_0_locked 1 4 1 NJ 580
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 NJ 640 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 940 NJ 940 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 2 NJ 820 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 2 NJ 860 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 2 NJ 840 NJ
preplace netloc led_gpio_io_o 1 3 1 N 380
preplace netloc heartbeat_0_dout 1 4 1 NJ 360
preplace netloc Net 1 0 2 20 1100 NJ
preplace netloc axi_smc_M02_AXI 1 2 1 N 200
preplace netloc axi_smc_M00_AXI 1 2 1 N 60
preplace netloc axi_smc_M01_AXI 1 2 1 N 360
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 80
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 60
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 240
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 560
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 1140 600n
levelinfo -pg 1 0 410 1000 1380 1710 1860
pagesize -pg 1 -db -bbox -sgen -120 0 2060 1160
",
   "Reduced Jogs_ScaleFactor":"0.438793",
   "Reduced Jogs_TopLeft":"-390,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1810 -y 680 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1810 -y 700 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1810 -y 520 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1810 -y 540 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1810 -y 560 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1810 -y 580 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1810 -y 600 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 5 -x 1810 -y 830 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 5 -x 1810 -y 870 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 5 -x 1810 -y 850 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 5 -x 1810 -y 660 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 5 -x 1810 -y 390 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 740 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1330 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1660 -y 80 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1330 -y 380 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 980 -y 350 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137} -defaultsOSRD
preplace inst rst_ps8_99M -pg 1 -lvl 3 -x 1330 -y 560 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1660 -y 560 -swap {1 0 2 3 4 5 6} -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1330 -y 220 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1660 -y 230 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 1 -x 410 -y 960 -defaultsOSRD
preplace inst JTAG_bridge_XCVU13P -pg 1 -lvl 3 -x 1330 -y 850 -defaultsOSRD
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1660 -y 390 -swap {0 2 1 3} -defaultsOSRD
preplace inst counter_0 -pg 1 -lvl 2 -x 980 -y 1010 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 890 820 450 1130 300 1510
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 810 650 1150 670 1530J
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 3 840 440 1140 460 1510
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 830 660 NJ 660 1510J
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 520
preplace netloc clk_wiz_0_clk_out2 1 4 1 NJ 540
preplace netloc clk_wiz_0_clk_out3 1 4 1 NJ 560
preplace netloc clk_wiz_0_clk_out4 1 4 1 NJ 580
preplace netloc clk_wiz_0_locked 1 4 1 NJ 600
preplace netloc rst_ps8_99M_peripheral_reset 1 3 2 1520J 660 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 880 NJ 880 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 2 NJ 830 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 2 NJ 870 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 2 NJ 850 NJ
preplace netloc led_gpio_io_o 1 3 1 N 390
preplace netloc heartbeat_0_dout 1 4 1 NJ 390
preplace netloc Net 1 0 2 20 1030 NJ
preplace netloc axi_smc_M02_AXI 1 2 1 1150 200n
preplace netloc axi_smc_M00_AXI 1 2 1 1120 60n
preplace netloc axi_smc_M01_AXI 1 2 1 N 360
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 90
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 700 NJ 700 NJ 700 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 70
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 220
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 800 330n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 680 NJ 680 NJ 680 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 1120 380n
levelinfo -pg 1 0 410 980 1330 1660 1810
pagesize -pg 1 -db -bbox -sgen -120 0 2010 1090
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"1"
}
