<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new_1'" level="0">
<item name = "Date">Fri Apr 28 22:20:36 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S4_1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.198, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8388613, 8388613, 8388613, 8388613, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">8388611, 8388611, 5, 1, 1, 8388608, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 608</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 1092</column>
<column name="Memory">25, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 381, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS4_1_mux_6g8j_x_U27">computeS4_1_mux_6g8j_x, 0, 0, 0, 273</column>
<column name="computeS4_1_mux_6g8j_x_U28">computeS4_1_mux_6g8j_x, 0, 0, 0, 273</column>
<column name="computeS4_1_mux_6g8j_x_U29">computeS4_1_mux_6g8j_x, 0, 0, 0, 273</column>
<column name="computeS4_1_mux_6g8j_x_U30">computeS4_1_mux_6g8j_x, 0, 0, 0, 273</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights21_m_weights_3_U">Conv1DMac_new_1_wibs, 6, 0, 0, 16384, 6, 1, 98304</column>
<column name="weights21_m_weights_2_U">Conv1DMac_new_1_wjbC, 6, 0, 0, 16384, 6, 1, 98304</column>
<column name="weights21_m_weights_1_U">Conv1DMac_new_1_wkbM, 7, 0, 0, 16384, 7, 1, 114688</column>
<column name="weights21_m_weights_s_U">Conv1DMac_new_1_wlbW, 6, 0, 0, 16384, 6, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_3_fu_768_p2">*, 0, 0, 41, 6, 8</column>
<column name="p_Val2_5_fu_698_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_s_56_fu_628_p2">*, 0, 0, 41, 6, 8</column>
<column name="p_Val2_s_fu_558_p2">*, 0, 0, 41, 6, 8</column>
<column name="indvar_flatten_next1_fu_393_p2">+, 0, 0, 31, 1, 24</column>
<column name="indvar_flatten_op_fu_525_p2">+, 0, 0, 23, 16, 1</column>
<column name="macRegisters_0_V_fu_863_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_886_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_906_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_928_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_1_fu_447_p2">+, 0, 0, 15, 1, 7</column>
<column name="p_Val2_2_1_fu_1226_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_2_2_fu_1365_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_2_3_fu_1504_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_2_fu_1087_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_519_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp1_fu_857_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_880_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_900_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_922_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_4_fu_507_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_1_fu_872_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_2_fu_892_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_3_fu_914_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_fu_849_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_3_mid_fu_441_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten1_fu_387_p2">icmp, 0, 0, 18, 24, 25</column>
<column name="exitcond_flatten_fu_399_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="tmp_13_fu_618_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_3_fu_435_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="tmp_40_1_fu_688_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_40_2_fu_758_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_40_3_fu_828_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_6_fu_513_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_17_fu_664_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_1_fu_453_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_22_fu_734_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_28_fu_804_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_7_fu_594_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_531_p3">select, 0, 0, 16, 1, 1</column>
<column name="nm_mid2_fu_495_p3">select, 0, 0, 7, 1, 7</column>
<column name="nm_mid_fu_405_p3">select, 0, 0, 7, 1, 1</column>
<column name="nm_t_mid2_fu_487_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_t_mid_fu_421_p3">select, 0, 0, 6, 1, 1</column>
<column name="sf_mid2_fu_459_p3">select, 0, 0, 9, 1, 1</column>
<column name="tmp_2_mid2_fu_479_p3">select, 0, 0, 14, 1, 14</column>
<column name="tmp_2_mid_fu_413_p3">select, 0, 0, 14, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_429_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten1_reg_311">9, 2, 24, 48</column>
<column name="indvar_flatten_reg_322">9, 2, 16, 32</column>
<column name="macRegisters_0_V_1_fu_230">9, 2, 8, 16</column>
<column name="macRegisters_1_V_1_fu_234">9, 2, 8, 16</column>
<column name="macRegisters_2_V_1_fu_238">9, 2, 8, 16</column>
<column name="macRegisters_3_V_1_fu_242">9, 2, 8, 16</column>
<column name="nm_reg_333">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_344">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten1_reg_1547">1, 0, 1, 0</column>
<column name="indvar_flatten1_reg_311">24, 0, 24, 0</column>
<column name="indvar_flatten_reg_322">16, 0, 16, 0</column>
<column name="macRegisters_0_V_1_fu_230">8, 0, 8, 0</column>
<column name="macRegisters_1_V_1_fu_234">8, 0, 8, 0</column>
<column name="macRegisters_2_V_1_fu_238">8, 0, 8, 0</column>
<column name="macRegisters_3_V_1_fu_242">8, 0, 8, 0</column>
<column name="nm_reg_333">7, 0, 7, 0</column>
<column name="nm_t_mid2_reg_1556">6, 0, 6, 0</column>
<column name="p_Val2_2_1_reg_1673">8, 0, 8, 0</column>
<column name="p_Val2_2_2_reg_1678">8, 0, 8, 0</column>
<column name="p_Val2_2_3_reg_1683">8, 0, 8, 0</column>
<column name="p_Val2_2_reg_1668">8, 0, 8, 0</column>
<column name="sf_reg_344">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_13_reg_1618">1, 0, 1, 0</column>
<column name="tmp_15_reg_1623">7, 0, 7, 0</column>
<column name="tmp_21_reg_1638">8, 0, 8, 0</column>
<column name="tmp_23_reg_1613">1, 0, 1, 0</column>
<column name="tmp_26_reg_1653">7, 0, 7, 0</column>
<column name="tmp_38_reg_1628">1, 0, 1, 0</column>
<column name="tmp_40_1_reg_1633">1, 0, 1, 0</column>
<column name="tmp_40_2_reg_1648">1, 0, 1, 0</column>
<column name="tmp_40_3_reg_1663">1, 0, 1, 0</column>
<column name="tmp_41_reg_1643">1, 0, 1, 0</column>
<column name="tmp_44_reg_1658">1, 0, 1, 0</column>
<column name="tmp_4_reg_1569">14, 0, 14, 0</column>
<column name="tmp_6_reg_1574">1, 0, 1, 0</column>
<column name="tmp_8_reg_1608">7, 0, 7, 0</column>
<column name="exitcond_flatten1_reg_1547">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1556">64, 32, 6, 0</column>
<column name="tmp_6_reg_1574">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new.1, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
