#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d7ede00d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d7ede00ed0 .scope module, "tb" "tb" 3 85;
 .timescale -12 -12;
L_000001d7eddbd6f0 .functor NOT 1, L_000001d7ede577b0, C4<0>, C4<0>, C4<0>;
L_000001d7eddbdd80 .functor XOR 3, L_000001d7ede582f0, L_000001d7ede57350, C4<000>, C4<000>;
L_000001d7eddbd610 .functor XOR 3, L_000001d7eddbdd80, L_000001d7ede58570, C4<000>, C4<000>;
v000001d7eddbcc50_0 .net *"_ivl_10", 2 0, L_000001d7ede58570;  1 drivers
v000001d7eddbc430_0 .net *"_ivl_12", 2 0, L_000001d7eddbd610;  1 drivers
v000001d7eddbccf0_0 .net *"_ivl_2", 2 0, L_000001d7ede56c70;  1 drivers
v000001d7eddbc570_0 .net *"_ivl_4", 2 0, L_000001d7ede582f0;  1 drivers
v000001d7eddbcf70_0 .net *"_ivl_6", 2 0, L_000001d7ede57350;  1 drivers
v000001d7eddbd0b0_0 .net *"_ivl_8", 2 0, L_000001d7eddbdd80;  1 drivers
v000001d7eddbc610_0 .net "aaah_dut", 0 0, v000001d7eddfa290_0;  1 drivers
v000001d7ede57670_0 .net "aaah_ref", 0 0, L_000001d7eddbd760;  1 drivers
v000001d7ede58110_0 .net "areset", 0 0, L_000001d7eddbd450;  1 drivers
v000001d7ede56b30_0 .net "bump_left", 0 0, v000001d7eddf9b10_0;  1 drivers
v000001d7ede56770_0 .net "bump_right", 0 0, v000001d7eddf8e90_0;  1 drivers
v000001d7ede57f30_0 .var "clk", 0 0;
v000001d7ede57a30_0 .net "ground", 0 0, v000001d7eddfa1f0_0;  1 drivers
v000001d7ede56bd0_0 .var/2u "stats1", 287 0;
v000001d7ede57710_0 .var/2u "strobe", 0 0;
v000001d7ede568b0_0 .net "tb_match", 0 0, L_000001d7ede577b0;  1 drivers
v000001d7ede569f0_0 .net "tb_mismatch", 0 0, L_000001d7eddbd6f0;  1 drivers
v000001d7ede57d50_0 .net "walk_left_dut", 0 0, v000001d7eddf97f0_0;  1 drivers
v000001d7ede56a90_0 .net "walk_left_ref", 0 0, L_000001d7ede575d0;  1 drivers
v000001d7ede56950_0 .net "walk_right_dut", 0 0, v000001d7eddbcbb0_0;  1 drivers
v000001d7ede58250_0 .net "walk_right_ref", 0 0, L_000001d7ede57ad0;  1 drivers
v000001d7ede570d0_0 .net "wavedrom_enable", 0 0, v000001d7eddf9cf0_0;  1 drivers
v000001d7ede57cb0_0 .net "wavedrom_title", 511 0, v000001d7eddf8ad0_0;  1 drivers
L_000001d7ede56c70 .concat [ 1 1 1 0], L_000001d7eddbd760, L_000001d7ede57ad0, L_000001d7ede575d0;
L_000001d7ede582f0 .concat [ 1 1 1 0], L_000001d7eddbd760, L_000001d7ede57ad0, L_000001d7ede575d0;
L_000001d7ede57350 .concat [ 1 1 1 0], v000001d7eddfa290_0, v000001d7eddbcbb0_0, v000001d7eddf97f0_0;
L_000001d7ede58570 .concat [ 1 1 1 0], L_000001d7eddbd760, L_000001d7ede57ad0, L_000001d7ede575d0;
L_000001d7ede577b0 .cmp/eeq 3, L_000001d7ede56c70, L_000001d7eddbd610;
S_000001d7ede04be0 .scope module, "good1" "RefModule" 3 138, 4 2 0, S_000001d7ede00ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_000001d7eddfcc20 .param/l "FALLL" 0 4 13, +C4<00000000000000000000000000000010>;
P_000001d7eddfcc58 .param/l "FALLR" 0 4 13, +C4<00000000000000000000000000000011>;
P_000001d7eddfcc90 .param/l "WL" 0 4 13, +C4<00000000000000000000000000000000>;
P_000001d7eddfccc8 .param/l "WR" 0 4 13, +C4<00000000000000000000000000000001>;
L_000001d7eddbd760 .functor OR 1, L_000001d7ede57df0, L_000001d7ede57990, C4<0>, C4<0>;
v000001d7eddf8490_0 .net *"_ivl_0", 31 0, L_000001d7ede56d10;  1 drivers
L_000001d7ee1c0118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7eddfa330_0 .net *"_ivl_11", 29 0, L_000001d7ee1c0118;  1 drivers
L_000001d7ee1c0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d7eddf92f0_0 .net/2u *"_ivl_12", 31 0, L_000001d7ee1c0160;  1 drivers
v000001d7eddf9930_0 .net *"_ivl_16", 31 0, L_000001d7ede57490;  1 drivers
L_000001d7ee1c01a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7eddf99d0_0 .net *"_ivl_19", 29 0, L_000001d7ee1c01a8;  1 drivers
L_000001d7ee1c01f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001d7eddfa010_0 .net/2u *"_ivl_20", 31 0, L_000001d7ee1c01f0;  1 drivers
v000001d7eddf9ed0_0 .net *"_ivl_22", 0 0, L_000001d7ede57df0;  1 drivers
v000001d7eddf9890_0 .net *"_ivl_24", 31 0, L_000001d7ede57b70;  1 drivers
L_000001d7ee1c0238 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7eddf85d0_0 .net *"_ivl_27", 29 0, L_000001d7ee1c0238;  1 drivers
L_000001d7ee1c0280 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001d7eddf9070_0 .net/2u *"_ivl_28", 31 0, L_000001d7ee1c0280;  1 drivers
L_000001d7ee1c0088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7eddf9bb0_0 .net *"_ivl_3", 29 0, L_000001d7ee1c0088;  1 drivers
v000001d7eddf8d50_0 .net *"_ivl_30", 0 0, L_000001d7ede57990;  1 drivers
L_000001d7ee1c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d7eddf8f30_0 .net/2u *"_ivl_4", 31 0, L_000001d7ee1c00d0;  1 drivers
v000001d7eddf8fd0_0 .net *"_ivl_8", 31 0, L_000001d7ede573f0;  1 drivers
v000001d7eddf9e30_0 .net "aaah", 0 0, L_000001d7eddbd760;  alias, 1 drivers
v000001d7eddf8c10_0 .net "areset", 0 0, L_000001d7eddbd450;  alias, 1 drivers
v000001d7eddfa0b0_0 .net "bump_left", 0 0, v000001d7eddf9b10_0;  alias, 1 drivers
v000001d7eddf9750_0 .net "bump_right", 0 0, v000001d7eddf8e90_0;  alias, 1 drivers
v000001d7eddf8670_0 .net "clk", 0 0, v000001d7ede57f30_0;  1 drivers
v000001d7eddf8530_0 .net "ground", 0 0, v000001d7eddfa1f0_0;  alias, 1 drivers
v000001d7eddf8df0_0 .var "next", 1 0;
v000001d7eddfa150_0 .var "state", 1 0;
v000001d7eddf8850_0 .net "walk_left", 0 0, L_000001d7ede575d0;  alias, 1 drivers
v000001d7eddf9d90_0 .net "walk_right", 0 0, L_000001d7ede57ad0;  alias, 1 drivers
E_000001d7eddf7710 .event posedge, v000001d7eddf8c10_0, v000001d7eddf8670_0;
E_000001d7eddf7a50 .event edge, v000001d7eddfa150_0, v000001d7eddf8530_0, v000001d7eddfa0b0_0, v000001d7eddf9750_0;
L_000001d7ede56d10 .concat [ 2 30 0 0], v000001d7eddfa150_0, L_000001d7ee1c0088;
L_000001d7ede575d0 .cmp/eq 32, L_000001d7ede56d10, L_000001d7ee1c00d0;
L_000001d7ede573f0 .concat [ 2 30 0 0], v000001d7eddfa150_0, L_000001d7ee1c0118;
L_000001d7ede57ad0 .cmp/eq 32, L_000001d7ede573f0, L_000001d7ee1c0160;
L_000001d7ede57490 .concat [ 2 30 0 0], v000001d7eddfa150_0, L_000001d7ee1c01a8;
L_000001d7ede57df0 .cmp/eq 32, L_000001d7ede57490, L_000001d7ee1c01f0;
L_000001d7ede57b70 .concat [ 2 30 0 0], v000001d7eddfa150_0, L_000001d7ee1c0238;
L_000001d7ede57990 .cmp/eq 32, L_000001d7ede57b70, L_000001d7ee1c0280;
S_000001d7eddd8240 .scope module, "stim1" "stimulus_gen" 3 131, 3 6 0, S_000001d7ede00ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_000001d7eddbd450 .functor BUFZ 1, v000001d7eddf9390_0, C4<0>, C4<0>, C4<0>;
v000001d7eddf9a70_0 .net "areset", 0 0, L_000001d7eddbd450;  alias, 1 drivers
v000001d7eddf9b10_0 .var "bump_left", 0 0;
v000001d7eddf8e90_0 .var "bump_right", 0 0;
v000001d7eddf9c50_0 .net "clk", 0 0, v000001d7ede57f30_0;  alias, 1 drivers
v000001d7eddfa1f0_0 .var "ground", 0 0;
v000001d7eddf9390_0 .var "reset", 0 0;
v000001d7eddf8710_0 .net "tb_match", 0 0, L_000001d7ede577b0;  alias, 1 drivers
v000001d7eddf9cf0_0 .var "wavedrom_enable", 0 0;
v000001d7eddf8ad0_0 .var "wavedrom_title", 511 0;
E_000001d7eddf6950/0 .event negedge, v000001d7eddf8670_0;
E_000001d7eddf6950/1 .event posedge, v000001d7eddf8670_0;
E_000001d7eddf6950 .event/or E_000001d7eddf6950/0, E_000001d7eddf6950/1;
S_000001d7eddd83d0 .scope task, "reset_test" "reset_test" 3 19, 3 19 0, S_000001d7eddd8240;
 .timescale -12 -12;
v000001d7eddf88f0_0 .var/2u "arfail", 0 0;
v000001d7eddf91b0_0 .var "async", 0 0;
v000001d7eddf9f70_0 .var/2u "datafail", 0 0;
v000001d7eddf9430_0 .var/2u "srfail", 0 0;
E_000001d7eddf6e50 .event posedge, v000001d7eddf8670_0;
E_000001d7eddf6cd0 .event negedge, v000001d7eddf8670_0;
TD_tb.stim1.reset_test ;
    %wait E_000001d7eddf6e50;
    %wait E_000001d7eddf6e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9390_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6e50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001d7eddf6cd0;
    %load/vec4 v000001d7eddf8710_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d7eddf9f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddf9390_0, 0;
    %wait E_000001d7eddf6e50;
    %load/vec4 v000001d7eddf8710_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d7eddf88f0_0, 0, 1;
    %wait E_000001d7eddf6e50;
    %load/vec4 v000001d7eddf8710_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d7eddf9430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9390_0, 0;
    %load/vec4 v000001d7eddf9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 33 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d7eddf88f0_0;
    %load/vec4 v000001d7eddf91b0_0;
    %load/vec4 v000001d7eddf9f70_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d7eddf91b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 35 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001d7eddd8560 .scope task, "wavedrom_start" "wavedrom_start" 3 46, 3 46 0, S_000001d7eddd8240;
 .timescale -12 -12;
v000001d7eddf8cb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001d7eddcbd40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 49, 3 49 0, S_000001d7eddd8240;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001d7eddcbed0 .scope module, "top_module1" "TopModule" 3 148, 5 3 0, S_000001d7ede00ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
v000001d7eddf94d0_0 .net "aaah", 0 0, v000001d7eddfa290_0;  alias, 1 drivers
v000001d7eddfa290_0 .var "aaah_reg", 0 0;
v000001d7eddf9110_0 .net "areset", 0 0, L_000001d7eddbd450;  alias, 1 drivers
v000001d7eddf87b0_0 .net "bump_left", 0 0, v000001d7eddf9b10_0;  alias, 1 drivers
v000001d7eddf9570_0 .net "bump_right", 0 0, v000001d7eddf8e90_0;  alias, 1 drivers
v000001d7eddf8a30_0 .net "clk", 0 0, v000001d7ede57f30_0;  alias, 1 drivers
v000001d7eddf9250_0 .net "ground", 0 0, v000001d7eddfa1f0_0;  alias, 1 drivers
v000001d7eddf9610_0 .var "state", 0 0;
v000001d7eddf96b0_0 .net "walk_left", 0 0, v000001d7eddf97f0_0;  alias, 1 drivers
v000001d7eddf97f0_0 .var "walk_left_reg", 0 0;
v000001d7eddbc930_0 .net "walk_right", 0 0, v000001d7eddbcbb0_0;  alias, 1 drivers
v000001d7eddbcbb0_0 .var "walk_right_reg", 0 0;
S_000001d7eddcc060 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 160, 3 160 0, S_000001d7ede00ed0;
 .timescale -12 -12;
E_000001d7eddf6f10 .event edge, v000001d7ede57710_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001d7ede57710_0;
    %nor/r;
    %assign/vec4 v000001d7ede57710_0, 0;
    %wait E_000001d7eddf6f10;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001d7eddd8240;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddf9390_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001d7eddfa1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d7eddf91b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001d7eddd83d0;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6e50;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001d7eddfa1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6e50;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001d7eddfa1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6e50;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001d7eddfa1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6e50;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001d7eddfa1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6e50;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d7eddcbd40;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddf9390_0, 0;
    %wait E_000001d7eddf6e50;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d7eddf6950;
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %vpi_func 3 75 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001d7eddf9b10_0, 0;
    %assign/vec4 v000001d7eddf8e90_0, 0;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v000001d7eddfa1f0_0, 0;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001d7eddf9390_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d7ede04be0;
T_5 ;
Ewait_0 .event/or E_000001d7eddf7a50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001d7eddfa150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001d7eddf8530_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v000001d7eddfa0b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v000001d7eddf8df0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001d7eddf8530_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v000001d7eddf9750_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v000001d7eddf8df0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001d7eddf8530_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v000001d7eddf8df0_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001d7eddf8530_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v000001d7eddf8df0_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d7ede04be0;
T_6 ;
    %wait E_000001d7eddf7710;
    %load/vec4 v000001d7eddf8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d7eddfa150_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d7eddf8df0_0;
    %assign/vec4 v000001d7eddfa150_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d7eddcbed0;
T_7 ;
    %wait E_000001d7eddf7710;
    %load/vec4 v000001d7eddf9110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d7eddf9610_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddf97f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddbcbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddfa290_0, 0;
    %load/vec4 v000001d7eddf87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v000001d7eddf9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000001d7eddf9250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
T_7.11 ;
T_7.10 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf97f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddbcbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddfa290_0, 0;
    %load/vec4 v000001d7eddf87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v000001d7eddf9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v000001d7eddf9250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
T_7.17 ;
T_7.16 ;
T_7.14 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddf97f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7eddbcbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7eddfa290_0, 0;
    %load/vec4 v000001d7eddf9250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.19, 4;
    %load/vec4 v000001d7eddf97f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %pad/s 1;
    %assign/vec4 v000001d7eddf9610_0, 0;
T_7.19 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d7ede00ed0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7ede57f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7ede57710_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001d7ede00ed0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001d7ede57f30_0;
    %inv;
    %store/vec4 v000001d7ede57f30_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001d7ede00ed0;
T_10 ;
    %vpi_call/w 3 123 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 124 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d7eddf9c50_0, v000001d7ede569f0_0, v000001d7ede57f30_0, v000001d7ede58110_0, v000001d7ede56b30_0, v000001d7ede56770_0, v000001d7ede57a30_0, v000001d7ede56a90_0, v000001d7ede57d50_0, v000001d7ede58250_0, v000001d7ede56950_0, v000001d7ede57670_0, v000001d7eddbc610_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d7ede00ed0;
T_11 ;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", &PV<v000001d7ede56bd0_0, 192, 32>, &PV<v000001d7ede56bd0_0, 160, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", &PV<v000001d7ede56bd0_0, 128, 32>, &PV<v000001d7ede56bd0_0, 96, 32> {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", &PV<v000001d7ede56bd0_0, 64, 32>, &PV<v000001d7ede56bd0_0, 32, 32> {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001d7ede56bd0_0, 256, 32>, &PV<v000001d7ede56bd0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", &PV<v000001d7ede56bd0_0, 256, 32>, &PV<v000001d7ede56bd0_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_000001d7ede00ed0;
T_12 ;
    %wait E_000001d7eddf6950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d7ede56bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
    %load/vec4 v000001d7ede568b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d7ede56bd0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.0 ;
    %load/vec4 v000001d7ede56a90_0;
    %load/vec4 v000001d7ede56a90_0;
    %load/vec4 v000001d7ede57d50_0;
    %xor;
    %load/vec4 v000001d7ede56a90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.6 ;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.4 ;
    %load/vec4 v000001d7ede58250_0;
    %load/vec4 v000001d7ede58250_0;
    %load/vec4 v000001d7ede56950_0;
    %xor;
    %load/vec4 v000001d7ede58250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 196 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.10 ;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.8 ;
    %load/vec4 v000001d7ede57670_0;
    %load/vec4 v000001d7ede57670_0;
    %load/vec4 v000001d7eddbc610_0;
    %xor;
    %load/vec4 v000001d7ede57670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 199 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.14 ;
    %load/vec4 v000001d7ede56bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d7ede56bd0_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d7ede00ed0;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 207 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 208 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob142_lemmings2_test.sv";
    "dataset_code-complete-iccad2023/Prob142_lemmings2_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob142_lemmings2/Prob142_lemmings2_sample01.sv";
