-- VHDL for IBM SMS ALD page 42.10.01.1
-- Title: CONSOLE ASSEMBLY 1 BIT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/25/2020 10:17:51 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_42_10_01_1_CONSOLE_ASSEMBLY_1_BIT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASSEMBLY_CH_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_24_POS:	 in STD_LOGIC;
		PS_CONS_ADDR_REG_EXIT_GATE:	 in STD_LOGIC;
		PS_AR_EXIT_CH_1_BIT:	 in STD_LOGIC;
		PS_E_CH_U_SEL_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_26_POS:	 in STD_LOGIC;
		PS_OP_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_19_POS:	 in STD_LOGIC;
		PS_E_CH_UNIT_NU_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_27_POS:	 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_20_POS:	 in STD_LOGIC;
		PS_F_CH_U_SEL_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_28_POS:	 in STD_LOGIC;
		PS_A_DATA_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_22_POS:	 in STD_LOGIC;
		PS_F_CH_UNIT_NU_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_MX_29_POS:	 in STD_LOGIC;
		PS_B_CH_1_BIT:	 in STD_LOGIC;
		PS_CONS_B_DATA_CH_GATE:	 in STD_LOGIC;
		PS_E2_REG_1_BIT:	 in STD_LOGIC;
		PS_CONS_E2_REG_GATE:	 in STD_LOGIC;
		MS_SPECIAL_CHAR_A_C_E_I:	 in STD_LOGIC;
		MS_SPECIAL_CHAR_R:	 in STD_LOGIC;
		MS_SPECIAL_CHAR_POUND:	 in STD_LOGIC;
		PS_CONSOLE_OUTPUT_1_BIT:	 out STD_LOGIC);
end ALD_42_10_01_1_CONSOLE_ASSEMBLY_1_BIT;

architecture behavioral of ALD_42_10_01_1_CONSOLE_ASSEMBLY_1_BIT is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_E: STD_LOGIC;
	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(PS_CONS_ADDR_REG_EXIT_GATE AND PS_AR_EXIT_CH_1_BIT );
	OUT_4B_E <= NOT(OUT_5B_NoPin AND OUT_5C_NoPin );
	OUT_3B_NoPin <= NOT(PS_ASSEMBLY_CH_1_BIT AND PS_CONS_MX_24_POS );
	OUT_5C_NoPin <= NOT(PS_OP_REG_1_BIT AND PS_CONS_MX_19_POS );
	OUT_3C_NoPin <= NOT(PS_E_CH_U_SEL_REG_1_BIT AND PS_CONS_MX_26_POS );
	OUT_2C_F <= NOT(OUT_3B_NoPin AND OUT_3C_NoPin AND OUT_3D_NoPin );
	OUT_1C_C <= OUT_DOT_2C;
	OUT_5D_NoPin <= NOT(PS_OP_MOD_REG_1_BIT AND PS_CONS_MX_20_POS );
	OUT_3D_NoPin <= NOT(PS_E_CH_UNIT_NU_REG_1_BIT AND PS_CONS_MX_27_POS );
	OUT_5E_NoPin <= NOT(PS_A_DATA_REG_1_BIT AND PS_CONS_MX_22_POS );
	OUT_4E_F <= NOT(OUT_5D_NoPin AND OUT_5E_NoPin AND OUT_5F_NoPin );
	OUT_3E_NoPin <= NOT(PS_F_CH_U_SEL_REG_1_BIT AND PS_CONS_MX_28_POS );
	OUT_5F_NoPin <= NOT(PS_B_CH_1_BIT AND PS_CONS_B_DATA_CH_GATE );
	OUT_3F_NoPin <= NOT(PS_F_CH_UNIT_NU_REG_1_BIT AND PS_CONS_MX_29_POS );
	OUT_2F_F <= NOT(OUT_3E_NoPin AND OUT_3F_NoPin AND OUT_3G_NoPin );
	OUT_3G_NoPin <= NOT(PS_E2_REG_1_BIT AND PS_CONS_E2_REG_GATE );
	OUT_4H_E <= NOT(MS_SPECIAL_CHAR_A_C_E_I AND MS_SPECIAL_CHAR_R AND MS_SPECIAL_CHAR_POUND );
	OUT_DOT_2C <= OUT_4B_E OR OUT_2C_F OR OUT_4E_F OR OUT_2F_F OR OUT_4H_E;

	PS_CONSOLE_OUTPUT_1_BIT <= OUT_1C_C;


end;
