# Level-1(Day-1): Introduction to Verilog RTL design and Synthesis

## List of Objectives

- :book: <b>Learning Objective-1:</b> [Introduction to iverilog simulaor](#book-Introduction-to-iverilog-simulator)
- :dart: <b>Practiccal Objective-1:</b> [Lab using iverilog and gtkwave](#dart-Lab-using-iverilog-and-gtkwave)
   - :microscope: <b>Lab-1:</b>
   - :microscope: <b>Lab-2:</b>
- :book: <b>Learning Objective-2:</b> [Introduction to Yosys and Logic synthesis](#book-Introduction-to-Yosys-and-Logic-synthesis)
- :dart: <b>Practical Objective-2:</b> [Labs using Yosys and SKY130 PDK](#dart-Labs-using-Yosys-and-SKY130-PDK)
    - :microscope: <b>Lab-3:</b>

## :book: Introduction to iverilog simulator

### :bulb: Simulator
 - RTL design is checked for matching with the specification by simulating the design.The tool used for simulation is known as simulator.
 
---
### :bulb: Design

---
### :bulb: Testbench
---
### :bulb: How Simulator Works
---
### :bulb: Iverilog Based simulation flow
