0.6
2019.2
Nov  6 2019
21:42:20
/home/cr1tterp0wer/CSC340Lab3/CSC340Lab3.srcs/sources_1/new/myAnd.v,1582491839,verilog,,/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sim_1/new/multiplier4by3TEST.v,,myAnd,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sim_1/new/adder8bitTEST.v,1583738057,verilog,,,,adder8bitTEST,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sim_1/new/multiplier4by3TEST.v,1583755478,verilog,,,,multiplier4by3TEST,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/adder8bit.v,1583738215,verilog,,/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/fulladder.v,,adder8bit,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/fulladder.v,1583721188,verilog,,/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/halfadder.v,,fulladder,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/halfadder.v,1583753363,verilog,,/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/multiplier4by3.v,,halfadder,,,,,,,,
/home/cr1tterp0wer/CSC340Lab5/CSC340Lab5.srcs/sources_1/new/multiplier4by3.v,1583753550,verilog,,/home/cr1tterp0wer/CSC340Lab3/CSC340Lab3.srcs/sources_1/new/myAnd.v,,multiplier4by3,,,,,,,,
