// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pFFT_positCos (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_sign,
        x_isZero,
        x_regime,
        x_exponent,
        x_mantissa,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] x_sign;
input  [0:0] x_isZero;
input  [5:0] x_regime;
input  [0:0] x_exponent;
input  [29:0] x_mantissa;
output  [0:0] ap_return_0;
output  [0:0] ap_return_1;
output  [5:0] ap_return_2;
output  [0:0] ap_return_3;
output  [29:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
reg   [29:0] x_mantissa_read_reg_885;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] x_exponent_read_reg_890;
reg   [5:0] x_regime_read_reg_895;
wire   [0:0] x_isZero_read_read_fu_92_p2;
reg   [0:0] x_isZero_read_reg_900;
reg   [0:0] x_isZero_read_reg_900_pp0_iter1_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter2_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter3_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter4_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter5_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter6_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter7_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter8_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter9_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter10_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter11_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter12_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter13_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter14_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter15_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter16_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter17_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter18_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter19_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter20_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter21_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter22_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter23_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter24_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter25_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter26_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter27_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter28_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter29_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter30_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter31_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter32_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter33_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter34_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter35_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter36_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter37_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter38_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter39_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter40_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter41_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter42_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter43_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter44_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter45_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter46_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter47_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter48_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter49_reg;
reg   [0:0] x_isZero_read_reg_900_pp0_iter50_reg;
reg   [0:0] x_sign_read_reg_904;
reg   [0:0] y_isZero_reg_909;
reg   [0:0] y_isZero_reg_909_pp0_iter27_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter28_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter29_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter30_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter31_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter32_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter33_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter34_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter35_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter36_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter37_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter38_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter39_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter40_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter41_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter42_reg;
reg   [0:0] y_isZero_reg_909_pp0_iter43_reg;
reg   [0:0] negate_reg_922;
reg   [0:0] negate_reg_922_pp0_iter27_reg;
reg   [0:0] negate_reg_922_pp0_iter28_reg;
reg   [0:0] negate_reg_922_pp0_iter29_reg;
reg   [0:0] negate_reg_922_pp0_iter30_reg;
reg   [0:0] negate_reg_922_pp0_iter31_reg;
reg   [0:0] negate_reg_922_pp0_iter32_reg;
reg   [0:0] negate_reg_922_pp0_iter33_reg;
reg   [0:0] negate_reg_922_pp0_iter34_reg;
reg   [0:0] negate_reg_922_pp0_iter35_reg;
reg   [0:0] negate_reg_922_pp0_iter36_reg;
reg   [0:0] negate_reg_922_pp0_iter37_reg;
reg   [0:0] negate_reg_922_pp0_iter38_reg;
reg   [0:0] negate_reg_922_pp0_iter39_reg;
reg   [0:0] negate_reg_922_pp0_iter40_reg;
reg   [0:0] negate_reg_922_pp0_iter41_reg;
reg   [0:0] negate_reg_922_pp0_iter42_reg;
reg   [0:0] negate_reg_922_pp0_iter43_reg;
reg   [0:0] negate_reg_922_pp0_iter44_reg;
reg   [0:0] negate_reg_922_pp0_iter45_reg;
reg   [0:0] negate_reg_922_pp0_iter46_reg;
reg   [0:0] negate_reg_922_pp0_iter47_reg;
reg   [0:0] negate_reg_922_pp0_iter48_reg;
reg   [0:0] negate_reg_922_pp0_iter49_reg;
reg   [0:0] negate_reg_922_pp0_iter50_reg;
wire   [5:0] regime_3_fu_370_p3;
reg   [5:0] regime_3_reg_926;
wire   [29:0] select_ln820_5_fu_378_p3;
reg   [29:0] select_ln820_5_reg_933;
reg   [29:0] select_ln820_5_reg_933_pp0_iter27_reg;
wire   [29:0] mantissa_16_fu_392_p3;
reg   [29:0] mantissa_16_reg_939;
reg   [29:0] mantissa_16_reg_939_pp0_iter27_reg;
wire   [5:0] select_ln820_fu_417_p3;
reg   [5:0] select_ln820_reg_945;
wire  signed [5:0] regime_10_fu_429_p3;
reg  signed [5:0] regime_10_reg_950;
wire   [59:0] zext_ln748_2_fu_437_p1;
reg   [59:0] zext_ln748_2_reg_956;
wire   [29:0] mantissa_17_fu_562_p3;
reg   [29:0] mantissa_17_reg_961;
reg   [29:0] mantissa_17_reg_961_pp0_iter28_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter29_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter30_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter31_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter32_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter33_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter34_reg;
reg   [29:0] mantissa_17_reg_961_pp0_iter35_reg;
wire   [5:0] sf_in_fu_569_p2;
reg   [5:0] sf_in_reg_967;
wire  signed [5:0] result_regime_11_fu_603_p3;
reg  signed [5:0] result_regime_11_reg_972;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter28_reg;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter29_reg;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter30_reg;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter31_reg;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter32_reg;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter33_reg;
reg  signed [5:0] result_regime_11_reg_972_pp0_iter34_reg;
reg   [5:0] result_regime_11_reg_972_pp0_iter35_reg;
wire   [29:0] mantissa_18_fu_736_p3;
reg   [29:0] mantissa_18_reg_979;
reg   [29:0] mantissa_18_reg_979_pp0_iter29_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter30_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter31_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter32_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter33_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter34_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter35_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter36_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter37_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter38_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter39_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter40_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter41_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter42_reg;
reg   [29:0] mantissa_18_reg_979_pp0_iter43_reg;
wire   [5:0] result_regime_fu_771_p3;
reg   [5:0] result_regime_reg_984;
reg   [5:0] result_regime_reg_984_pp0_iter29_reg;
reg   [5:0] result_regime_reg_984_pp0_iter30_reg;
reg   [5:0] result_regime_reg_984_pp0_iter31_reg;
reg   [5:0] result_regime_reg_984_pp0_iter32_reg;
reg   [5:0] result_regime_reg_984_pp0_iter33_reg;
reg   [5:0] result_regime_reg_984_pp0_iter34_reg;
reg   [5:0] result_regime_reg_984_pp0_iter35_reg;
reg   [5:0] result_regime_reg_984_pp0_iter36_reg;
reg   [5:0] result_regime_reg_984_pp0_iter37_reg;
reg   [5:0] result_regime_reg_984_pp0_iter38_reg;
reg   [5:0] result_regime_reg_984_pp0_iter39_reg;
reg   [5:0] result_regime_reg_984_pp0_iter40_reg;
reg   [5:0] result_regime_reg_984_pp0_iter41_reg;
reg   [5:0] result_regime_reg_984_pp0_iter42_reg;
reg   [5:0] result_regime_reg_984_pp0_iter43_reg;
reg   [0:0] result_sign_reg_989;
reg   [0:0] result_isZero_reg_994;
reg   [5:0] result_regime_12_reg_999;
reg   [0:0] result_exponent_reg_1004;
reg   [29:0] result_mantissa_reg_1009;
reg   [0:0] x_sign_69_reg_1014;
reg   [0:0] x_isZero_70_reg_1019;
reg   [5:0] x_regime_71_reg_1024;
reg   [0:0] x_exponent_72_reg_1029;
reg   [29:0] x_mantissa_73_reg_1034;
wire    grp_pReduceAngle_fu_169_ap_start;
wire    grp_pReduceAngle_fu_169_ap_done;
wire    grp_pReduceAngle_fu_169_ap_idle;
wire    grp_pReduceAngle_fu_169_ap_ready;
wire   [0:0] grp_pReduceAngle_fu_169_ap_return_0;
wire   [5:0] grp_pReduceAngle_fu_169_ap_return_1;
wire   [0:0] grp_pReduceAngle_fu_169_ap_return_2;
wire   [29:0] grp_pReduceAngle_fu_169_ap_return_3;
wire   [0:0] grp_pReduceAngle_fu_169_ap_return_4;
wire    grp_positAdd_fu_177_ap_start;
wire    grp_positAdd_fu_177_ap_done;
wire    grp_positAdd_fu_177_ap_idle;
wire    grp_positAdd_fu_177_ap_ready;
wire   [0:0] grp_positAdd_fu_177_ap_return_0;
wire   [0:0] grp_positAdd_fu_177_ap_return_1;
wire   [5:0] grp_positAdd_fu_177_ap_return_2;
wire   [0:0] grp_positAdd_fu_177_ap_return_3;
wire   [29:0] grp_positAdd_fu_177_ap_return_4;
wire    grp_positAdd_fu_198_ap_start;
wire    grp_positAdd_fu_198_ap_done;
wire    grp_positAdd_fu_198_ap_idle;
wire    grp_positAdd_fu_198_ap_ready;
wire   [0:0] grp_positAdd_fu_198_ap_return_0;
wire   [0:0] grp_positAdd_fu_198_ap_return_1;
wire   [5:0] grp_positAdd_fu_198_ap_return_2;
wire   [0:0] grp_positAdd_fu_198_ap_return_3;
wire   [29:0] grp_positAdd_fu_198_ap_return_4;
wire    grp_positAdd_fu_214_ap_start;
wire    grp_positAdd_fu_214_ap_done;
wire    grp_positAdd_fu_214_ap_idle;
wire    grp_positAdd_fu_214_ap_ready;
wire   [0:0] grp_positAdd_fu_214_ap_return_0;
wire   [0:0] grp_positAdd_fu_214_ap_return_1;
wire   [5:0] grp_positAdd_fu_214_ap_return_2;
wire   [0:0] grp_positAdd_fu_214_ap_return_3;
wire   [29:0] grp_positAdd_fu_214_ap_return_4;
reg   [0:0] ap_phi_mux_agg_result_01_1_phi_fu_108_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter2_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter3_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter4_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter5_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter6_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter7_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter8_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter9_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter10_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter11_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter12_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter13_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter14_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter15_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter16_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter17_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter18_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter19_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter20_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter21_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter22_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter23_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter24_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter25_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter26_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter27_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter28_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter29_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter30_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter31_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter32_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter33_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter34_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter35_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter36_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter37_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter38_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter39_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter40_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter41_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter42_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter43_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter44_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter45_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter46_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter47_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter48_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter49_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter50_agg_result_01_1_reg_104;
reg   [0:0] ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104;
wire   [0:0] negated_posit_sign_fu_848_p2;
reg   [0:0] ap_phi_mux_agg_result_12_1_phi_fu_121_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter2_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter3_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter4_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter5_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter6_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter7_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter8_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter9_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter10_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter11_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter12_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter13_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter14_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter15_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter16_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter17_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter18_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter19_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter20_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter21_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter22_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter23_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter24_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter25_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter26_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter27_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter28_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter29_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter30_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter31_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter32_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter33_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter34_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter35_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter36_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter37_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter38_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter39_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter40_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter41_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter42_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter43_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter44_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter45_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter46_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter47_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter48_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter49_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter50_agg_result_12_1_reg_117;
reg   [0:0] ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117;
reg   [5:0] ap_phi_mux_agg_result_3_1_phi_fu_134_p6;
wire   [5:0] ap_phi_reg_pp0_iter0_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter2_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter3_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter4_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter5_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter6_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter7_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter8_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter9_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter10_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter11_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter12_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter13_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter14_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter15_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter16_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter17_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter18_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter19_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter20_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter21_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter22_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter23_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter24_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter25_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter26_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter27_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter28_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter29_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter30_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter31_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter32_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter33_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter34_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter35_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter36_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter37_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter38_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter39_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter40_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter41_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter42_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter43_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter44_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter45_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter46_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter47_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter48_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter49_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter50_agg_result_3_1_reg_130;
reg   [5:0] ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130;
reg   [0:0] ap_phi_mux_agg_result_4_1_phi_fu_147_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter2_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter3_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter4_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter5_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter6_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter7_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter8_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter9_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter10_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter11_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter12_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter13_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter14_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter15_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter16_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter17_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter18_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter19_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter20_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter21_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter22_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter23_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter24_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter25_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter26_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter27_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter28_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter29_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter30_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter31_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter32_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter33_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter34_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter35_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter36_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter37_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter38_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter39_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter40_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter41_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter42_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter43_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter44_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter45_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter46_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter47_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter48_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter49_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter50_agg_result_4_1_reg_143;
reg   [0:0] ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143;
reg   [29:0] ap_phi_mux_agg_result_5_1_phi_fu_160_p6;
wire   [29:0] ap_phi_reg_pp0_iter0_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter2_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter3_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter4_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter5_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter6_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter7_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter8_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter9_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter10_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter11_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter12_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter13_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter14_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter15_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter16_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter17_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter18_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter19_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter20_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter21_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter22_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter23_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter24_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter25_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter26_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter27_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter28_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter29_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter30_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter31_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter32_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter33_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter34_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter35_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter36_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter37_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter38_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter39_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter40_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter41_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter42_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter43_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter44_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter45_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter46_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter47_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter48_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter49_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter50_agg_result_5_1_reg_156;
reg   [29:0] ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156;
reg    grp_pReduceAngle_fu_169_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp59;
reg    grp_positAdd_fu_177_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp171;
reg    grp_positAdd_fu_198_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp184;
reg    grp_positAdd_fu_214_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp197;
wire   [29:0] mant_fu_230_p0;
wire   [59:0] zext_ln748_fu_262_p1;
wire   [29:0] mant_fu_230_p1;
wire    ap_block_pp0_stage0;
wire   [29:0] mant_1_fu_234_p0;
wire   [29:0] mant_1_fu_234_p1;
wire   [29:0] mant_2_fu_238_p0;
wire   [29:0] mant_2_fu_238_p1;
wire   [1:0] add_ln757_3_fu_276_p3;
wire   [6:0] zext_ln757_fu_284_p1;
wire   [6:0] add_ln_fu_268_p3;
wire   [6:0] sf_r_fu_288_p2;
wire   [1:0] tmp_i_fu_298_p3;
wire   [59:0] mant_fu_230_p2;
wire   [4:0] tmp_fu_320_p4;
wire   [0:0] ovf_fu_312_p3;
wire   [5:0] sf_r_4_fu_330_p3;
wire   [5:0] trunc_ln734_fu_294_p1;
wire   [29:0] mantissa_fu_338_p3;
wire   [29:0] mantissa_5_fu_346_p3;
wire   [0:0] icmp_ln771_fu_306_p2;
wire   [5:0] sf_r_11_fu_354_p3;
wire   [0:0] or_ln820_2_fu_386_p2;
wire   [29:0] mantissa_6_fu_362_p3;
wire   [0:0] icmp_ln804_fu_405_p2;
wire   [0:0] icmp_ln803_fu_400_p2;
wire   [0:0] or_ln820_fu_424_p2;
wire   [5:0] select_ln804_fu_410_p3;
wire   [1:0] tmp_i6_fu_452_p4;
wire   [59:0] mant_1_fu_234_p2;
wire   [4:0] trunc_ln734_1_fu_442_p1;
wire   [0:0] ovf_1_fu_468_p3;
wire   [5:0] sf_r_6_fu_476_p3;
wire   [5:0] shl_ln734_fu_446_p2;
wire   [29:0] mantissa_8_fu_484_p3;
wire   [29:0] mantissa_9_fu_492_p3;
wire   [0:0] icmp_ln771_1_fu_462_p2;
wire   [5:0] sf_r_12_fu_500_p3;
wire   [5:0] regime_5_fu_516_p3;
wire   [0:0] icmp_ln804_1_fu_530_p2;
wire   [0:0] icmp_ln803_1_fu_524_p2;
wire   [0:0] or_ln820_3_fu_544_p2;
wire   [5:0] select_ln804_1_fu_536_p3;
wire   [0:0] or_ln820_4_fu_557_p2;
wire   [29:0] mantissa_10_fu_508_p3;
wire   [5:0] regime_11_fu_549_p3;
wire  signed [6:0] sext_ln629_fu_575_p1;
wire   [6:0] sf_in_1_fu_579_p2;
wire   [1:0] tmp_s_fu_585_p3;
wire   [0:0] icmp_ln631_fu_593_p2;
wire   [5:0] result_regime_6_fu_599_p1;
wire  signed [6:0] sext_ln755_1_fu_618_p1;
wire  signed [6:0] sext_ln755_fu_611_p1;
wire   [6:0] sf_r_8_fu_625_p2;
wire   [1:0] tmp_i1_fu_631_p3;
wire   [59:0] mant_2_fu_238_p2;
wire   [5:0] add_ln755_fu_621_p2;
wire   [0:0] ovf_2_fu_645_p3;
wire   [5:0] sf_r_9_fu_653_p2;
wire   [29:0] mantissa_12_fu_659_p3;
wire   [29:0] mantissa_13_fu_667_p3;
wire   [0:0] icmp_ln771_2_fu_639_p2;
wire   [5:0] sf_r_13_fu_675_p3;
wire   [5:0] regime_8_fu_691_p3;
wire   [0:0] icmp_ln804_2_fu_705_p2;
wire   [0:0] icmp_ln803_2_fu_699_p2;
wire   [0:0] or_ln820_5_fu_719_p2;
wire   [5:0] select_ln804_2_fu_711_p3;
wire   [0:0] or_ln820_6_fu_731_p2;
wire   [29:0] mantissa_14_fu_683_p3;
wire   [5:0] regime_fu_724_p3;
wire  signed [6:0] sext_ln629_1_fu_743_p1;
wire   [6:0] sf_in_2_fu_747_p2;
wire   [1:0] tmp_6_fu_753_p3;
wire   [0:0] icmp_ln631_1_fu_761_p2;
wire   [5:0] result_regime_7_fu_767_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to50;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [59:0] mant_2_fu_238_p10;
reg    ap_condition_499;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 grp_pReduceAngle_fu_169_ap_start_reg = 1'b0;
#0 grp_positAdd_fu_177_ap_start_reg = 1'b0;
#0 grp_positAdd_fu_198_ap_start_reg = 1'b0;
#0 grp_positAdd_fu_214_ap_start_reg = 1'b0;
end

pFFT_pReduceAngle grp_pReduceAngle_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pReduceAngle_fu_169_ap_start),
    .ap_done(grp_pReduceAngle_fu_169_ap_done),
    .ap_idle(grp_pReduceAngle_fu_169_ap_idle),
    .ap_ready(grp_pReduceAngle_fu_169_ap_ready),
    .x_sign(x_sign_read_reg_904),
    .x_regime(x_regime_read_reg_895),
    .x_exponent(x_exponent_read_reg_890),
    .x_mantissa(x_mantissa_read_reg_885),
    .ap_return_0(grp_pReduceAngle_fu_169_ap_return_0),
    .ap_return_1(grp_pReduceAngle_fu_169_ap_return_1),
    .ap_return_2(grp_pReduceAngle_fu_169_ap_return_2),
    .ap_return_3(grp_pReduceAngle_fu_169_ap_return_3),
    .ap_return_4(grp_pReduceAngle_fu_169_ap_return_4)
);

pFFT_positAdd grp_positAdd_fu_177(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_positAdd_fu_177_ap_start),
    .ap_done(grp_positAdd_fu_177_ap_done),
    .ap_idle(grp_positAdd_fu_177_ap_idle),
    .ap_ready(grp_positAdd_fu_177_ap_ready),
    .ap_ce(1'b1),
    .x_sign(1'd0),
    .x_isZero(1'd0),
    .x_regime1(6'd0),
    .x_exponent2(1'd0),
    .x_mantissa3(30'd536870912),
    .y_sign_val(1'd1),
    .y_isZero_val(y_isZero_reg_909_pp0_iter27_reg),
    .y_regime1_val(sf_in_reg_967),
    .y_exponent2_val(1'd0),
    .y_mantissa3_val(mantissa_16_reg_939_pp0_iter27_reg),
    .ap_return_0(grp_positAdd_fu_177_ap_return_0),
    .ap_return_1(grp_positAdd_fu_177_ap_return_1),
    .ap_return_2(grp_positAdd_fu_177_ap_return_2),
    .ap_return_3(grp_positAdd_fu_177_ap_return_3),
    .ap_return_4(grp_positAdd_fu_177_ap_return_4)
);

pFFT_positAdd grp_positAdd_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_positAdd_fu_198_ap_start),
    .ap_done(grp_positAdd_fu_198_ap_done),
    .ap_idle(grp_positAdd_fu_198_ap_idle),
    .ap_ready(grp_positAdd_fu_198_ap_ready),
    .ap_ce(1'b1),
    .x_sign(result_sign_reg_989),
    .x_isZero(result_isZero_reg_994),
    .x_regime1(result_regime_12_reg_999),
    .x_exponent2(result_exponent_reg_1004),
    .x_mantissa3(result_mantissa_reg_1009),
    .y_sign_val(1'd0),
    .y_isZero_val(y_isZero_reg_909_pp0_iter35_reg),
    .y_regime1_val(result_regime_11_reg_972_pp0_iter35_reg),
    .y_exponent2_val(1'd0),
    .y_mantissa3_val(mantissa_17_reg_961_pp0_iter35_reg),
    .ap_return_0(grp_positAdd_fu_198_ap_return_0),
    .ap_return_1(grp_positAdd_fu_198_ap_return_1),
    .ap_return_2(grp_positAdd_fu_198_ap_return_2),
    .ap_return_3(grp_positAdd_fu_198_ap_return_3),
    .ap_return_4(grp_positAdd_fu_198_ap_return_4)
);

pFFT_positAdd grp_positAdd_fu_214(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_positAdd_fu_214_ap_start),
    .ap_done(grp_positAdd_fu_214_ap_done),
    .ap_idle(grp_positAdd_fu_214_ap_idle),
    .ap_ready(grp_positAdd_fu_214_ap_ready),
    .ap_ce(1'b1),
    .x_sign(x_sign_69_reg_1014),
    .x_isZero(x_isZero_70_reg_1019),
    .x_regime1(x_regime_71_reg_1024),
    .x_exponent2(x_exponent_72_reg_1029),
    .x_mantissa3(x_mantissa_73_reg_1034),
    .y_sign_val(1'd1),
    .y_isZero_val(y_isZero_reg_909_pp0_iter43_reg),
    .y_regime1_val(result_regime_reg_984_pp0_iter43_reg),
    .y_exponent2_val(1'd0),
    .y_mantissa3_val(mantissa_18_reg_979_pp0_iter43_reg),
    .ap_return_0(grp_positAdd_fu_214_ap_return_0),
    .ap_return_1(grp_positAdd_fu_214_ap_return_1),
    .ap_return_2(grp_positAdd_fu_214_ap_return_2),
    .ap_return_3(grp_positAdd_fu_214_ap_return_3),
    .ap_return_4(grp_positAdd_fu_214_ap_return_4)
);

pFFT_mul_30ns_30ns_60_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 60 ))
mul_30ns_30ns_60_1_1_U90(
    .din0(mant_fu_230_p0),
    .din1(mant_fu_230_p1),
    .dout(mant_fu_230_p2)
);

pFFT_mul_30ns_30ns_60_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 60 ))
mul_30ns_30ns_60_1_1_U91(
    .din0(mant_1_fu_234_p0),
    .din1(mant_1_fu_234_p1),
    .dout(mant_1_fu_234_p2)
);

pFFT_mul_30ns_30ns_60_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 60 ))
mul_30ns_30ns_60_1_1_U92(
    .din0(mant_2_fu_238_p0),
    .din1(mant_2_fu_238_p1),
    .dout(mant_2_fu_238_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pReduceAngle_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if (((x_isZero_read_read_fu_92_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_pReduceAngle_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_pReduceAngle_fu_169_ap_ready == 1'b1)) begin
            grp_pReduceAngle_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_positAdd_fu_177_ap_start_reg <= 1'b0;
    end else begin
        if (((x_isZero_read_reg_900_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
            grp_positAdd_fu_177_ap_start_reg <= 1'b1;
        end else if ((grp_positAdd_fu_177_ap_ready == 1'b1)) begin
            grp_positAdd_fu_177_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_positAdd_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if (((x_isZero_read_reg_900_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
            grp_positAdd_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_positAdd_fu_198_ap_ready == 1'b1)) begin
            grp_positAdd_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_positAdd_fu_214_ap_start_reg <= 1'b0;
    end else begin
        if (((x_isZero_read_reg_900_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
            grp_positAdd_fu_214_ap_start_reg <= 1'b1;
        end else if ((grp_positAdd_fu_214_ap_ready == 1'b1)) begin
            grp_positAdd_fu_214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((x_isZero_read_read_fu_92_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter0_agg_result_01_1_reg_104;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((x_isZero_read_read_fu_92_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter0_agg_result_12_1_reg_117;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((x_isZero_read_read_fu_92_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130 <= 6'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter0_agg_result_3_1_reg_130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((x_isZero_read_read_fu_92_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter0_agg_result_4_1_reg_143;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_499)) begin
        if ((x_isZero_read_read_fu_92_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156 <= 30'd536870912;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter0_agg_result_5_1_reg_156;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter9_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter10_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter9_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter10_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter9_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter10_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter9_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter10_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter9_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter10_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter11_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter10_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter11_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter10_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter11_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter10_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter11_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter10_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter11_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter12_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter11_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter12_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter11_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter12_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter11_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter12_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter11_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter12_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter13_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter12_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter13_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter12_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter13_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter12_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter13_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter12_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter13_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter14_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter13_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter14_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter13_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter14_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter13_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter14_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter13_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter14_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter15_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter14_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter15_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter14_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter15_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter14_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter15_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter14_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter15_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter16_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter15_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter16_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter15_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter16_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter15_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter16_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter15_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter16_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter17_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter16_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter17_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter16_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter17_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter16_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter17_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter16_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter17_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter18_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter17_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter18_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter17_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter18_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter17_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter18_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter17_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter18_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter19_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter18_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter19_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter18_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter19_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter18_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter19_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter18_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter19_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter20_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter19_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter20_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter19_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter20_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter19_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter20_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter19_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter20_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter21_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter20_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter21_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter20_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter21_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter20_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter21_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter20_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter21_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter22_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter21_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter22_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter21_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter22_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter21_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter22_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter21_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter22_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter23_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter22_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter23_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter22_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter23_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter22_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter23_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter22_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter23_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter24_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter23_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter24_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter23_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter24_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter23_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter24_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter23_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter24_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter25_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter24_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter25_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter24_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter25_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter24_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter25_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter24_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter25_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter26_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter25_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter26_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter25_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter26_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter25_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter26_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter25_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter26_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter27_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter26_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter27_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter26_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter27_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter26_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter27_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter26_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter27_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter28_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter27_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter28_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter27_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter28_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter27_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter28_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter27_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter28_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter29_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter28_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter29_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter28_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter29_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter28_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter29_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter28_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter1_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter2_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter1_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter2_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter1_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter2_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter1_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter2_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter1_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter29_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter30_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter29_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter30_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter29_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter30_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter29_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter30_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter29_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter30_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter31_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter30_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter31_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter30_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter31_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter30_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter31_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter30_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter31_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter32_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter31_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter32_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter31_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter32_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter31_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter32_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter31_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter32_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter33_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter32_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter33_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter32_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter33_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter32_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter33_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter32_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter33_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter34_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter33_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter34_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter33_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter34_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter33_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter34_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter33_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter34_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter35_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter34_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter35_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter34_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter35_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter34_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter35_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter34_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter35_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter36_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter35_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter36_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter35_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter36_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter35_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter36_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter35_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter36_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter37_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter36_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter37_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter36_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter37_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter36_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter37_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter36_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter37_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter38_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter37_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter38_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter37_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter38_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter37_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter38_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter37_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter38_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter39_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter38_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter39_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter38_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter39_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter38_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter39_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter38_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter2_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter3_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter2_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter3_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter2_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter3_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter2_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter3_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter2_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter39_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter40_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter39_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter40_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter39_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter40_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter39_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter40_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter39_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter40_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter41_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter40_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter41_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter40_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter41_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter40_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter41_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter40_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter41_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter42_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter41_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter42_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter41_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter42_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter41_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter42_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter41_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter42_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter43_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter42_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter43_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter42_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter43_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter42_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter43_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter42_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter43_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter44_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter43_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter44_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter43_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter44_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter43_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter44_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter43_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter44_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter45_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter44_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter45_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter44_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter45_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter44_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter45_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter44_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter45_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter46_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter45_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter46_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter45_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter46_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter45_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter46_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter45_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter46_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter47_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter46_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter47_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter46_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter47_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter46_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter47_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter46_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter47_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter48_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter47_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter48_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter47_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter48_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter47_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter48_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter47_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter48_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter49_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter48_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter49_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter48_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter49_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter48_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter49_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter48_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter3_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter4_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter3_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter4_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter3_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter4_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter3_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter4_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter3_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter49_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter50_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter49_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter50_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter49_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter50_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter49_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter50_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter49_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter50_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter50_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter50_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter50_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter50_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter4_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter5_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter4_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter5_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter4_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter5_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter4_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter5_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter4_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter5_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter6_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter5_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter6_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter5_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter6_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter5_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter6_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter5_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter6_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter7_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter6_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter7_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter6_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter7_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter6_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter7_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter6_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter7_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter8_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter7_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter8_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter7_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter8_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter7_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter8_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter7_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_agg_result_01_1_reg_104 <= ap_phi_reg_pp0_iter8_agg_result_01_1_reg_104;
        ap_phi_reg_pp0_iter9_agg_result_12_1_reg_117 <= ap_phi_reg_pp0_iter8_agg_result_12_1_reg_117;
        ap_phi_reg_pp0_iter9_agg_result_3_1_reg_130 <= ap_phi_reg_pp0_iter8_agg_result_3_1_reg_130;
        ap_phi_reg_pp0_iter9_agg_result_4_1_reg_143 <= ap_phi_reg_pp0_iter8_agg_result_4_1_reg_143;
        ap_phi_reg_pp0_iter9_agg_result_5_1_reg_156 <= ap_phi_reg_pp0_iter8_agg_result_5_1_reg_156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        mantissa_16_reg_939 <= mantissa_16_fu_392_p3;
        mantissa_16_reg_939_pp0_iter27_reg <= mantissa_16_reg_939;
        mantissa_17_reg_961 <= mantissa_17_fu_562_p3;
        mantissa_17_reg_961_pp0_iter28_reg <= mantissa_17_reg_961;
        mantissa_17_reg_961_pp0_iter29_reg <= mantissa_17_reg_961_pp0_iter28_reg;
        mantissa_17_reg_961_pp0_iter30_reg <= mantissa_17_reg_961_pp0_iter29_reg;
        mantissa_17_reg_961_pp0_iter31_reg <= mantissa_17_reg_961_pp0_iter30_reg;
        mantissa_17_reg_961_pp0_iter32_reg <= mantissa_17_reg_961_pp0_iter31_reg;
        mantissa_17_reg_961_pp0_iter33_reg <= mantissa_17_reg_961_pp0_iter32_reg;
        mantissa_17_reg_961_pp0_iter34_reg <= mantissa_17_reg_961_pp0_iter33_reg;
        mantissa_17_reg_961_pp0_iter35_reg <= mantissa_17_reg_961_pp0_iter34_reg;
        mantissa_18_reg_979 <= mantissa_18_fu_736_p3;
        mantissa_18_reg_979_pp0_iter29_reg <= mantissa_18_reg_979;
        mantissa_18_reg_979_pp0_iter30_reg <= mantissa_18_reg_979_pp0_iter29_reg;
        mantissa_18_reg_979_pp0_iter31_reg <= mantissa_18_reg_979_pp0_iter30_reg;
        mantissa_18_reg_979_pp0_iter32_reg <= mantissa_18_reg_979_pp0_iter31_reg;
        mantissa_18_reg_979_pp0_iter33_reg <= mantissa_18_reg_979_pp0_iter32_reg;
        mantissa_18_reg_979_pp0_iter34_reg <= mantissa_18_reg_979_pp0_iter33_reg;
        mantissa_18_reg_979_pp0_iter35_reg <= mantissa_18_reg_979_pp0_iter34_reg;
        mantissa_18_reg_979_pp0_iter36_reg <= mantissa_18_reg_979_pp0_iter35_reg;
        mantissa_18_reg_979_pp0_iter37_reg <= mantissa_18_reg_979_pp0_iter36_reg;
        mantissa_18_reg_979_pp0_iter38_reg <= mantissa_18_reg_979_pp0_iter37_reg;
        mantissa_18_reg_979_pp0_iter39_reg <= mantissa_18_reg_979_pp0_iter38_reg;
        mantissa_18_reg_979_pp0_iter40_reg <= mantissa_18_reg_979_pp0_iter39_reg;
        mantissa_18_reg_979_pp0_iter41_reg <= mantissa_18_reg_979_pp0_iter40_reg;
        mantissa_18_reg_979_pp0_iter42_reg <= mantissa_18_reg_979_pp0_iter41_reg;
        mantissa_18_reg_979_pp0_iter43_reg <= mantissa_18_reg_979_pp0_iter42_reg;
        negate_reg_922 <= grp_pReduceAngle_fu_169_ap_return_4;
        negate_reg_922_pp0_iter27_reg <= negate_reg_922;
        negate_reg_922_pp0_iter28_reg <= negate_reg_922_pp0_iter27_reg;
        negate_reg_922_pp0_iter29_reg <= negate_reg_922_pp0_iter28_reg;
        negate_reg_922_pp0_iter30_reg <= negate_reg_922_pp0_iter29_reg;
        negate_reg_922_pp0_iter31_reg <= negate_reg_922_pp0_iter30_reg;
        negate_reg_922_pp0_iter32_reg <= negate_reg_922_pp0_iter31_reg;
        negate_reg_922_pp0_iter33_reg <= negate_reg_922_pp0_iter32_reg;
        negate_reg_922_pp0_iter34_reg <= negate_reg_922_pp0_iter33_reg;
        negate_reg_922_pp0_iter35_reg <= negate_reg_922_pp0_iter34_reg;
        negate_reg_922_pp0_iter36_reg <= negate_reg_922_pp0_iter35_reg;
        negate_reg_922_pp0_iter37_reg <= negate_reg_922_pp0_iter36_reg;
        negate_reg_922_pp0_iter38_reg <= negate_reg_922_pp0_iter37_reg;
        negate_reg_922_pp0_iter39_reg <= negate_reg_922_pp0_iter38_reg;
        negate_reg_922_pp0_iter40_reg <= negate_reg_922_pp0_iter39_reg;
        negate_reg_922_pp0_iter41_reg <= negate_reg_922_pp0_iter40_reg;
        negate_reg_922_pp0_iter42_reg <= negate_reg_922_pp0_iter41_reg;
        negate_reg_922_pp0_iter43_reg <= negate_reg_922_pp0_iter42_reg;
        negate_reg_922_pp0_iter44_reg <= negate_reg_922_pp0_iter43_reg;
        negate_reg_922_pp0_iter45_reg <= negate_reg_922_pp0_iter44_reg;
        negate_reg_922_pp0_iter46_reg <= negate_reg_922_pp0_iter45_reg;
        negate_reg_922_pp0_iter47_reg <= negate_reg_922_pp0_iter46_reg;
        negate_reg_922_pp0_iter48_reg <= negate_reg_922_pp0_iter47_reg;
        negate_reg_922_pp0_iter49_reg <= negate_reg_922_pp0_iter48_reg;
        negate_reg_922_pp0_iter50_reg <= negate_reg_922_pp0_iter49_reg;
        regime_10_reg_950 <= regime_10_fu_429_p3;
        regime_3_reg_926 <= regime_3_fu_370_p3;
        result_exponent_reg_1004 <= grp_positAdd_fu_177_ap_return_3;
        result_isZero_reg_994 <= grp_positAdd_fu_177_ap_return_1;
        result_mantissa_reg_1009 <= grp_positAdd_fu_177_ap_return_4;
        result_regime_11_reg_972 <= result_regime_11_fu_603_p3;
        result_regime_11_reg_972_pp0_iter28_reg <= result_regime_11_reg_972;
        result_regime_11_reg_972_pp0_iter29_reg <= result_regime_11_reg_972_pp0_iter28_reg;
        result_regime_11_reg_972_pp0_iter30_reg <= result_regime_11_reg_972_pp0_iter29_reg;
        result_regime_11_reg_972_pp0_iter31_reg <= result_regime_11_reg_972_pp0_iter30_reg;
        result_regime_11_reg_972_pp0_iter32_reg <= result_regime_11_reg_972_pp0_iter31_reg;
        result_regime_11_reg_972_pp0_iter33_reg <= result_regime_11_reg_972_pp0_iter32_reg;
        result_regime_11_reg_972_pp0_iter34_reg <= result_regime_11_reg_972_pp0_iter33_reg;
        result_regime_11_reg_972_pp0_iter35_reg <= result_regime_11_reg_972_pp0_iter34_reg;
        result_regime_12_reg_999 <= grp_positAdd_fu_177_ap_return_2;
        result_regime_reg_984 <= result_regime_fu_771_p3;
        result_regime_reg_984_pp0_iter29_reg <= result_regime_reg_984;
        result_regime_reg_984_pp0_iter30_reg <= result_regime_reg_984_pp0_iter29_reg;
        result_regime_reg_984_pp0_iter31_reg <= result_regime_reg_984_pp0_iter30_reg;
        result_regime_reg_984_pp0_iter32_reg <= result_regime_reg_984_pp0_iter31_reg;
        result_regime_reg_984_pp0_iter33_reg <= result_regime_reg_984_pp0_iter32_reg;
        result_regime_reg_984_pp0_iter34_reg <= result_regime_reg_984_pp0_iter33_reg;
        result_regime_reg_984_pp0_iter35_reg <= result_regime_reg_984_pp0_iter34_reg;
        result_regime_reg_984_pp0_iter36_reg <= result_regime_reg_984_pp0_iter35_reg;
        result_regime_reg_984_pp0_iter37_reg <= result_regime_reg_984_pp0_iter36_reg;
        result_regime_reg_984_pp0_iter38_reg <= result_regime_reg_984_pp0_iter37_reg;
        result_regime_reg_984_pp0_iter39_reg <= result_regime_reg_984_pp0_iter38_reg;
        result_regime_reg_984_pp0_iter40_reg <= result_regime_reg_984_pp0_iter39_reg;
        result_regime_reg_984_pp0_iter41_reg <= result_regime_reg_984_pp0_iter40_reg;
        result_regime_reg_984_pp0_iter42_reg <= result_regime_reg_984_pp0_iter41_reg;
        result_regime_reg_984_pp0_iter43_reg <= result_regime_reg_984_pp0_iter42_reg;
        result_sign_reg_989 <= grp_positAdd_fu_177_ap_return_0;
        select_ln820_5_reg_933[29] <= select_ln820_5_fu_378_p3[29];
        select_ln820_5_reg_933_pp0_iter27_reg[29] <= select_ln820_5_reg_933[29];
        select_ln820_reg_945[4 : 1] <= select_ln820_fu_417_p3[4 : 1];
        sf_in_reg_967 <= sf_in_fu_569_p2;
        x_exponent_72_reg_1029 <= grp_positAdd_fu_198_ap_return_3;
        x_isZero_70_reg_1019 <= grp_positAdd_fu_198_ap_return_1;
        x_isZero_read_reg_900_pp0_iter10_reg <= x_isZero_read_reg_900_pp0_iter9_reg;
        x_isZero_read_reg_900_pp0_iter11_reg <= x_isZero_read_reg_900_pp0_iter10_reg;
        x_isZero_read_reg_900_pp0_iter12_reg <= x_isZero_read_reg_900_pp0_iter11_reg;
        x_isZero_read_reg_900_pp0_iter13_reg <= x_isZero_read_reg_900_pp0_iter12_reg;
        x_isZero_read_reg_900_pp0_iter14_reg <= x_isZero_read_reg_900_pp0_iter13_reg;
        x_isZero_read_reg_900_pp0_iter15_reg <= x_isZero_read_reg_900_pp0_iter14_reg;
        x_isZero_read_reg_900_pp0_iter16_reg <= x_isZero_read_reg_900_pp0_iter15_reg;
        x_isZero_read_reg_900_pp0_iter17_reg <= x_isZero_read_reg_900_pp0_iter16_reg;
        x_isZero_read_reg_900_pp0_iter18_reg <= x_isZero_read_reg_900_pp0_iter17_reg;
        x_isZero_read_reg_900_pp0_iter19_reg <= x_isZero_read_reg_900_pp0_iter18_reg;
        x_isZero_read_reg_900_pp0_iter20_reg <= x_isZero_read_reg_900_pp0_iter19_reg;
        x_isZero_read_reg_900_pp0_iter21_reg <= x_isZero_read_reg_900_pp0_iter20_reg;
        x_isZero_read_reg_900_pp0_iter22_reg <= x_isZero_read_reg_900_pp0_iter21_reg;
        x_isZero_read_reg_900_pp0_iter23_reg <= x_isZero_read_reg_900_pp0_iter22_reg;
        x_isZero_read_reg_900_pp0_iter24_reg <= x_isZero_read_reg_900_pp0_iter23_reg;
        x_isZero_read_reg_900_pp0_iter25_reg <= x_isZero_read_reg_900_pp0_iter24_reg;
        x_isZero_read_reg_900_pp0_iter26_reg <= x_isZero_read_reg_900_pp0_iter25_reg;
        x_isZero_read_reg_900_pp0_iter27_reg <= x_isZero_read_reg_900_pp0_iter26_reg;
        x_isZero_read_reg_900_pp0_iter28_reg <= x_isZero_read_reg_900_pp0_iter27_reg;
        x_isZero_read_reg_900_pp0_iter29_reg <= x_isZero_read_reg_900_pp0_iter28_reg;
        x_isZero_read_reg_900_pp0_iter2_reg <= x_isZero_read_reg_900_pp0_iter1_reg;
        x_isZero_read_reg_900_pp0_iter30_reg <= x_isZero_read_reg_900_pp0_iter29_reg;
        x_isZero_read_reg_900_pp0_iter31_reg <= x_isZero_read_reg_900_pp0_iter30_reg;
        x_isZero_read_reg_900_pp0_iter32_reg <= x_isZero_read_reg_900_pp0_iter31_reg;
        x_isZero_read_reg_900_pp0_iter33_reg <= x_isZero_read_reg_900_pp0_iter32_reg;
        x_isZero_read_reg_900_pp0_iter34_reg <= x_isZero_read_reg_900_pp0_iter33_reg;
        x_isZero_read_reg_900_pp0_iter35_reg <= x_isZero_read_reg_900_pp0_iter34_reg;
        x_isZero_read_reg_900_pp0_iter36_reg <= x_isZero_read_reg_900_pp0_iter35_reg;
        x_isZero_read_reg_900_pp0_iter37_reg <= x_isZero_read_reg_900_pp0_iter36_reg;
        x_isZero_read_reg_900_pp0_iter38_reg <= x_isZero_read_reg_900_pp0_iter37_reg;
        x_isZero_read_reg_900_pp0_iter39_reg <= x_isZero_read_reg_900_pp0_iter38_reg;
        x_isZero_read_reg_900_pp0_iter3_reg <= x_isZero_read_reg_900_pp0_iter2_reg;
        x_isZero_read_reg_900_pp0_iter40_reg <= x_isZero_read_reg_900_pp0_iter39_reg;
        x_isZero_read_reg_900_pp0_iter41_reg <= x_isZero_read_reg_900_pp0_iter40_reg;
        x_isZero_read_reg_900_pp0_iter42_reg <= x_isZero_read_reg_900_pp0_iter41_reg;
        x_isZero_read_reg_900_pp0_iter43_reg <= x_isZero_read_reg_900_pp0_iter42_reg;
        x_isZero_read_reg_900_pp0_iter44_reg <= x_isZero_read_reg_900_pp0_iter43_reg;
        x_isZero_read_reg_900_pp0_iter45_reg <= x_isZero_read_reg_900_pp0_iter44_reg;
        x_isZero_read_reg_900_pp0_iter46_reg <= x_isZero_read_reg_900_pp0_iter45_reg;
        x_isZero_read_reg_900_pp0_iter47_reg <= x_isZero_read_reg_900_pp0_iter46_reg;
        x_isZero_read_reg_900_pp0_iter48_reg <= x_isZero_read_reg_900_pp0_iter47_reg;
        x_isZero_read_reg_900_pp0_iter49_reg <= x_isZero_read_reg_900_pp0_iter48_reg;
        x_isZero_read_reg_900_pp0_iter4_reg <= x_isZero_read_reg_900_pp0_iter3_reg;
        x_isZero_read_reg_900_pp0_iter50_reg <= x_isZero_read_reg_900_pp0_iter49_reg;
        x_isZero_read_reg_900_pp0_iter5_reg <= x_isZero_read_reg_900_pp0_iter4_reg;
        x_isZero_read_reg_900_pp0_iter6_reg <= x_isZero_read_reg_900_pp0_iter5_reg;
        x_isZero_read_reg_900_pp0_iter7_reg <= x_isZero_read_reg_900_pp0_iter6_reg;
        x_isZero_read_reg_900_pp0_iter8_reg <= x_isZero_read_reg_900_pp0_iter7_reg;
        x_isZero_read_reg_900_pp0_iter9_reg <= x_isZero_read_reg_900_pp0_iter8_reg;
        x_mantissa_73_reg_1034 <= grp_positAdd_fu_198_ap_return_4;
        x_regime_71_reg_1024 <= grp_positAdd_fu_198_ap_return_2;
        x_sign_69_reg_1014 <= grp_positAdd_fu_198_ap_return_0;
        y_isZero_reg_909 <= grp_pReduceAngle_fu_169_ap_return_0;
        y_isZero_reg_909_pp0_iter27_reg <= y_isZero_reg_909;
        y_isZero_reg_909_pp0_iter28_reg <= y_isZero_reg_909_pp0_iter27_reg;
        y_isZero_reg_909_pp0_iter29_reg <= y_isZero_reg_909_pp0_iter28_reg;
        y_isZero_reg_909_pp0_iter30_reg <= y_isZero_reg_909_pp0_iter29_reg;
        y_isZero_reg_909_pp0_iter31_reg <= y_isZero_reg_909_pp0_iter30_reg;
        y_isZero_reg_909_pp0_iter32_reg <= y_isZero_reg_909_pp0_iter31_reg;
        y_isZero_reg_909_pp0_iter33_reg <= y_isZero_reg_909_pp0_iter32_reg;
        y_isZero_reg_909_pp0_iter34_reg <= y_isZero_reg_909_pp0_iter33_reg;
        y_isZero_reg_909_pp0_iter35_reg <= y_isZero_reg_909_pp0_iter34_reg;
        y_isZero_reg_909_pp0_iter36_reg <= y_isZero_reg_909_pp0_iter35_reg;
        y_isZero_reg_909_pp0_iter37_reg <= y_isZero_reg_909_pp0_iter36_reg;
        y_isZero_reg_909_pp0_iter38_reg <= y_isZero_reg_909_pp0_iter37_reg;
        y_isZero_reg_909_pp0_iter39_reg <= y_isZero_reg_909_pp0_iter38_reg;
        y_isZero_reg_909_pp0_iter40_reg <= y_isZero_reg_909_pp0_iter39_reg;
        y_isZero_reg_909_pp0_iter41_reg <= y_isZero_reg_909_pp0_iter40_reg;
        y_isZero_reg_909_pp0_iter42_reg <= y_isZero_reg_909_pp0_iter41_reg;
        y_isZero_reg_909_pp0_iter43_reg <= y_isZero_reg_909_pp0_iter42_reg;
        zext_ln748_2_reg_956[29 : 0] <= zext_ln748_2_fu_437_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_exponent_read_reg_890 <= x_exponent;
        x_isZero_read_reg_900 <= x_isZero;
        x_isZero_read_reg_900_pp0_iter1_reg <= x_isZero_read_reg_900;
        x_mantissa_read_reg_885 <= x_mantissa;
        x_regime_read_reg_895 <= x_regime;
        x_sign_read_reg_904 <= x_sign;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) 
    & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) 
    & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to50 = 1'b1;
    end else begin
        ap_idle_pp0_0to50 = 1'b0;
    end
end

always @ (*) begin
    if ((x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)) begin
        if ((negate_reg_922_pp0_iter50_reg == 1'd0)) begin
            ap_phi_mux_agg_result_01_1_phi_fu_108_p6 = grp_positAdd_fu_214_ap_return_0;
        end else if ((negate_reg_922_pp0_iter50_reg == 1'd1)) begin
            ap_phi_mux_agg_result_01_1_phi_fu_108_p6 = negated_posit_sign_fu_848_p2;
        end else begin
            ap_phi_mux_agg_result_01_1_phi_fu_108_p6 = ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104;
        end
    end else begin
        ap_phi_mux_agg_result_01_1_phi_fu_108_p6 = ap_phi_reg_pp0_iter51_agg_result_01_1_reg_104;
    end
end

always @ (*) begin
    if ((((negate_reg_922_pp0_iter50_reg == 1'd0) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)) | ((negate_reg_922_pp0_iter50_reg == 1'd1) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)))) begin
        ap_phi_mux_agg_result_12_1_phi_fu_121_p6 = grp_positAdd_fu_214_ap_return_1;
    end else begin
        ap_phi_mux_agg_result_12_1_phi_fu_121_p6 = ap_phi_reg_pp0_iter51_agg_result_12_1_reg_117;
    end
end

always @ (*) begin
    if ((((negate_reg_922_pp0_iter50_reg == 1'd0) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)) | ((negate_reg_922_pp0_iter50_reg == 1'd1) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)))) begin
        ap_phi_mux_agg_result_3_1_phi_fu_134_p6 = grp_positAdd_fu_214_ap_return_2;
    end else begin
        ap_phi_mux_agg_result_3_1_phi_fu_134_p6 = ap_phi_reg_pp0_iter51_agg_result_3_1_reg_130;
    end
end

always @ (*) begin
    if ((((negate_reg_922_pp0_iter50_reg == 1'd0) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)) | ((negate_reg_922_pp0_iter50_reg == 1'd1) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)))) begin
        ap_phi_mux_agg_result_4_1_phi_fu_147_p6 = grp_positAdd_fu_214_ap_return_3;
    end else begin
        ap_phi_mux_agg_result_4_1_phi_fu_147_p6 = ap_phi_reg_pp0_iter51_agg_result_4_1_reg_143;
    end
end

always @ (*) begin
    if ((((negate_reg_922_pp0_iter50_reg == 1'd0) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)) | ((negate_reg_922_pp0_iter50_reg == 1'd1) & (x_isZero_read_reg_900_pp0_iter50_reg == 1'd0)))) begin
        ap_phi_mux_agg_result_5_1_phi_fu_160_p6 = grp_positAdd_fu_214_ap_return_4;
    end else begin
        ap_phi_mux_agg_result_5_1_phi_fu_160_p6 = ap_phi_reg_pp0_iter51_agg_result_5_1_reg_156;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to50 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln755_fu_621_p2 = ($signed(result_regime_11_reg_972) + $signed(regime_10_reg_950));

assign add_ln757_3_fu_276_p3 = {{grp_pReduceAngle_fu_169_ap_return_2}, {1'd0}};

assign add_ln_fu_268_p3 = {{grp_pReduceAngle_fu_169_ap_return_1}, {1'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp171 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp184 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp197 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_499 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_agg_result_01_1_reg_104 = 'bx;

assign ap_phi_reg_pp0_iter0_agg_result_12_1_reg_117 = 'bx;

assign ap_phi_reg_pp0_iter0_agg_result_3_1_reg_130 = 'bx;

assign ap_phi_reg_pp0_iter0_agg_result_4_1_reg_143 = 'bx;

assign ap_phi_reg_pp0_iter0_agg_result_5_1_reg_156 = 'bx;

assign ap_return_0 = ap_phi_mux_agg_result_01_1_phi_fu_108_p6;

assign ap_return_1 = ap_phi_mux_agg_result_12_1_phi_fu_121_p6;

assign ap_return_2 = ap_phi_mux_agg_result_3_1_phi_fu_134_p6;

assign ap_return_3 = ap_phi_mux_agg_result_4_1_phi_fu_147_p6;

assign ap_return_4 = ap_phi_mux_agg_result_5_1_phi_fu_160_p6;

assign grp_pReduceAngle_fu_169_ap_start = grp_pReduceAngle_fu_169_ap_start_reg;

assign grp_positAdd_fu_177_ap_start = grp_positAdd_fu_177_ap_start_reg;

assign grp_positAdd_fu_198_ap_start = grp_positAdd_fu_198_ap_start_reg;

assign grp_positAdd_fu_214_ap_start = grp_positAdd_fu_214_ap_start_reg;

assign icmp_ln631_1_fu_761_p2 = ((tmp_6_fu_753_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln631_fu_593_p2 = ((tmp_s_fu_585_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln771_1_fu_462_p2 = ((tmp_i6_fu_452_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln771_2_fu_639_p2 = ((tmp_i1_fu_631_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln771_fu_306_p2 = ((tmp_i_fu_298_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln803_1_fu_524_p2 = (($signed(regime_5_fu_516_p3) > $signed(6'd29)) ? 1'b1 : 1'b0);

assign icmp_ln803_2_fu_699_p2 = (($signed(regime_8_fu_691_p3) > $signed(6'd29)) ? 1'b1 : 1'b0);

assign icmp_ln803_fu_400_p2 = (($signed(regime_3_reg_926) > $signed(6'd29)) ? 1'b1 : 1'b0);

assign icmp_ln804_1_fu_530_p2 = (($signed(regime_5_fu_516_p3) > $signed(6'd34)) ? 1'b1 : 1'b0);

assign icmp_ln804_2_fu_705_p2 = (($signed(regime_8_fu_691_p3) > $signed(6'd34)) ? 1'b1 : 1'b0);

assign icmp_ln804_fu_405_p2 = (($signed(regime_3_reg_926) > $signed(6'd34)) ? 1'b1 : 1'b0);

assign mant_1_fu_234_p0 = zext_ln748_2_fu_437_p1;

assign mant_1_fu_234_p1 = zext_ln748_2_fu_437_p1;

assign mant_2_fu_238_p0 = zext_ln748_2_reg_956;

assign mant_2_fu_238_p1 = mant_2_fu_238_p10;

assign mant_2_fu_238_p10 = mantissa_17_reg_961;

assign mant_fu_230_p0 = zext_ln748_fu_262_p1;

assign mant_fu_230_p1 = zext_ln748_fu_262_p1;

assign mantissa_10_fu_508_p3 = ((ovf_1_fu_468_p3[0:0] == 1'b1) ? mantissa_8_fu_484_p3 : mantissa_9_fu_492_p3);

assign mantissa_12_fu_659_p3 = {{mant_2_fu_238_p2[59:30]}};

assign mantissa_13_fu_667_p3 = {{mant_2_fu_238_p2[58:29]}};

assign mantissa_14_fu_683_p3 = ((ovf_2_fu_645_p3[0:0] == 1'b1) ? mantissa_12_fu_659_p3 : mantissa_13_fu_667_p3);

assign mantissa_16_fu_392_p3 = ((or_ln820_2_fu_386_p2[0:0] == 1'b1) ? select_ln820_5_fu_378_p3 : mantissa_6_fu_362_p3);

assign mantissa_17_fu_562_p3 = ((or_ln820_4_fu_557_p2[0:0] == 1'b1) ? select_ln820_5_reg_933 : mantissa_10_fu_508_p3);

assign mantissa_18_fu_736_p3 = ((or_ln820_6_fu_731_p2[0:0] == 1'b1) ? select_ln820_5_reg_933_pp0_iter27_reg : mantissa_14_fu_683_p3);

assign mantissa_5_fu_346_p3 = {{mant_fu_230_p2[58:29]}};

assign mantissa_6_fu_362_p3 = ((ovf_fu_312_p3[0:0] == 1'b1) ? mantissa_fu_338_p3 : mantissa_5_fu_346_p3);

assign mantissa_8_fu_484_p3 = {{mant_1_fu_234_p2[59:30]}};

assign mantissa_9_fu_492_p3 = {{mant_1_fu_234_p2[58:29]}};

assign mantissa_fu_338_p3 = {{mant_fu_230_p2[59:30]}};

assign negated_posit_sign_fu_848_p2 = (grp_positAdd_fu_214_ap_return_0 ^ 1'd1);

assign or_ln820_2_fu_386_p2 = (icmp_ln771_fu_306_p2 | grp_pReduceAngle_fu_169_ap_return_0);

assign or_ln820_3_fu_544_p2 = (y_isZero_reg_909 | icmp_ln803_1_fu_524_p2);

assign or_ln820_4_fu_557_p2 = (y_isZero_reg_909 | icmp_ln771_1_fu_462_p2);

assign or_ln820_5_fu_719_p2 = (y_isZero_reg_909_pp0_iter27_reg | icmp_ln803_2_fu_699_p2);

assign or_ln820_6_fu_731_p2 = (y_isZero_reg_909_pp0_iter27_reg | icmp_ln771_2_fu_639_p2);

assign or_ln820_fu_424_p2 = (y_isZero_reg_909 | icmp_ln803_fu_400_p2);

assign ovf_1_fu_468_p3 = mant_1_fu_234_p2[32'd59];

assign ovf_2_fu_645_p3 = mant_2_fu_238_p2[32'd59];

assign ovf_fu_312_p3 = mant_fu_230_p2[32'd59];

assign regime_10_fu_429_p3 = ((or_ln820_fu_424_p2[0:0] == 1'b1) ? select_ln820_fu_417_p3 : select_ln804_fu_410_p3);

assign regime_11_fu_549_p3 = ((or_ln820_3_fu_544_p2[0:0] == 1'b1) ? select_ln820_fu_417_p3 : select_ln804_1_fu_536_p3);

assign regime_3_fu_370_p3 = ((icmp_ln771_fu_306_p2[0:0] == 1'b1) ? 6'd34 : sf_r_11_fu_354_p3);

assign regime_5_fu_516_p3 = ((icmp_ln771_1_fu_462_p2[0:0] == 1'b1) ? 6'd34 : sf_r_12_fu_500_p3);

assign regime_8_fu_691_p3 = ((icmp_ln771_2_fu_639_p2[0:0] == 1'b1) ? 6'd34 : sf_r_13_fu_675_p3);

assign regime_fu_724_p3 = ((or_ln820_5_fu_719_p2[0:0] == 1'b1) ? select_ln820_reg_945 : select_ln804_2_fu_711_p3);

assign result_regime_11_fu_603_p3 = ((icmp_ln631_fu_593_p2[0:0] == 1'b1) ? 6'd34 : result_regime_6_fu_599_p1);

assign result_regime_6_fu_599_p1 = sf_in_1_fu_579_p2[5:0];

assign result_regime_7_fu_767_p1 = sf_in_2_fu_747_p2[5:0];

assign result_regime_fu_771_p3 = ((icmp_ln631_1_fu_761_p2[0:0] == 1'b1) ? 6'd34 : result_regime_7_fu_767_p1);

assign select_ln804_1_fu_536_p3 = ((icmp_ln804_1_fu_530_p2[0:0] == 1'b1) ? regime_5_fu_516_p3 : 6'd34);

assign select_ln804_2_fu_711_p3 = ((icmp_ln804_2_fu_705_p2[0:0] == 1'b1) ? regime_8_fu_691_p3 : 6'd34);

assign select_ln804_fu_410_p3 = ((icmp_ln804_fu_405_p2[0:0] == 1'b1) ? regime_3_reg_926 : 6'd34);

assign select_ln820_5_fu_378_p3 = ((grp_pReduceAngle_fu_169_ap_return_0[0:0] == 1'b1) ? 30'd0 : 30'd536870912);

assign select_ln820_fu_417_p3 = ((y_isZero_reg_909[0:0] == 1'b1) ? 6'd0 : 6'd30);

assign sext_ln629_1_fu_743_p1 = $signed(regime_fu_724_p3);

assign sext_ln629_fu_575_p1 = $signed(regime_11_fu_549_p3);

assign sext_ln755_1_fu_618_p1 = result_regime_11_reg_972;

assign sext_ln755_fu_611_p1 = regime_10_reg_950;

assign sf_in_1_fu_579_p2 = ($signed(sext_ln629_fu_575_p1) + $signed(7'd123));

assign sf_in_2_fu_747_p2 = ($signed(sext_ln629_1_fu_743_p1) + $signed(7'd123));

assign sf_in_fu_569_p2 = ($signed(regime_10_fu_429_p3) + $signed(6'd63));

assign sf_r_11_fu_354_p3 = ((ovf_fu_312_p3[0:0] == 1'b1) ? sf_r_4_fu_330_p3 : trunc_ln734_fu_294_p1);

assign sf_r_12_fu_500_p3 = ((ovf_1_fu_468_p3[0:0] == 1'b1) ? sf_r_6_fu_476_p3 : shl_ln734_fu_446_p2);

assign sf_r_13_fu_675_p3 = ((ovf_2_fu_645_p3[0:0] == 1'b1) ? sf_r_9_fu_653_p2 : add_ln755_fu_621_p2);

assign sf_r_4_fu_330_p3 = {{tmp_fu_320_p4}, {1'd1}};

assign sf_r_6_fu_476_p3 = {{trunc_ln734_1_fu_442_p1}, {1'd1}};

assign sf_r_8_fu_625_p2 = ($signed(sext_ln755_1_fu_618_p1) + $signed(sext_ln755_fu_611_p1));

assign sf_r_9_fu_653_p2 = (add_ln755_fu_621_p2 + 6'd1);

assign sf_r_fu_288_p2 = (zext_ln757_fu_284_p1 + add_ln_fu_268_p3);

assign shl_ln734_fu_446_p2 = regime_10_fu_429_p3 << 6'd1;

assign tmp_6_fu_753_p3 = {{sf_in_2_fu_747_p2[6:5]}};

assign tmp_fu_320_p4 = {{sf_r_fu_288_p2[5:1]}};

assign tmp_i1_fu_631_p3 = {{sf_r_8_fu_625_p2[6:5]}};

assign tmp_i6_fu_452_p4 = {{regime_10_fu_429_p3[5:4]}};

assign tmp_i_fu_298_p3 = {{sf_r_fu_288_p2[6:5]}};

assign tmp_s_fu_585_p3 = {{sf_in_1_fu_579_p2[6:5]}};

assign trunc_ln734_1_fu_442_p1 = regime_10_fu_429_p3[4:0];

assign trunc_ln734_fu_294_p1 = sf_r_fu_288_p2[5:0];

assign x_isZero_read_read_fu_92_p2 = x_isZero;

assign zext_ln748_2_fu_437_p1 = mantissa_16_reg_939;

assign zext_ln748_fu_262_p1 = grp_pReduceAngle_fu_169_ap_return_3;

assign zext_ln757_fu_284_p1 = add_ln757_3_fu_276_p3;

always @ (posedge ap_clk) begin
    select_ln820_5_reg_933[28:0] <= 29'b00000000000000000000000000000;
    select_ln820_5_reg_933_pp0_iter27_reg[28:0] <= 29'b00000000000000000000000000000;
    select_ln820_reg_945[0] <= 1'b0;
    select_ln820_reg_945[5] <= 1'b0;
    zext_ln748_2_reg_956[59:30] <= 30'b000000000000000000000000000000;
end

endmodule //pFFT_positCos
