{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766322435920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766322435921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 21:07:15 2025 " "Processing started: Sun Dec 21 21:07:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766322435921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766322435921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766322435921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1766322438483 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/sobel/sobel_ctrl.v " "Can't analyze file -- file ../rtl/sobel/sobel_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1766322438513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel/sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_top " "Found entity 1: sobel_top" {  } { { "../rtl/sobel/sobel_top.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray " "Found entity 1: gray" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key/key_filter.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_hdmi_1280x720 " "Found entity 1: ov5640_hdmi_1280x720" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sdram_write.v(27) " "Verilog HDL Declaration information at sdram_write.v(27): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_write.v(31) " "Verilog HDL Declaration information at sdram_write.v(31): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sdram_read.v(27) " "Verilog HDL Declaration information at sdram_read.v(27): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_read.v(31) " "Verilog HDL Declaration information at sdram_read.v(31): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_init.v(30) " "Verilog HDL Declaration information at sdram_init.v(30): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438527 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_arbit.v(176) " "Verilog HDL warning at sdram_arbit.v(176): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_arbit.v" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1766322438527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_arbit " "Found entity 1: sdram_arbit" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_arbit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END sdram_a_ref.v(32) " "Verilog HDL Declaration information at sdram_a_ref.v(32): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_a_ref.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_a_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_a_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_a_ref " "Found entity 1: sdram_a_ref" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_a_ref.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_top " "Found entity 1: ov5640_top" {  } { { "../rtl/ov5640/ov5640_top.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "../rtl/ov5640/ov5640_data.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_NUM reg_num ov5640_cfg.v(36) " "Verilog HDL Declaration information at ov5640_cfg.v(36): object \"REG_NUM\" differs only in case from object \"reg_num\" in the same scope" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_cfg.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_cfg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766322438536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/par_to_ser.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/par_to_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_to_ser " "Found entity 1: par_to_ser" {  } { { "../rtl/hdmi/par_to_ser.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/par_to_ser.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/hdmi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/hdmi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_ctrl " "Found entity 1: hdmi_ctrl" {  } { { "../rtl/hdmi/hdmi_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/hdmi_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/cyclone_iv/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "../rtl/hdmi/encode.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/encode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_data/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_hdmi/clk_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_hdmi/clk_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_hdmi " "Found entity 1: clk_hdmi" {  } { { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_sobel/fifo_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_sobel/fifo_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sobel " "Found entity 1: fifo_sobel" {  } { { "ip_core/fifo_sobel/fifo_sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438545 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766322438546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(49) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766322438546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(66) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1766322438546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_hdmi_1280x720 " "Elaborating entity \"ov5640_hdmi_1280x720\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766322438580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "clk_gen_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438603 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_gen/clk_gen.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322438603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_hdmi clk_hdmi:clk_hdmi_inst " "Elaborating entity \"clk_hdmi\" for hierarchy \"clk_hdmi:clk_hdmi_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "clk_hdmi_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_hdmi:clk_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_hdmi/clk_hdmi.v" "altpll_component" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 200 " "Parameter \"clk0_divide_by\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 40 " "Parameter \"clk1_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 297 " "Parameter \"clk1_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438644 ""}  } { { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322438644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_hdmi_altpll " "Found entity 1: clk_hdmi_altpll" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_hdmi_altpll clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated " "Elaborating entity \"clk_hdmi_altpll\" for hierarchy \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_top ov5640_top:ov5640_top_inst " "Elaborating entity \"ov5640_top\" for hierarchy \"ov5640_top:ov5640_top_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "ov5640_top_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "i2c_ctrl_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438676 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766322438677 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_top:ov5640_top_inst\|ov5640_cfg:ov5640_cfg_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "ov5640_cfg_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 10 ov5640_cfg.v(54) " "Verilog HDL assignment warning at ov5640_cfg.v(54): truncated value with size 15 to match size of target (10)" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_cfg.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766322438680 "|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_top:ov5640_top_inst\|ov5640_data:ov5640_data_inst " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_top:ov5640_top_inst\|ov5640_data:ov5640_data_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "ov5640_data_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/ov5640_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "sdram_top_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "fifo_ctrl_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data " "Elaborating entity \"fifo_data\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\"" {  } { { "../rtl/sdram/fifo_ctrl.v" "wr_fifo_data" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "dcfifo_component" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438720 ""}  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322438720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3fk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3fk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3fk1 " "Found entity 1: dcfifo_3fk1" {  } { { "db/dcfifo_3fk1.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3fk1 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated " "Elaborating entity \"dcfifo_3fk1\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g_gray2bin" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "rdptr_g1p" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_3fk1.tdf" "wrptr_g1p" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_3fk1.tdf" "fifo_ram" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_brp" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_3fk1.tdf" "rs_dgwp" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe13" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_3fk1.tdf" "ws_dgrp" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_lsb" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3fk1.tdf" "rdempty_eq_comp1_msb" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322438969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322438969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_3fk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3fk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322438970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_ctrl_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_init_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439030 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_init.v(159) " "Verilog HDL Case Statement information at sdram_init.v(159): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_init.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322439031 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_arbit sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst " "Elaborating entity \"sdram_arbit\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_arbit_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439032 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_arbit.v(145) " "Verilog HDL Case Statement information at sdram_arbit.v(145): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_arbit.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322439032 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_a_ref sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst " "Elaborating entity \"sdram_a_ref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_a_ref_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439033 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_a_ref.v(155) " "Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_a_ref.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322439034 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_write_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439035 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(141) " "Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322439035 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_read_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_ctrl.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439037 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(151) " "Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322439038 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(172) " "Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1766322439038 "|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_top sobel_top:sobel_top_inst " "Elaborating entity \"sobel_top\" for hierarchy \"sobel_top:sobel_top_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "sobel_top_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray sobel_top:sobel_top_inst\|gray:gray_inst " "Elaborating entity \"gray\" for hierarchy \"sobel_top:sobel_top_inst\|gray:gray_inst\"" {  } { { "../rtl/sobel/sobel_top.v" "gray_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gray.v(19) " "Verilog HDL assignment warning at gray.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766322439040 "|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|gray:gray_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel sobel_top:sobel_top_inst\|sobel:sobel_inst " "Elaborating entity \"sobel\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\"" {  } { { "../rtl/sobel/sobel_top.v" "sobel_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 sobel.v(199) " "Verilog HDL assignment warning at sobel.v(199): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/sobel/sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766322439043 "|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sobel sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1 " "Elaborating entity \"fifo_sobel\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\"" {  } { { "../rtl/sobel/sobel.v" "fifo_sobel_inst1" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_sobel/fifo_sobel.v" "scfifo_component" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo_sobel/fifo_sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439068 ""}  } { { "ip_core/fifo_sobel/fifo_sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/fifo_sobel/fifo_sobel.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322439068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_g741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_g741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_g741 " "Found entity 1: scfifo_g741" {  } { { "db/scfifo_g741.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/scfifo_g741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_g741 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated " "Elaborating entity \"scfifo_g741\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nd41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_nd41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nd41 " "Found entity 1: a_dpfifo_nd41" {  } { { "db/a_dpfifo_nd41.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_dpfifo_nd41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nd41 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo " "Elaborating entity \"a_dpfifo_nd41\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\"" {  } { { "db/scfifo_g741.tdf" "dpfifo" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/scfifo_g741.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_nd41.tdf" "fifo_state" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_dpfifo_nd41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_f811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_f811 " "Found entity 1: dpram_f811" {  } { { "db/dpram_f811.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dpram_f811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_f811 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram " "Elaborating entity \"dpram_f811\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram\"" {  } { { "db/a_dpfifo_nd41.tdf" "FIFOram" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_dpfifo_nd41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_f811.tdf" "altsyncram1" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dpram_f811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|fifo_sobel:fifo_sobel_inst1\|scfifo:scfifo_component\|scfifo_g741:auto_generated\|a_dpfifo_nd41:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_nd41.tdf" "rd_ptr_count" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_dpfifo_nd41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "key_filter_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "vga_ctrl_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_ctrl hdmi_ctrl:hdmi_ctrl_inst " "Elaborating entity \"hdmi_ctrl\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\"" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "hdmi_ctrl_inst" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0 " "Elaborating entity \"encode\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0\"" {  } { { "../rtl/hdmi/hdmi_ctrl.v" "encode_inst0" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/hdmi_ctrl.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_to_ser hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0 " "Elaborating entity \"par_to_ser\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\"" {  } { { "../rtl/hdmi/hdmi_ctrl.v" "par_to_ser_inst0" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/hdmi_ctrl.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0 " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\"" {  } { { "../rtl/hdmi/par_to_ser.v" "ddio_out_inst0" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/hdmi/par_to_ser.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439275 ""}  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322439275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322439299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322439299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322439301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1766322439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 79 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1766322439988 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|Add13\"" {  } { { "../rtl/sobel/sobel.v" "Add13" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" 199 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322440095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top_inst\|gray:gray_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top_inst\|gray:gray_inst\|Mult1\"" {  } { { "../rtl/sobel/gray.v" "Mult1" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322440095 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top_inst\|gray:gray_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top_inst\|gray:gray_inst\|Mult0\"" {  } { { "../rtl/sobel/gray.v" "Mult0" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322440095 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1766322440095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13\"" {  } { { "../rtl/sobel/sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322440118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13 " "Instantiated megafunction \"sobel_top:sobel_top_inst\|sobel:sobel_inst\|lpm_add_sub:Add13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440118 ""}  } { { "../rtl/sobel/sobel.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/sobel.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322440118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322440142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322440142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440156 ""}  } { { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322440156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440169 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322440205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322440205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440217 ""}  } { { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766322440217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766322440246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766322440246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top_inst\|gray:gray_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/sobel/gray.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sobel/gray.v" 19 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766322440249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1766322440499 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_write.v" 161 -1 0 } } { "../rtl/sdram/sdram_a_ref.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_a_ref.v" 175 -1 0 } } { "../rtl/sdram/sdram_init.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_init.v" 181 -1 0 } } { "../rtl/sdram/sdram_read.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/sdram_read.v" 172 -1 0 } } { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 36 -1 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 65 2 0 } } { "db/dcfifo_3fk1.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/dcfifo_3fk1.tdf" 69 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/a_graycounter_2lc.tdf" 46 2 0 } } { "../rtl/vga_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/vga_ctrl.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1766322440535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1766322440535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_rst_n VCC " "Pin \"ov5640_rst_n\" is stuck at VCC" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766322440926 "|ov5640_hdmi_1280x720|ov5640_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov5640_pwdn GND " "Pin \"ov5640_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766322440926 "|ov5640_hdmi_1280x720|ov5640_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766322440926 "|ov5640_hdmi_1280x720|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766322440926 "|ov5640_hdmi_1280x720|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766322440926 "|ov5640_hdmi_1280x720|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766322440926 "|ov5640_hdmi_1280x720|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1766322440926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1766322441056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766322442785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/output_files/ov5640_hdmi_1280x720.map.smsg " "Generated suppressed messages file G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/output_files/ov5640_hdmi_1280x720.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1766322442930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766322443049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766322443049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2446 " "Implemented 2446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766322443146 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766322443146 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1766322443146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2323 " "Implemented 2323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766322443146 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1766322443146 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1766322443146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766322443146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766322443165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 21:07:23 2025 " "Processing ended: Sun Dec 21 21:07:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766322443165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766322443165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766322443165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766322443165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766322443951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766322443952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 21:07:23 2025 " "Processing started: Sun Dec 21 21:07:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766322443952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1766322443952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1766322443952 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1766322443982 ""}
{ "Info" "0" "" "Project  = ov5640_hdmi_1280x720" {  } {  } 0 0 "Project  = ov5640_hdmi_1280x720" 0 0 "Fitter" 0 0 1766322443982 ""}
{ "Info" "0" "" "Revision = ov5640_hdmi_1280x720" {  } {  } 0 0 "Revision = ov5640_hdmi_1280x720" 0 0 "Fitter" 0 0 1766322443983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1766322445080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_hdmi_1280x720 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640_hdmi_1280x720\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766322445096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766322445137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766322445137 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766322445171 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1459 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766322445171 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766322445171 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1766322445171 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] multiplication of 297 multiplication of 52 " "Can't achieve requested value multiplication of 297 for clock output clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter multiplication factor -- achieved value of multiplication of 52" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1766322445172 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] division of 40 division of 7 " "Can't achieve requested value division of 40 for clock output clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter division factor -- achieved value of division of 7" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1766322445172 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 52 35 0 0 " "Implementing clock multiplication of 52, clock division of 35, and phase shift of 0 degrees (0 ps) for clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766322445172 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 52 7 0 0 " "Implementing clock multiplication of 52, clock division of 7, and phase shift of 0 degrees (0 ps) for clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1437 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766322445172 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1766322445172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766322445197 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766322445287 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766322445287 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766322445287 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1766322445287 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 6053 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1766322445290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1766322445290 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766322445290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766322445291 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1766322445293 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 " "The parameters of the PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 and the PLL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 52 " "The value of the parameter \"M\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 52" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 11425 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 11425" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 and PLL clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 24759 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 is 24759" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766322445715 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0} { 0 { 0 ""} 0 1458 9224 9983 0}  }  } } { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1766322445715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1766322445956 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3fk1 " "Entity dcfifo_3fk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766322445957 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766322445957 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766322445957 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1766322445957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_hdmi_1280x720.sdc " "Synopsys Design Constraints File file not found: 'ov5640_hdmi_1280x720.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1766322445963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766322445963 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766322445963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1766322445973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1766322445974 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1766322445974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_gen_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 92 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 22 0 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 6025 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node ov5640_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 30 0 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 6026 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[1\] " "Destination node ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[1\]" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 114 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1388 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 36 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 2358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "../rtl/ov5640/i2c_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640/i2c_ctrl.v" 36 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1396 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 68 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 2280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766322446015 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 23 0 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 6024 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766322446016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~6 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~6" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v" 125 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 2572 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766322446016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~8 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~8" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v" 125 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 2576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766322446016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~30 " "Destination node sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~30" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/sdram/fifo_ctrl.v" 150 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 2579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1766322446016 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1766322446016 ""}  } { { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 68 -1 0 } } { "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766322446016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766322446304 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766322446306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766322446306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766322446307 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766322446309 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766322446311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766322446311 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766322446312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766322446605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1766322446606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766322446606 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"clk_hdmi:clk_hdmi_inst\|altpll:altpll_component\|clk_hdmi_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } } { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 111 0 0 } } { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 22 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1766322446623 ""}  } { { "db/clk_hdmi_altpll.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/db/clk_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/quartusii_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/clk_hdmi/clk_hdmi.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/ip_core/clk_hdmi/clk_hdmi.v" 107 0 0 } } { "../rtl/ov5640_hdmi_1280x720.v" "" { Text "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/rtl/ov5640_hdmi_1280x720.v" 111 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1766322446623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766322446636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766322447106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766322447353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766322447362 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766322448385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766322448385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766322448731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1766322449495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766322449495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766322450685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1766322450688 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766322450688 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1766322450711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766322450745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766322450905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766322450936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766322451148 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766322451521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/output_files/ov5640_hdmi_1280x720.fit.smsg " "Generated suppressed messages file G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/output_files/ov5640_hdmi_1280x720.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766322452043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6056 " "Peak virtual memory: 6056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766322452442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 21:07:32 2025 " "Processing ended: Sun Dec 21 21:07:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766322452442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766322452442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766322452442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766322452442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1766322453175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766322453175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 21:07:33 2025 " "Processing started: Sun Dec 21 21:07:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766322453175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1766322453175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1766322453175 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1766322458402 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1766322458411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766322458517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 21:07:38 2025 " "Processing ended: Sun Dec 21 21:07:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766322458517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766322458517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766322458517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1766322458517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1766322459089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1766322459307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 21:07:39 2025 " "Processing started: Sun Dec 21 21:07:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766322459307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766322459307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_sta ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766322459308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1766322459342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1766322459534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1766322459577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1766322459577 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1766322459759 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3fk1 " "Entity dcfifo_3fk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459807 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459807 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1766322459807 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1766322459807 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_hdmi_1280x720.sdc " "Synopsys Design Constraints File file not found: 'ov5640_hdmi_1280x720.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1766322459811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1766322459812 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1766322459813 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ov5640_pclk ov5640_pclk " "create_clock -period 1.000 -name ov5640_pclk ov5640_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "create_clock -period 1.000 -name ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459814 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "create_clock -period 1.000 -name ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459814 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1766322459870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459872 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1766322459872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1766322459879 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1766322459899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1766322459899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.317 " "Worst-case setup slack is -4.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317       -15.961 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.317       -15.961 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302        -4.464 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.302        -4.464 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.121       -93.718 ov5640_pclk  " "   -2.121       -93.718 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.957       -57.843 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.957       -57.843 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583        -6.197 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.583        -6.197 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156        -0.156 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.156        -0.156 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322459900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.105 " "Worst-case hold slack is -1.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.105        -2.110 ov5640_pclk  " "   -1.105        -2.110 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566        -5.924 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.566        -5.924 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265        -0.265 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.265        -0.265 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194        -0.194 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.194        -0.194 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322459905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.981 " "Worst-case recovery slack is -3.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.981        -3.981 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -3.981        -3.981 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799       -88.666 ov5640_pclk  " "   -2.799       -88.666 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.354         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.354         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322459907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.284 " "Worst-case removal slack is -0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284        -7.928 ov5640_pclk  " "   -0.284        -7.928 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.897         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.949         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    2.949         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322459908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -127.783 ov5640_pclk  " "   -3.201      -127.783 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.487       -56.506 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.205         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.423         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.697         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.697         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.448         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.448         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.895         0.000 sys_clk  " "    9.895         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.720         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.720         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322459910 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1766322460040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1766322460057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1766322460328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460433 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1766322460445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1766322460445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.822 " "Worst-case setup slack is -3.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.822       -14.325 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.822       -14.325 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.267        -4.372 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.267        -4.372 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922       -83.714 ov5640_pclk  " "   -1.922       -83.714 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699       -50.187 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.699       -50.187 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.436        -4.027 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.436        -4.027 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.038         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.904 " "Worst-case hold slack is -0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904        -1.760 ov5640_pclk  " "   -0.904        -1.760 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -5.505 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.532        -5.505 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308        -0.308 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.308        -0.308 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.197 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.197        -0.197 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.369         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.506 " "Worst-case recovery slack is -3.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.506        -3.506 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -3.506        -3.506 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.480       -78.536 ov5640_pclk  " "   -2.480       -78.536 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.542         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.542         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.140 " "Worst-case removal slack is -0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -3.486 ov5640_pclk  " "   -0.140        -3.486 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.591         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.591         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.629         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    2.629         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -127.783 ov5640_pclk  " "   -3.201      -127.783 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.487       -56.506 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.205         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.417         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.663         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.663         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.447         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.447         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.906         0.000 sys_clk  " "    9.906         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.718         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460465 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1766322460652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1766322460810 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1766322460810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.833 " "Worst-case setup slack is -1.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.833        -6.517 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.833        -6.517 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934        -1.821 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.934        -1.821 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352        -7.203 ov5640_pclk  " "   -0.352        -7.203 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -4.904 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.278        -4.904 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.036         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.553         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.768 " "Worst-case hold slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768        -1.465 ov5640_pclk  " "   -0.768        -1.465 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320        -0.424 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.320        -0.424 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -3.046 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.290        -3.046 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041        -0.041 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.041        -0.041 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.124         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.623 " "Worst-case recovery slack is -1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623        -1.623 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -1.623        -1.623 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019       -31.438 ov5640_pclk  " "   -1.019       -31.438 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.579         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.579         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.372 " "Worst-case removal slack is -0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372       -11.262 ov5640_pclk  " "   -0.372       -11.262 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.212         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.212         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.737         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    1.737         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -85.315 ov5640_pclk  " "   -3.000       -85.315 ov5640_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -38.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.000       -38.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.409         0.000 ov5640_top:ov5640_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.692         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.734         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.465         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.465         0.000 clk_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594         0.000 sys_clk  " "    9.594         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.796         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.796         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1766322460840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1766322461311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1766322461311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766322461409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 21:07:41 2025 " "Processing ended: Sun Dec 21 21:07:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766322461409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766322461409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766322461409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766322461409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766322462208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766322462208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 21:07:42 2025 " "Processing started: Sun Dec 21 21:07:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766322462208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766322462208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766322462208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_85c_slow.vo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_85c_slow.vo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322467947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_0c_slow.vo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_0c_slow.vo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_min_1200mv_0c_fast.vo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_min_1200mv_0c_fast.vo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720.vo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720.vo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_85c_v_slow.sdo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_8_1200mv_0c_v_slow.sdo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_min_1200mv_0c_v_fast.sdo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_hdmi_1280x720_v.sdo G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/ simulation " "Generated file ov5640_hdmi_1280x720_v.sdo in folder \"G:/FPGA_Projects/Cyclone_IV/_yc_ov5640_hdmi_1280x720_sobel/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1766322468816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766322468869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 21:07:48 2025 " "Processing ended: Sun Dec 21 21:07:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766322468869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766322468869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766322468869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766322468869 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766322469470 ""}
