
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv Cov: 98% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Generic asynchronous fifo for use in a variety of devices.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_fifo_async #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int unsigned Width  = 16,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int unsigned Depth  = 3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned DepthW = $clog2(Depth+1) // derived parameter representing [0..Depth]</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="margin:0; padding:0 ">  // write port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                  clk_wr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                  rst_wr_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                  wvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output                 wready,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [Width-1:0]      wdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [DepthW-1:0]    wdepth,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // read port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                  clk_rd_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                  rst_rd_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output                 rvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                  rready,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [Width-1:0]     rdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output [DepthW-1:0]    rdepth</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(paramCheckDepth,  Depth >= 3)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  localparam int unsigned PTRV_W = $clog2(Depth);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [PTRV_W-1:0] DepthMinus1 = PTRV_W'(Depth - 1);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned PTR_WIDTH = PTRV_W+1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic [PTR_WIDTH-1:0]    fifo_wptr, fifo_rptr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [PTR_WIDTH-1:0]    fifo_wptr_sync_combi,   fifo_rptr_sync;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [PTR_WIDTH-1:0]    fifo_wptr_gray_sync,    fifo_rptr_gray_sync;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [PTR_WIDTH-1:0]    fifo_wptr_gray,         fifo_rptr_gray;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                    fifo_incr_wptr, fifo_incr_rptr, empty;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic full_wclk, full_rclk;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign wready = !full_wclk;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rvalid = !empty;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // create the write and read pointers</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign fifo_incr_wptr = wvalid & wready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign fifo_incr_rptr = rvalid & rready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////</pre>
<pre style="margin:0; padding:0 ">  // write pointer //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_wr_i or negedge rst_wr_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_wr_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      fifo_wptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (fifo_wptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_wptr <= {~fifo_wptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_wptr <= fifo_wptr + {{(PTR_WIDTH-1){1'b0}},1'b1};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id68" style="background-color: #FFB6C1; margin:0; padding:0 ">  // gray-coded version</pre>
<pre id="id69" style="background-color: #FFB6C1; margin:0; padding:0 ">  always_ff @(posedge clk_wr_i or negedge rst_wr_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_wr_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      fifo_wptr_gray <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (fifo_wptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_wptr_gray <= dec2gray({~fifo_wptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_wptr_gray <= dec2gray(fifo_wptr + {{(PTR_WIDTH-1){1'b0}},1'b1});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  prim_flop_2sync #(.Width(PTR_WIDTH)) sync_wptr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i    (clk_rd_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni   (rst_rd_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d        (fifo_wptr_gray),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q        (fifo_wptr_gray_sync));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign fifo_wptr_sync_combi = gray2dec(fifo_wptr_gray_sync);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////</pre>
<pre style="margin:0; padding:0 ">  // read pointer //</pre>
<pre style="margin:0; padding:0 ">  //////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_rd_i or negedge rst_rd_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_rd_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      fifo_rptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (fifo_incr_rptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (fifo_rptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_rptr <= {~fifo_rptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_rptr <= fifo_rptr + {{(PTR_WIDTH-1){1'b0}},1'b1};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // gray-coded version</pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_rd_i or negedge rst_rd_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_rd_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      fifo_rptr_gray <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (fifo_incr_rptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (fifo_rptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_rptr_gray <= dec2gray({~fifo_rptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        fifo_rptr_gray <= dec2gray(fifo_rptr + {{(PTR_WIDTH-1){1'b0}},1'b1});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  prim_flop_2sync #(.Width(PTR_WIDTH)) sync_rptr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i    (clk_wr_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni   (rst_wr_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d        (fifo_rptr_gray),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q        (fifo_rptr_gray_sync));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_wr_i or negedge rst_wr_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_wr_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      fifo_rptr_sync <= {PTR_WIDTH{1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      fifo_rptr_sync <= gray2dec(fifo_rptr_gray_sync);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //////////////////</pre>
<pre style="margin:0; padding:0 ">  // empty / full //</pre>
<pre style="margin:0; padding:0 ">  //////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign  full_wclk = (fifo_wptr == (fifo_rptr_sync ^ {1'b1,{(PTR_WIDTH-1){1'b0}}}));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign  full_rclk = (fifo_wptr_sync_combi == (fifo_rptr ^ {1'b1,{(PTR_WIDTH-1){1'b0}}}));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Current depth in the write clock side</pre>
<pre style="margin:0; padding:0 ">  logic  wptr_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  rptr_sync_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  [PTRV_W-1:0] wptr_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  [PTRV_W-1:0] rptr_sync_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wptr_msb = fifo_wptr[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rptr_sync_msb = fifo_rptr_sync[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wptr_value = fifo_wptr[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rptr_sync_value = fifo_rptr_sync[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wdepth = (full_wclk) ? DepthW'(Depth) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                  (wptr_msb == rptr_sync_msb) ? DepthW'(wptr_value) - DepthW'(rptr_sync_value) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                  (DepthW'(Depth) - DepthW'(rptr_sync_value) + DepthW'(wptr_value)) ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Same again in the read clock side</pre>
<pre style="margin:0; padding:0 ">  assign empty = (fifo_wptr_sync_combi ==  fifo_rptr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  rptr_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  wptr_sync_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  [PTRV_W-1:0] rptr_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic  [PTRV_W-1:0] wptr_sync_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wptr_sync_msb = fifo_wptr_sync_combi[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rptr_msb = fifo_rptr[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign wptr_sync_value = fifo_wptr_sync_combi[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rptr_value = fifo_rptr[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign rdepth = (full_rclk) ? DepthW'(Depth) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                  (wptr_sync_msb == rptr_msb) ? DepthW'(wptr_sync_value) - DepthW'(rptr_value) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                  (DepthW'(Depth) - DepthW'(rptr_value) + DepthW'(wptr_sync_value)) ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////</pre>
<pre style="margin:0; padding:0 ">  // storage //</pre>
<pre style="margin:0; padding:0 ">  /////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic [Width-1:0] storage [Depth];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_wr_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      storage[fifo_wptr[PTR_WIDTH-2:0]] <= wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign rdata = storage[fifo_rptr[PTR_WIDTH-2:0]];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // gray code conversion functions.  algorithm walks up from 0..N-1</pre>
<pre style="margin:0; padding:0 ">  // then flips the upper bit and walks down from N-1 to 0.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  function automatic [PTR_WIDTH-1:0] dec2gray(input logic [PTR_WIDTH-1:0] decval);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [PTR_WIDTH-1:0] decval_sub;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [PTR_WIDTH-2:0] decval_in;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic                 unused_decval_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    decval_sub = Depth - {1'b0,decval[PTR_WIDTH-2:0]} - 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    {unused_decval_msb, decval_in} = decval[PTR_WIDTH-1] ? decval_sub : decval;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    // Was done in two assigns for low bits and top bit</pre>
<pre style="margin:0; padding:0 ">    // but that generates a (bogus) verilator warning, so do in one assign</pre>
<pre style="margin:0; padding:0 ">    dec2gray = {decval[PTR_WIDTH-1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                {1'b0,decval_in[PTR_WIDTH-2:1]} ^ decval_in[PTR_WIDTH-2:0]};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  function automatic [PTR_WIDTH-1:0] gray2dec(input logic [PTR_WIDTH-1:0] grayval);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [PTR_WIDTH-2:0] dec_tmp, dec_tmp_sub;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic                 unused_decsub_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    dec_tmp[PTR_WIDTH-2] = grayval[PTR_WIDTH-2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int i = PTR_WIDTH-3; i >= 0; i--)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dec_tmp[i] = dec_tmp[i+1]^grayval[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    {unused_decsub_msb, dec_tmp_sub} = Depth - {1'b0,dec_tmp} - 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (grayval[PTR_WIDTH-1])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      gray2dec = {1'b1,dec_tmp_sub};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    else</pre>
<pre style="margin:0; padding:0 ">      gray2dec = {1'b0,dec_tmp};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  endfunction</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // TODO: assertions on full, empty, gray transitions</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
