Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RV32I46F5SPSoCTOP_behav xil_defaultlib.RV32I46F5SPSoCTOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 10 for port 'address' [C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.srcs/sources_1/new/RV32I46F_5SP_Debug.v:409]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/KHWL2025/Desktop/RISC-KC/FPGA_Verification/Clean_RV32I46F5SP/Clean_RV32I46F5SP.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ButtonController
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCController
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFileDebug
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchLogic
Compiling module xil_defaultlib.ByteEnableLogic
Compiling module xil_defaultlib.CSRFile_default
Compiling module xil_defaultlib.ExceptionDetector
Compiling module xil_defaultlib.TrapController
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.ForwardUnit
Compiling module xil_defaultlib.BranchPredictor
Compiling module xil_defaultlib.RV32I46F5SPDebug
Compiling module xil_defaultlib.OLEDInterface
Compiling module xil_defaultlib.RV32I46F5SPSoCTOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot RV32I46F5SPSoCTOP_behav
