// Seed: 1673059732
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd17
) (
    output supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri id_3,
    output wor id_4,
    output tri id_5
    , _id_14,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri0 id_10,
    output wire id_11,
    input tri0 id_12
);
  logic [7:0][-1 : -1 'b0] id_15;
  module_0 modCall_1 ();
  assign id_15[id_14] = -1;
endmodule
