
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level ALU
ALU
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* ~/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../../rtl/$top_level/$top_level.v}
Loading db file '/user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db'
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'USERLIB'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v
Warning:  /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v:44: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)

Inferred memory devices in process
	in routine ALU line 16 in file
		'/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |  39   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.db:ALU'
Loaded 3 designs.
Current design is 'ALU'.
ALU multiplier addern
set set_fix_multiple_port_nets "true"
true
list_designs
ALU (*)         addern          multiplier
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'ALU'.
{ALU}
link

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.db, etc
  USERLIB (library)           /user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Fri Nov 19 18:17:41 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Shorted outputs (LINT-31)                                       6
    Constant outputs (LINT-52)                                      7
--------------------------------------------------------------------------------

Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[32]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[33]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[34]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[35]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[36]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[37]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[32]' is connected directly to 'logic 0'. (LINT-52)
1
source -verbose "./timing.tcl"
10.00
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Fri Nov 19 18:17:41 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Shorted outputs (LINT-31)                                       6
    Constant outputs (LINT-52)                                      7
--------------------------------------------------------------------------------

Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[32]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[33]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[34]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[35]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[36]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to output port 'Out[37]'. (LINT-31)
Warning: In design 'multiplier', output port 'Out[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'multiplier', output port 'Out[32]' is connected directly to 'logic 0'. (LINT-52)
1
#uniquify
current_design $top_level
Current design is 'ALU'.
{ALU}
link

  Linking design 'ALU'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/rtl/ALU/ALU.db, etc
  USERLIB (library)           /user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'ALU'

Warning: The trip points for the library named USERLIB differ from those in the library named scx3_cmos8rf_lpvt_tt_1p2v_25c. (TIM-164)
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy multiplier before Pass 1 (OPT-776)
Information: Ungrouping hierarchy adder before Pass 1 (OPT-776)
Information: Ungrouping 2 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
 Implement Synthetic for 'ALU'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06   11492.6      2.93      16.1     599.6                           16610.3594      0.00  
  Mapping 'ALU_DW_mult_uns_2'
    0:00:06   12585.6      0.00       0.0     580.2                           18417.4883      0.00  
    0:00:06   12585.6      0.00       0.0     580.2                           18417.4883      0.00  
    0:00:07   12566.9      0.00       0.0     580.2                           18386.6895      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07   12332.2      0.00       0.0     576.1                           17989.9219      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:07   12168.0      0.00       0.0     575.8                           17628.4082      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:08   13743.4      0.00       0.0       0.0                           19572.7988      0.00  
    0:00:08   13743.4      0.00       0.0       0.0                           19572.7988      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08   13743.4      0.00       0.0       0.0                           19572.7988      0.00  
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:08   12886.6      0.00       0.0       0.0                           18473.1719      0.00  
    0:00:08   12886.6      0.00       0.0       0.0                           18473.1719      0.00  
    0:00:08   12886.6      0.00       0.0       0.0                           18473.1719      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08   12866.4      0.00       0.0       0.0                           18445.4883      0.00  
    0:00:09   12738.2      0.00       0.0       0.0                           18299.7070      0.00  
    0:00:09   12738.2      0.00       0.0       0.0                           18299.7070      0.00  
    0:00:09   12738.2      0.00       0.0       0.0                           18299.7070      0.00  
    0:00:09   12738.2      0.00       0.0       0.0                           18299.5508      0.00  
    0:00:09   12702.2      0.00       0.0       0.0                           18244.1406      0.00  
    0:00:09   12702.2      0.00       0.0       0.0                           18244.1406      0.00  
    0:00:09   12702.2      0.00       0.0       0.0                           18244.1406      0.00  
    0:00:09   12702.2      0.00       0.0       0.0                           18244.1406      0.00  
    0:00:09   12659.0      0.00       0.0       0.0                           18197.7637      0.00  
Loading db file '/user/stud/fall21/tls2160/Desktop/CSEE4823/Project/dc/SRAM_16KB/RF1SHD_tt_1p2v_25c_syn.db'
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
ALU             cell    y_reg[11]               y_reg_11_
ALU             cell    y_reg[12]               y_reg_12_
ALU             cell    mult_x_1/U276           mult_x_1_U276
ALU             cell    mult_x_1/U265           mult_x_1_U265
ALU             cell    mult_x_1/U257           mult_x_1_U257
ALU             cell    mult_x_1/U256           mult_x_1_U256
ALU             cell    mult_x_1/U251           mult_x_1_U251
ALU             cell    mult_x_1/U243           mult_x_1_U243
ALU             cell    mult_x_1/U242           mult_x_1_U242
ALU             cell    mult_x_1/U237           mult_x_1_U237
ALU             cell    mult_x_1/U232           mult_x_1_U232
ALU             cell    mult_x_1/U229           mult_x_1_U229
ALU             cell    mult_x_1/U227           mult_x_1_U227
ALU             cell    mult_x_1/U226           mult_x_1_U226
ALU             cell    mult_x_1/U222           mult_x_1_U222
ALU             cell    mult_x_1/U216           mult_x_1_U216
ALU             cell    mult_x_1/U215           mult_x_1_U215
ALU             cell    mult_x_1/U214           mult_x_1_U214
ALU             cell    mult_x_1/U213           mult_x_1_U213
ALU             cell    mult_x_1/U272           mult_x_1_U272
ALU             cell    mult_x_1/U254           mult_x_1_U254
ALU             cell    mult_x_1/U261           mult_x_1_U261
ALU             cell    y_reg[33]               y_reg_33_
ALU             cell    y_reg[35]               y_reg_35_
ALU             cell    y_reg[36]               y_reg_36_
ALU             cell    y_reg[34]               y_reg_34_
ALU             cell    y_reg[7]                y_reg_7_
ALU             cell    y_reg[27]               y_reg_27_
ALU             cell    y_reg[37]               y_reg_37_
ALU             cell    y_reg[31]               y_reg_31_
ALU             cell    y_reg[30]               y_reg_30_
ALU             cell    y_reg[24]               y_reg_24_
ALU             cell    y_reg[20]               y_reg_20_
ALU             cell    y_reg[14]               y_reg_14_
ALU             cell    y_reg[28]               y_reg_28_
ALU             cell    y_reg[32]               y_reg_32_
ALU             cell    y_reg[18]               y_reg_18_
ALU             cell    y_reg[13]               y_reg_13_
ALU             cell    y_reg[22]               y_reg_22_
ALU             cell    y_reg[26]               y_reg_26_
ALU             cell    y_reg[8]                y_reg_8_
ALU             cell    y_reg[16]               y_reg_16_
ALU             cell    y_reg[15]               y_reg_15_
ALU             cell    y_reg[19]               y_reg_19_
ALU             cell    y_reg[17]               y_reg_17_
ALU             cell    y_reg[23]               y_reg_23_
ALU             cell    y_reg[21]               y_reg_21_
ALU             cell    y_reg[29]               y_reg_29_
ALU             cell    y_reg[25]               y_reg_25_
ALU             cell    y_reg[10]               y_reg_10_
ALU             cell    y_reg[9]                y_reg_9_
ALU             cell    y_reg[38]               y_reg_38_
ALU             cell    y_reg[4]                y_reg_4_
ALU             cell    y_reg[5]                y_reg_5_
ALU             cell    y_reg[3]                y_reg_3_
ALU             cell    y_reg[6]                y_reg_6_
ALU             cell    y_reg[1]                y_reg_1_
ALU             cell    y_reg[0]                y_reg_0_
ALU             cell    y_reg[2]                y_reg_2_
ALU             net     adder/N0                adder_N0
ALU             net     mult_x_1/n541           mult_x_1_n541
ALU             net     mult_x_1/n540           mult_x_1_n540
ALU             net     mult_x_1/n539           mult_x_1_n539
ALU             net     mult_x_1/n538           mult_x_1_n538
ALU             net     mult_x_1/n537           mult_x_1_n537
ALU             net     mult_x_1/n536           mult_x_1_n536
ALU             net     mult_x_1/n535           mult_x_1_n535
ALU             net     mult_x_1/n533           mult_x_1_n533
ALU             net     mult_x_1/n532           mult_x_1_n532
ALU             net     mult_x_1/n525           mult_x_1_n525
ALU             net     mult_x_1/n524           mult_x_1_n524
ALU             net     mult_x_1/n523           mult_x_1_n523
ALU             net     mult_x_1/n521           mult_x_1_n521
ALU             net     mult_x_1/n520           mult_x_1_n520
ALU             net     mult_x_1/n519           mult_x_1_n519
ALU             net     mult_x_1/n518           mult_x_1_n518
ALU             net     mult_x_1/n517           mult_x_1_n517
ALU             net     mult_x_1/n516           mult_x_1_n516
ALU             net     mult_x_1/n515           mult_x_1_n515
ALU             net     mult_x_1/n514           mult_x_1_n514
ALU             net     mult_x_1/n513           mult_x_1_n513
ALU             net     mult_x_1/n512           mult_x_1_n512
ALU             net     mult_x_1/n509           mult_x_1_n509
ALU             net     mult_x_1/n508           mult_x_1_n508
ALU             net     mult_x_1/n505           mult_x_1_n505
ALU             net     mult_x_1/n504           mult_x_1_n504
ALU             net     mult_x_1/n503           mult_x_1_n503
ALU             net     mult_x_1/n502           mult_x_1_n502
ALU             net     mult_x_1/n501           mult_x_1_n501
ALU             net     mult_x_1/n500           mult_x_1_n500
ALU             net     mult_x_1/n499           mult_x_1_n499
ALU             net     mult_x_1/n498           mult_x_1_n498
ALU             net     mult_x_1/n497           mult_x_1_n497
ALU             net     mult_x_1/n496           mult_x_1_n496
ALU             net     mult_x_1/n495           mult_x_1_n495
ALU             net     mult_x_1/n494           mult_x_1_n494
ALU             net     mult_x_1/n489           mult_x_1_n489
ALU             net     mult_x_1/n488           mult_x_1_n488
ALU             net     mult_x_1/n487           mult_x_1_n487
ALU             net     mult_x_1/n485           mult_x_1_n485
ALU             net     mult_x_1/n484           mult_x_1_n484
ALU             net     mult_x_1/n483           mult_x_1_n483
ALU             net     mult_x_1/n482           mult_x_1_n482
ALU             net     mult_x_1/n481           mult_x_1_n481
ALU             net     mult_x_1/n480           mult_x_1_n480
ALU             net     mult_x_1/n479           mult_x_1_n479
ALU             net     mult_x_1/n478           mult_x_1_n478
ALU             net     mult_x_1/n476           mult_x_1_n476
ALU             net     mult_x_1/n473           mult_x_1_n473
ALU             net     mult_x_1/n472           mult_x_1_n472
ALU             net     mult_x_1/n470           mult_x_1_n470
ALU             net     mult_x_1/n469           mult_x_1_n469
ALU             net     mult_x_1/n468           mult_x_1_n468
ALU             net     mult_x_1/n467           mult_x_1_n467
ALU             net     mult_x_1/n463           mult_x_1_n463
ALU             net     mult_x_1/n462           mult_x_1_n462
ALU             net     mult_x_1/n461           mult_x_1_n461
ALU             net     mult_x_1/n460           mult_x_1_n460
ALU             net     mult_x_1/n459           mult_x_1_n459
ALU             net     mult_x_1/n458           mult_x_1_n458
ALU             net     mult_x_1/n457           mult_x_1_n457
ALU             net     mult_x_1/n453           mult_x_1_n453
ALU             net     mult_x_1/n452           mult_x_1_n452
ALU             net     mult_x_1/n451           mult_x_1_n451
ALU             net     mult_x_1/n450           mult_x_1_n450
ALU             net     mult_x_1/n449           mult_x_1_n449
ALU             net     mult_x_1/n448           mult_x_1_n448
ALU             net     mult_x_1/n447           mult_x_1_n447
ALU             net     mult_x_1/n446           mult_x_1_n446
ALU             net     mult_x_1/n445           mult_x_1_n445
ALU             net     mult_x_1/n443           mult_x_1_n443
ALU             net     mult_x_1/n442           mult_x_1_n442
ALU             net     mult_x_1/n440           mult_x_1_n440
ALU             net     mult_x_1/n437           mult_x_1_n437
ALU             net     mult_x_1/n436           mult_x_1_n436
ALU             net     mult_x_1/n433           mult_x_1_n433
ALU             net     mult_x_1/n432           mult_x_1_n432
ALU             net     mult_x_1/n431           mult_x_1_n431
ALU             net     mult_x_1/n430           mult_x_1_n430
ALU             net     mult_x_1/n428           mult_x_1_n428
ALU             net     mult_x_1/n427           mult_x_1_n427
ALU             net     mult_x_1/n426           mult_x_1_n426
ALU             net     mult_x_1/n423           mult_x_1_n423
ALU             net     mult_x_1/n422           mult_x_1_n422
ALU             net     mult_x_1/n421           mult_x_1_n421
ALU             net     mult_x_1/n419           mult_x_1_n419
ALU             net     mult_x_1/n418           mult_x_1_n418
ALU             net     mult_x_1/n417           mult_x_1_n417
ALU             net     mult_x_1/n416           mult_x_1_n416
ALU             net     mult_x_1/n415           mult_x_1_n415
ALU             net     mult_x_1/n414           mult_x_1_n414
ALU             net     mult_x_1/n413           mult_x_1_n413
ALU             net     mult_x_1/n412           mult_x_1_n412
ALU             net     mult_x_1/n411           mult_x_1_n411
ALU             net     mult_x_1/n410           mult_x_1_n410
ALU             net     mult_x_1/n409           mult_x_1_n409
ALU             net     mult_x_1/n408           mult_x_1_n408
ALU             net     mult_x_1/n407           mult_x_1_n407
ALU             net     mult_x_1/n406           mult_x_1_n406
ALU             net     mult_x_1/n400           mult_x_1_n400
ALU             net     mult_x_1/n398           mult_x_1_n398
ALU             net     mult_x_1/n396           mult_x_1_n396
ALU             net     mult_x_1/n381           mult_x_1_n381
ALU             net     mult_x_1/n378           mult_x_1_n378
ALU             net     mult_x_1/n377           mult_x_1_n377
ALU             net     mult_x_1/n376           mult_x_1_n376
ALU             net     mult_x_1/n375           mult_x_1_n375
ALU             net     mult_x_1/n374           mult_x_1_n374
ALU             net     mult_x_1/n373           mult_x_1_n373
ALU             net     mult_x_1/n372           mult_x_1_n372
ALU             net     mult_x_1/n371           mult_x_1_n371
ALU             net     mult_x_1/n370           mult_x_1_n370
ALU             net     mult_x_1/n369           mult_x_1_n369
ALU             net     mult_x_1/n368           mult_x_1_n368
ALU             net     mult_x_1/n367           mult_x_1_n367
ALU             net     mult_x_1/n366           mult_x_1_n366
ALU             net     mult_x_1/n365           mult_x_1_n365
ALU             net     mult_x_1/n364           mult_x_1_n364
ALU             net     mult_x_1/n363           mult_x_1_n363
ALU             net     mult_x_1/n362           mult_x_1_n362
ALU             net     mult_x_1/n361           mult_x_1_n361
ALU             net     mult_x_1/n360           mult_x_1_n360
ALU             net     mult_x_1/n359           mult_x_1_n359
ALU             net     mult_x_1/n358           mult_x_1_n358
ALU             net     mult_x_1/n357           mult_x_1_n357
ALU             net     mult_x_1/n356           mult_x_1_n356
ALU             net     mult_x_1/n355           mult_x_1_n355
ALU             net     mult_x_1/n354           mult_x_1_n354
ALU             net     mult_x_1/n353           mult_x_1_n353
ALU             net     mult_x_1/n352           mult_x_1_n352
ALU             net     mult_x_1/n351           mult_x_1_n351
ALU             net     mult_x_1/n350           mult_x_1_n350
ALU             net     mult_x_1/n349           mult_x_1_n349
ALU             net     mult_x_1/n348           mult_x_1_n348
ALU             net     mult_x_1/n347           mult_x_1_n347
ALU             net     mult_x_1/n346           mult_x_1_n346
ALU             net     mult_x_1/n345           mult_x_1_n345
ALU             net     mult_x_1/n344           mult_x_1_n344
ALU             net     mult_x_1/n343           mult_x_1_n343
ALU             net     mult_x_1/n342           mult_x_1_n342
ALU             net     mult_x_1/n341           mult_x_1_n341
ALU             net     mult_x_1/n340           mult_x_1_n340
ALU             net     mult_x_1/n339           mult_x_1_n339
ALU             net     mult_x_1/n338           mult_x_1_n338
ALU             net     mult_x_1/n337           mult_x_1_n337
ALU             net     mult_x_1/n336           mult_x_1_n336
ALU             net     mult_x_1/n335           mult_x_1_n335
ALU             net     mult_x_1/n334           mult_x_1_n334
ALU             net     mult_x_1/n333           mult_x_1_n333
ALU             net     mult_x_1/n332           mult_x_1_n332
ALU             net     mult_x_1/n331           mult_x_1_n331
ALU             net     mult_x_1/n330           mult_x_1_n330
ALU             net     mult_x_1/n329           mult_x_1_n329
ALU             net     mult_x_1/n328           mult_x_1_n328
ALU             net     mult_x_1/n327           mult_x_1_n327
ALU             net     mult_x_1/n326           mult_x_1_n326
ALU             net     mult_x_1/n325           mult_x_1_n325
ALU             net     mult_x_1/n324           mult_x_1_n324
ALU             net     mult_x_1/n323           mult_x_1_n323
ALU             net     mult_x_1/n322           mult_x_1_n322
ALU             net     mult_x_1/n321           mult_x_1_n321
ALU             net     mult_x_1/n320           mult_x_1_n320
ALU             net     mult_x_1/n319           mult_x_1_n319
ALU             net     mult_x_1/n318           mult_x_1_n318
ALU             net     mult_x_1/n317           mult_x_1_n317
ALU             net     mult_x_1/n316           mult_x_1_n316
ALU             net     mult_x_1/n315           mult_x_1_n315
ALU             net     mult_x_1/n314           mult_x_1_n314
ALU             net     mult_x_1/n313           mult_x_1_n313
ALU             net     mult_x_1/n312           mult_x_1_n312
ALU             net     mult_x_1/n311           mult_x_1_n311
ALU             net     mult_x_1/n310           mult_x_1_n310
ALU             net     mult_x_1/n309           mult_x_1_n309
ALU             net     mult_x_1/n308           mult_x_1_n308
ALU             net     mult_x_1/n307           mult_x_1_n307
ALU             net     mult_x_1/n306           mult_x_1_n306
ALU             net     mult_x_1/n305           mult_x_1_n305
ALU             net     mult_x_1/n304           mult_x_1_n304
ALU             net     mult_x_1/n303           mult_x_1_n303
ALU             net     mult_x_1/n302           mult_x_1_n302
ALU             net     mult_x_1/n301           mult_x_1_n301
ALU             net     mult_x_1/n300           mult_x_1_n300
ALU             net     mult_x_1/n299           mult_x_1_n299
ALU             net     mult_x_1/n298           mult_x_1_n298
ALU             net     mult_x_1/n297           mult_x_1_n297
ALU             net     mult_x_1/n296           mult_x_1_n296
ALU             net     mult_x_1/n294           mult_x_1_n294
ALU             net     mult_x_1/n293           mult_x_1_n293
ALU             net     mult_x_1/n292           mult_x_1_n292
ALU             net     mult_x_1/n291           mult_x_1_n291
ALU             net     mult_x_1/n290           mult_x_1_n290
ALU             net     mult_x_1/n289           mult_x_1_n289
ALU             net     mult_x_1/n288           mult_x_1_n288
ALU             net     mult_x_1/n287           mult_x_1_n287
ALU             net     mult_x_1/n286           mult_x_1_n286
ALU             net     mult_x_1/n285           mult_x_1_n285
ALU             net     mult_x_1/n284           mult_x_1_n284
ALU             net     mult_x_1/n281           mult_x_1_n281
ALU             net     mult_x_1/n280           mult_x_1_n280
ALU             net     mult_x_1/n279           mult_x_1_n279
ALU             net     mult_x_1/n278           mult_x_1_n278
ALU             net     mult_x_1/n277           mult_x_1_n277
ALU             net     mult_x_1/n276           mult_x_1_n276
ALU             net     mult_x_1/n275           mult_x_1_n275
ALU             net     mult_x_1/n274           mult_x_1_n274
ALU             net     mult_x_1/n273           mult_x_1_n273
ALU             net     mult_x_1/n272           mult_x_1_n272
ALU             net     mult_x_1/n271           mult_x_1_n271
ALU             net     mult_x_1/n270           mult_x_1_n270
ALU             net     mult_x_1/n269           mult_x_1_n269
ALU             net     mult_x_1/n268           mult_x_1_n268
ALU             net     mult_x_1/n267           mult_x_1_n267
ALU             net     mult_x_1/n266           mult_x_1_n266
ALU             net     mult_x_1/n265           mult_x_1_n265
ALU             net     mult_x_1/n264           mult_x_1_n264
ALU             net     mult_x_1/n263           mult_x_1_n263
ALU             net     mult_x_1/n262           mult_x_1_n262
ALU             net     mult_x_1/n261           mult_x_1_n261
ALU             net     mult_x_1/n260           mult_x_1_n260
ALU             net     mult_x_1/n259           mult_x_1_n259
ALU             net     mult_x_1/n258           mult_x_1_n258
ALU             net     mult_x_1/n257           mult_x_1_n257
ALU             net     mult_x_1/n256           mult_x_1_n256
ALU             net     mult_x_1/n255           mult_x_1_n255
ALU             net     mult_x_1/n254           mult_x_1_n254
ALU             net     mult_x_1/n253           mult_x_1_n253
ALU             net     mult_x_1/n252           mult_x_1_n252
ALU             net     mult_x_1/n251           mult_x_1_n251
ALU             net     mult_x_1/n250           mult_x_1_n250
ALU             net     mult_x_1/n249           mult_x_1_n249
ALU             net     mult_x_1/n248           mult_x_1_n248
ALU             net     mult_x_1/n247           mult_x_1_n247
ALU             net     mult_x_1/n246           mult_x_1_n246
ALU             net     mult_x_1/n245           mult_x_1_n245
ALU             net     mult_x_1/n244           mult_x_1_n244
ALU             net     mult_x_1/n243           mult_x_1_n243
ALU             net     mult_x_1/n242           mult_x_1_n242
ALU             net     mult_x_1/n241           mult_x_1_n241
ALU             net     mult_x_1/n240           mult_x_1_n240
ALU             net     mult_x_1/n237           mult_x_1_n237
ALU             net     mult_x_1/n236           mult_x_1_n236
ALU             net     mult_x_1/n235           mult_x_1_n235
ALU             net     mult_x_1/n234           mult_x_1_n234
ALU             net     mult_x_1/n233           mult_x_1_n233
ALU             net     mult_x_1/n232           mult_x_1_n232
ALU             net     mult_x_1/n231           mult_x_1_n231
ALU             net     mult_x_1/n230           mult_x_1_n230
ALU             net     mult_x_1/n229           mult_x_1_n229
ALU             net     mult_x_1/n228           mult_x_1_n228
ALU             net     mult_x_1/n227           mult_x_1_n227
ALU             net     mult_x_1/n226           mult_x_1_n226
ALU             net     mult_x_1/n225           mult_x_1_n225
ALU             net     mult_x_1/n224           mult_x_1_n224
ALU             net     mult_x_1/n223           mult_x_1_n223
ALU             net     mult_x_1/n222           mult_x_1_n222
ALU             net     mult_x_1/n221           mult_x_1_n221
ALU             net     mult_x_1/n220           mult_x_1_n220
ALU             net     mult_x_1/n219           mult_x_1_n219
ALU             net     mult_x_1/n218           mult_x_1_n218
ALU             net     mult_x_1/n217           mult_x_1_n217
ALU             net     mult_x_1/n216           mult_x_1_n216
ALU             net     mult_x_1/n215           mult_x_1_n215
ALU             net     mult_x_1/n214           mult_x_1_n214
ALU             net     mult_x_1/n213           mult_x_1_n213
ALU             net     mult_x_1/n212           mult_x_1_n212
ALU             net     mult_x_1/n211           mult_x_1_n211
ALU             net     mult_x_1/n210           mult_x_1_n210
ALU             net     mult_x_1/n209           mult_x_1_n209
ALU             net     mult_x_1/n208           mult_x_1_n208
ALU             net     mult_x_1/n205           mult_x_1_n205
ALU             net     mult_x_1/n204           mult_x_1_n204
ALU             net     mult_x_1/n203           mult_x_1_n203
ALU             net     mult_x_1/n202           mult_x_1_n202
ALU             net     mult_x_1/n201           mult_x_1_n201
ALU             net     mult_x_1/n200           mult_x_1_n200
ALU             net     mult_x_1/n199           mult_x_1_n199
ALU             net     mult_x_1/n198           mult_x_1_n198
ALU             net     mult_x_1/n197           mult_x_1_n197
ALU             net     mult_x_1/n196           mult_x_1_n196
ALU             net     mult_x_1/n195           mult_x_1_n195
ALU             net     mult_x_1/n194           mult_x_1_n194
ALU             net     mult_x_1/n193           mult_x_1_n193
ALU             net     mult_x_1/n192           mult_x_1_n192
ALU             net     mult_x_1/n191           mult_x_1_n191
ALU             net     mult_x_1/n190           mult_x_1_n190
ALU             net     mult_x_1/n189           mult_x_1_n189
ALU             net     mult_x_1/n188           mult_x_1_n188
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/dc/ALU/ALU.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall21/tls2160/Desktop/CSEE4823/FIR_Filter/dc/ALU/ALU.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
ALU.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Thank you...
