{"Run":[{"clk": {"type": "clock", "size": 1, "state": 0, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3942645769}, "instrd": {"type": "logic", "size": 32, "state": 3818913802}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 4}, "braddr": {"type": "logic", "size": 32, "state": 18}, "fe": {"type": "logic", "size": 32, "state": 2172748161}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 3}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2172748161}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818954752}, "instrd": {"type": "logic", "size": 32, "state": 3942645769}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 8}, "braddr": {"type": "logic", "size": 32, "state": 48}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 2172748161}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 10}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3813670912}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 2172748161}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 36}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 14}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 36}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 167772164}, "instrd": {"type": "logic", "size": 32, "state": 3813670912}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 52}, "braddr": {"type": "logic", "size": 32, "state": 56}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 14}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917888}, "instrd": {"type": "logic", "size": 32, "state": 167772164}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 56}, "braddr": {"type": "logic", "size": 32, "state": 76}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 14}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 3818917888}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 60}, "braddr": {"type": "logic", "size": 32, "state": 64}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 16}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 16}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 9}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 10}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 9}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 9}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 9}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 9}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 9}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 9}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 19}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 9}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 9}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 9}, "rd2m": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 9}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 19}, "fw": {"type": "logic", "size": 32, "state": 9}, "rd1e": {"type": "logic", "size": 32, "state": 9}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 9}, "rd2e": {"type": "logic", "size": 32, "state": 10}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 19}, "rd2m": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 19}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 19}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 19}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 9}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 9}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 27}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 19}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 19}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 7}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 27}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 19}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 27}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766554624}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 27}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 7}, "fw": {"type": "logic", "size": 32, "state": 27}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 27}, "alub": {"type": "logic", "size": 32, "state": 4294967280}, "aluse": {"type": "logic", "size": 4, "state": 15}, "ra1e": {"type": "logic", "size": 4, "state": 15}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 15}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4294967280}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796893697}, "instrd": {"type": "logic", "size": 32, "state": 3766554624}, "wd3": {"type": "logic", "size": 32, "state": 7}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 68}, "fe": {"type": "logic", "size": 32, "state": 7}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 7}, "rd1e": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 7}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 7}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 15}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 452984828}, "instrd": {"type": "logic", "size": 32, "state": 3796893697}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 34}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 7}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 27}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 27}, "rd2e": {"type": "logic", "size": 32, "state": 7}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 7}, "rd2m": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 15}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3785359361}, "instrd": {"type": "logic", "size": 32, "state": 452984828}, "wd3": {"type": "logic", "size": 32, "state": 7}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 6}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 34}, "fw": {"type": "logic", "size": 32, "state": 7}, "rd1e": {"type": "logic", "size": 32, "state": 7}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 7}, "rd2e": {"type": "logic", "size": 32, "state": 27}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 34}, "rd2m": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 1}}]}