Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Mon Oct  4 18:26:21 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[33]:SLn
  Delay (ns):              0.386
  Slack (ns):             -2.544
  Arrival (ns):            6.553
  Required (ns):           9.097
  Operating Conditions: slow_lv_lt

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[7]:SLn
  Delay (ns):              0.421
  Slack (ns):             -2.514
  Arrival (ns):            6.588
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[20]:SLn
  Delay (ns):              0.421
  Slack (ns):             -2.514
  Arrival (ns):            6.588
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[9]:SLn
  Delay (ns):              0.423
  Slack (ns):             -2.512
  Arrival (ns):            6.590
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[3]:SLn
  Delay (ns):              0.423
  Slack (ns):             -2.512
  Arrival (ns):            6.590
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 6
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[8]:SLn
  Delay (ns):              0.424
  Slack (ns):             -2.511
  Arrival (ns):            6.591
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[6]:SLn
  Delay (ns):              0.424
  Slack (ns):             -2.511
  Arrival (ns):            6.591
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[5]:SLn
  Delay (ns):              0.475
  Slack (ns):             -2.461
  Arrival (ns):            6.642
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[0]:SLn
  Delay (ns):              0.475
  Slack (ns):             -2.461
  Arrival (ns):            6.642
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 10
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[4]:SLn
  Delay (ns):              0.475
  Slack (ns):             -2.460
  Arrival (ns):            6.642
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[12]:SLn
  Delay (ns):              0.476
  Slack (ns):             -2.460
  Arrival (ns):            6.643
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 12
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[1]:SLn
  Delay (ns):              0.477
  Slack (ns):             -2.459
  Arrival (ns):            6.644
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 13
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[13]:SLn
  Delay (ns):              0.477
  Slack (ns):             -2.459
  Arrival (ns):            6.644
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 14
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[2]:SLn
  Delay (ns):              0.477
  Slack (ns):             -2.458
  Arrival (ns):            6.644
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[14]:SLn
  Delay (ns):              0.479
  Slack (ns):             -2.457
  Arrival (ns):            6.646
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[10]:SLn
  Delay (ns):              0.479
  Slack (ns):             -2.456
  Arrival (ns):            6.646
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[1]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.414
  Arrival (ns):            6.691
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[19]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.414
  Arrival (ns):            6.691
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[18]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.414
  Arrival (ns):            6.691
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[17]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.414
  Arrival (ns):            6.691
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[0]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.414
  Arrival (ns):            6.691
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 22
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[11]:SLn
  Delay (ns):              0.525
  Slack (ns):             -2.413
  Arrival (ns):            6.692
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 23
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[0]:SLn
  Delay (ns):              0.526
  Slack (ns):             -2.412
  Arrival (ns):            6.693
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[16]:SLn
  Delay (ns):              0.526
  Slack (ns):             -2.412
  Arrival (ns):            6.693
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[15]:SLn
  Delay (ns):              0.526
  Slack (ns):             -2.412
  Arrival (ns):            6.693
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 26
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[24]:SLn
  Delay (ns):              0.526
  Slack (ns):             -2.412
  Arrival (ns):            6.693
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 27
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[27]:SLn
  Delay (ns):              0.527
  Slack (ns):             -2.411
  Arrival (ns):            6.694
  Required (ns):           9.105
  Operating Conditions: slow_lv_lt

Path 28
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[5]:SLn
  Delay (ns):              0.384
  Slack (ns):             -2.357
  Arrival (ns):            4.630
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[3]:SLn
  Delay (ns):              0.384
  Slack (ns):             -2.357
  Arrival (ns):            4.630
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[1]:SLn
  Delay (ns):              0.384
  Slack (ns):             -2.357
  Arrival (ns):            4.630
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 31
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[9]:SLn
  Delay (ns):              0.385
  Slack (ns):             -2.356
  Arrival (ns):            4.631
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[11]:SLn
  Delay (ns):              0.385
  Slack (ns):             -2.356
  Arrival (ns):            4.631
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 33
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[7]:SLn
  Delay (ns):              0.385
  Slack (ns):             -2.355
  Arrival (ns):            4.631
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[4]:SLn
  Delay (ns):              0.386
  Slack (ns):             -2.355
  Arrival (ns):            4.632
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[2]:SLn
  Delay (ns):              0.386
  Slack (ns):             -2.355
  Arrival (ns):            4.632
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 36
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[8]:SLn
  Delay (ns):              0.387
  Slack (ns):             -2.354
  Arrival (ns):            4.633
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 37
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[13]:SLn
  Delay (ns):              0.388
  Slack (ns):             -2.354
  Arrival (ns):            4.634
  Required (ns):           6.988
  Operating Conditions: fast_hv_lt

Path 38
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[10]:SLn
  Delay (ns):              0.387
  Slack (ns):             -2.354
  Arrival (ns):            4.633
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[6]:SLn
  Delay (ns):              0.387
  Slack (ns):             -2.353
  Arrival (ns):            4.633
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[23]:SLn
  Delay (ns):              0.389
  Slack (ns):             -2.353
  Arrival (ns):            4.635
  Required (ns):           6.988
  Operating Conditions: fast_hv_lt

Path 41
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[17]:SLn
  Delay (ns):              0.388
  Slack (ns):             -2.353
  Arrival (ns):            4.634
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 42
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[15]:SLn
  Delay (ns):              0.388
  Slack (ns):             -2.353
  Arrival (ns):            4.634
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 43
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[21]:SLn
  Delay (ns):              0.389
  Slack (ns):             -2.352
  Arrival (ns):            4.635
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 44
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[19]:SLn
  Delay (ns):              0.389
  Slack (ns):             -2.352
  Arrival (ns):            4.635
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 45
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[12]:SLn
  Delay (ns):              0.390
  Slack (ns):             -2.352
  Arrival (ns):            4.636
  Required (ns):           6.988
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[16]:SLn
  Delay (ns):              0.390
  Slack (ns):             -2.351
  Arrival (ns):            4.636
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 47
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[14]:SLn
  Delay (ns):              0.390
  Slack (ns):             -2.351
  Arrival (ns):            4.636
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[22]:SLn
  Delay (ns):              0.391
  Slack (ns):             -2.350
  Arrival (ns):            4.637
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[20]:SLn
  Delay (ns):              0.391
  Slack (ns):             -2.350
  Arrival (ns):            4.637
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 50
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[18]:SLn
  Delay (ns):              0.391
  Slack (ns):             -2.350
  Arrival (ns):            4.637
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 51
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[21]:SLn
  Delay (ns):              0.401
  Slack (ns):             -2.339
  Arrival (ns):            4.647
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 52
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[28]:SLn
  Delay (ns):              0.402
  Slack (ns):             -2.338
  Arrival (ns):            4.648
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 53
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[25]:SLn
  Delay (ns):              0.402
  Slack (ns):             -2.338
  Arrival (ns):            4.648
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 54
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[24]:SLn
  Delay (ns):              0.402
  Slack (ns):             -2.338
  Arrival (ns):            4.648
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 55
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[32]:SLn
  Delay (ns):              0.402
  Slack (ns):             -2.337
  Arrival (ns):            4.648
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 56
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[31]:SLn
  Delay (ns):              0.403
  Slack (ns):             -2.337
  Arrival (ns):            4.649
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[22]:SLn
  Delay (ns):              0.403
  Slack (ns):             -2.337
  Arrival (ns):            4.649
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 58
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[29]:SLn
  Delay (ns):              0.404
  Slack (ns):             -2.336
  Arrival (ns):            4.650
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 59
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[26]:SLn
  Delay (ns):              0.404
  Slack (ns):             -2.336
  Arrival (ns):            4.650
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 60
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[23]:SLn
  Delay (ns):              0.404
  Slack (ns):             -2.336
  Arrival (ns):            4.650
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 61
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[30]:SLn
  Delay (ns):              0.404
  Slack (ns):             -2.335
  Arrival (ns):            4.650
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/Ieq80kEBGGEqzFzrHKI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_48/ImCq:D
  Delay (ns):              0.201
  Slack (ns):              0.054
  Arrival (ns):            4.552
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/Ieq80kEBGGEqzFzrHKDn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_52/ImCq:D
  Delay (ns):              0.201
  Slack (ns):              0.054
  Arrival (ns):            4.552
  Required (ns):           4.498
  Operating Conditions: fast_hv_lt

Path 64
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[22]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[26]:D
  Delay (ns):              0.202
  Slack (ns):              0.055
  Arrival (ns):            4.540
  Required (ns):           4.485
  Operating Conditions: fast_hv_lt

Path 65
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[16]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[20]:D
  Delay (ns):              0.208
  Slack (ns):              0.062
  Arrival (ns):            4.546
  Required (ns):           4.484
  Operating Conditions: fast_hv_lt

Path 66
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.065
  Arrival (ns):            1.794
  Required (ns):           1.729
  Operating Conditions: fast_hv_lt

Path 67
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[2]:D
  Delay (ns):              0.212
  Slack (ns):              0.067
  Arrival (ns):            4.545
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/ImCr:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.510
  Required (ns):           4.442
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/ImCr:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.510
  Required (ns):           4.442
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_16/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_16/ImCr:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.510
  Required (ns):           4.442
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplri25C4uEdfG8Fc1l32J1dHEjq94J923:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplpCKEDIoka0lEoFt2akJ8HwhiA5ibG7J:D
  Delay (ns):              0.142
  Slack (ns):              0.068
  Arrival (ns):            4.495
  Required (ns):           4.427
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqm3:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.477
  Required (ns):           4.409
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKq7J:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.482
  Required (ns):           4.414
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKq23:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.483
  Required (ns):           4.415
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IofE4bw879iG45efoqs7hyqGrxHvJbmvqav6zgwpvn7sh81w1g1BHr19bjHrttIL10a9HA6FDza23:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG44pz7J:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.503
  Required (ns):           4.435
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Iir6KlzH6uEDxxAkmc2ELf0akr84Bq9DoDsi3f3kI3v0A1287FjEmHbk6yodve3w7aqbeEysEyfGt6bJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Iir6KlzH6uEDxxAkmc2ELf0akr84Bq9DoDsi3f3kI3v0A1287FjEmHbk6yodve3w7aqbeEysEyfJ1rDn:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.509
  Required (ns):           4.441
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
  Delay (ns):              0.142
  Slack (ns):              0.068
  Arrival (ns):            4.499
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplovrbFkh1JK2JA6lIsEJG9awii07gbI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplnd9kGyaJHsKdkxemBwKc00Bh2wkkjbJ:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.497
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplnd9kGyaJHsKdkxemBwKc00Bh2wkkiI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opll8ftHBGpEDpi6nI3ieKksfehar9oqbJ:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.496
  Required (ns):           4.427
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opltHEnAc8einixJuG0EqJluDkkyI2Bvxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opls0kwBq1wf7z3tl8HkKJtmrzjIEfF223:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.498
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo9qm3gdrHxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo90mdg8KJm3:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.495
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKrbJ:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.480
  Required (ns):           4.410
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_162/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IblrpjDK5iAqgFeCA2bx0qjc5opb04Dy1DB5uzDL7J8fw517zmkdtrm4II3:D
  Delay (ns):              0.144
  Slack (ns):              0.070
  Arrival (ns):            4.506
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 84
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[3]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[2]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            1.740
  Required (ns):           1.670
  Operating Conditions: fast_hv_lt

Path 85
  From: system_top_0/fmc_out[0]:CLK
  To:   system_top_0/fmc_out[1]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.402
  Required (ns):           4.331
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opedj2C61e0p7hDij84J3DoalBdyFvd6hn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opebDKL7EJInfyI4a0LqlDvDCecIAKhDm3:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.499
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[21]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.496
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IiJ29bKaBKo4IEozC7KmBg9khvvFEAlCwrpbJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IiJ29bKaBKo4IEozC7KmBg9khvvFEAmhpvwhn:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.497
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5oplovrbFkh1JK2JA6lIsEJG9awii07gbI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5oplnd9kGyaJHsKdkxemBwKc00Bh2wkkjbJ:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.500
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IyBGKIs3Gu1lLptns6icc0B9J9z8xKCktfiGrp7ch19Dpe7Bo3zBgzKvAmpGC423:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IyBGKIs3Gu1lLptns6icc0B9J9z8xKCktfiGrp7ch19Dpe7Bo3zBgzKvAmpGC47J:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.502
  Required (ns):           4.430
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IxjbK2BIbgpl8DpIL96m3:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.490
  Required (ns):           4.418
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IxjbK2BIbgpl8DpIL96hn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.486
  Required (ns):           4.414
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqDn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.488
  Required (ns):           4.416
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.496
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.503
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 96
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[15]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.494
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 97
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[51]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iek255kcfii6Cza6kBrJ:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.477
  Required (ns):           4.405
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.504
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.504
  Required (ns):           4.431
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[23]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[13]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.483
  Required (ns):           4.410
  Operating Conditions: fast_hv_lt

