
# Broadcom bcmdhd (DHD) Wi-Fi Driver â€” Bus Layer: SDIO vs PCIe


## 1. æœ¬ç« å®šä½

åœ¨ bcmdhd æ¶æ§‹ä¸­ï¼Œ**Bus Layer æ˜¯æœ€è²¼è¿‘ç¡¬é«”ã€ä¹Ÿæœ€å®¹æ˜“å°è‡´ç³»çµ±ä¸ç©©å®šçš„å±¤ç´š**ã€‚  
åŒä¸€å¥— DHD coreï¼Œæ›æˆä¸åŒ busï¼ˆSDIO / PCIeï¼‰ï¼Œè¡Œç‚ºã€æ•ˆèƒ½ã€debug é›£åº¦éƒ½æœƒå‡ºç¾å·¨å¤§å·®ç•°ã€‚

æœ¬ç« ç›®æ¨™ï¼š

- æ¸…æ¥šæ¯”è¼ƒ **SDIO èˆ‡ PCIe çš„è¨­è¨ˆå–å‘**
- å»ºç«‹ **bring-up èˆ‡æ•…éšœå®šä½çš„åˆ¤æ–·æ¨¡å‹**

---

## 2. Bus Layer åœ¨ DHD ä¸­çš„è§’è‰²

### 2.1 Bus Layer çš„è²¬ä»»é‚Šç•Œ

Bus layer è² è²¬ï¼š

- èˆ‡ç¡¬é«”ä»‹é¢ç›´æ¥äº’å‹•ï¼ˆSDIO / PCIeï¼‰
- å°è£èˆ‡å‚³é€ï¼š
  - control packetï¼ˆioctl / iovarï¼‰
  - data packetï¼ˆTX / RXï¼‰
- firmware download / reset / power state åˆ‡æ›

Bus layer **ä¸è² è²¬**ï¼š

- MAC / MLME é‚è¼¯
- cfg80211 èªæ„
- flow control policyï¼ˆä½†è¦å›å ±ç‹€æ…‹ï¼‰

---

### 2.2 å…±é€šçš„ Bus æŠ½è±¡ä»‹é¢

ä¸è«– SDIO æˆ– PCIeï¼ŒDHD core åªé€éæŠ½è±¡ API å‘¼å«ï¼š

```
dhd_bus_txdata()
dhd_bus_txctl()
dhd_bus_rxctl()
dhd_bus_start()
dhd_bus_stop()
```
ğŸ‘‰ å·®ç•°å…¨éƒ¨è—åœ¨ bus-specific æª”æ¡ˆä¸­


## 3. SDIO Busï¼ˆ`dhd_sdio.c`ï¼‰

### 3.1 SDIO çš„è¨­è¨ˆç‰¹æ€§

SDIO æ˜¯ **transaction-based** ä»‹é¢ï¼š

-   CMD52ï¼šregister read/write
    
-   CMD53ï¼šdata transferï¼ˆblock / byte modeï¼‰
    
-   ç„¡çœŸæ­£ DMA ring
    
-   é«˜åº¦ä¾è³´ **aggregation** èˆ‡ **timing**
    

ç‰¹æ€§ç¸½çµï¼š

é …ç›®

SDIO

å‚³è¼¸æ¨¡å‹

Transaction

æ•ˆèƒ½

ä¸­

å»¶é²

é«˜

CPU è² æ“”

é«˜

Debug é›£åº¦

ä¸­

ç©©å®šæ€§é¢¨éšª

é«˜ï¼ˆPM / timingï¼‰

----------

### 3.2 SDIO è³‡æ–™æµæ¦‚è§€
```
Host
 â””â”€ CMD53 write/read
     â””â”€ SDIO function
         â””â”€ Dongle firmware
```
-   TXï¼šHost ä¸»å‹• push
    
-   RXï¼šä¾ interrupt / polling è®€å›
    

----------

### 3.3 Aggregationï¼šæ•ˆèƒ½èˆ‡ç½é›£çš„åˆ†æ°´å¶º

SDIO ç‚ºäº†æ•ˆèƒ½ï¼Œæœƒï¼š

-   å°‡å¤šå€‹ packet aggregation æˆä¸€ç­† CMD53
    
-   RX/TX éƒ½å¯èƒ½ aggregation
    

å•é¡Œé»ï¼š

-   aggregation size éå¤§ â†’ buffer overflow
    
-   aggregation timing ä¸ä½³ â†’ latency é£†é«˜
    
-   resume å¾Œ aggregation state éŒ¯äº‚ â†’ RX å¡æ­»
    

ğŸ“Œ **SDIO çš„å•é¡Œ 8 æˆä¾†è‡ª aggregation èˆ‡ power transition**

----------

### 3.4 SDIO å¸¸è¦‹æ•…éšœæ¨¡å¼

#### 1) Resume å¾Œ Wi-Fi å®Œå…¨æ²’åæ‡‰

-   SDIO function æœªæ­£ç¢º wake
    
-   firmware é‚„åœ¨ sleep
    
-   RX interrupt æ²’å†é€²ä¾†
    

#### 2) å¶ç™¼ timeout / data corruption

-   CMD53 retry
    
-   block size mismatch
    
-   host timing èˆ‡ firmware ä¸åŒæ­¥


## 4. PCIe Busï¼ˆ`dhd_pcie.c` / `dhd_msgbuf.c`ï¼‰

### 4.1 PCIe çš„è¨­è¨ˆç‰¹æ€§

PCIe æ˜¯ **DMA-based ring architecture**ï¼š

-   Host èˆ‡ firmware å…±ç”¨ memory
    
-   ä»¥ ring buffer æºé€š
    
-   interrupt + doorbell æ©Ÿåˆ¶

### ç‰¹æ€§ç¸½çµï¼ˆPCIeï¼‰

| é …ç›®         | PCIe        |
|--------------|-------------|
| å‚³è¼¸æ¨¡å‹     | DMA Ring    |
| æ•ˆèƒ½         | é«˜          |
| å»¶é²         | ä½          |
| CPU è² æ“”     | ä½          |
| Debug é›£åº¦   | é«˜          |
| ç©©å®šæ€§é¢¨éšª   | Ring åŒæ­¥å•é¡Œ |



### 4.2 PCIe è³‡æ–™æµæ¦‚è§€

`Host memory  (TX/RX rings) â‡„ DMA
Dongle firmware` 

-   TXï¼šå¡« ring entry â†’ doorbell
    
-   RXï¼šfirmware å¡« completion â†’ interrupt
    

----------

### 4.3 msgbuf Protocolï¼ˆæ ¸å¿ƒï¼‰

PCIe bcmdhd ä½¿ç”¨ **msgbuf protocol**ï¼š

-   TX ring
    
-   RX ring
    
-   completion ring
    
-   event ring
    

æ¯ä¸€ç¨® ring éƒ½æœ‰ï¼š

-   write index
    
-   read index
    
-   credit / quota
    

ğŸ“Œ **ä»»ä¸€ ring åœæ­¢å‰é€² = æ•´å€‹ Wi-Fi åœæ“º**

----------

### 4.4 PCIe å¸¸è¦‹æ•…éšœæ¨¡å¼

#### 1) TX ring ä¸å‰é€²

-   firmware ä¸å› completion
    
-   interrupt lost
    
-   doorbell æœªè§¸ç™¼
    

#### 2) RX event å¡ä½

-   completion ring å¡æ»¿
    
-   RX interrupt è¢« mask
    
-   memory corruption

## 5. SDIO vs PCIeï¼šå¯¦å‹™æ¯”è¼ƒ

| é¢å‘           | SDIO        | PCIe        |
|----------------|-------------|-------------|
| Bring-up é›£åº¦  | ä½          | ä¸­          |
| æ•ˆèƒ½èª¿æ ¡       | å›°é›£        | å½ˆæ€§é«˜      |
| Resume ç©©å®šæ€§  | æ˜“å‡ºå•é¡Œ    | è¼ƒä½³        |
| Debug é€æ˜åº¦   | è¼ƒé«˜        | è¼ƒä½        |
| å¤§æµé‡è¡¨ç¾     | å·®          | ä½³          |



ğŸ“Œ **é¸æ“‡åŸå‰‡**

-   IoT / ä½åŠŸè€—ï¼šSDIO
    
-   é«˜ throughput / AP / STA heavy loadï¼šPCIe


## 6. Firmware Download èˆ‡ Reset å·®ç•°

### 6.1 SDIO

-   é€é CMD53 å¯«å…¥ firmware
    
-   æ™‚é–“é•·ã€æ˜“å— timing å½±éŸ¿
    
-   reset æˆæœ¬ä½
    

### 6.2 PCIe

-   é€é memory window / BAR
    
-   è¼ƒå¿«
    
-   reset æˆæœ¬é«˜ï¼ˆéœ€é‡å»º ringï¼‰
    

----------

## 7. Debug Bus Layer çš„å¯¦æˆ°æŒ‡å¼•

### 7.1 SDIO Debug Checklist

-   SDIO interrupt æ˜¯å¦é€²ä¾†
    
-   CMD53 retry / error count
    
-   RX aggregation size
    
-   resume å¾Œç¬¬ä¸€åŒ…æ˜¯å¦æˆåŠŸ
    

### 7.2 PCIe Debug Checklist

-   ring index æ˜¯å¦å‰é€²
    
-   completion æ˜¯å¦å›ä¾†
    
-   interrupt æ˜¯å¦è§¸ç™¼
    
-   DMA mapping æ˜¯å¦æ­£ç¢º
    

----------

## 8. å•é¡Œå®šä½å¿«é€Ÿåˆ¤æ–·æ³•

> **ã€Œçœ‹èµ·ä¾†åƒ data path å•é¡Œï¼Œå¯¦éš›æ˜¯ bus å¡ä½ã€**

-   TX é€ä¸å‡ºå»ï¼Ÿ
    
    -   çœ‹ bus TX æ˜¯å¦æˆåŠŸ
        
-   RX æ²’ eventï¼Ÿ
    
    -   çœ‹ bus RX / interrupt
        
-   resume å¾Œæ­»ï¼Ÿ
    
    -   å…ˆæ‡·ç–‘ bus power state
