
Manual controlling of servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073a0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  080074b0  080074b0  000174b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078ec  080078ec  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  080078ec  080078ec  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080078ec  080078ec  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078ec  080078ec  000178ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078f0  080078f0  000178f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080078f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  200001fc  08007af0  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08007af0  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df51  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002074  00000000  00000000  0002e176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  000301f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d30  00000000  00000000  00031008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019645  00000000  00000000  00031d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fafc  00000000  00000000  0004b37d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009108c  00000000  00000000  0005ae79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ebf05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d98  00000000  00000000  000ebf58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007498 	.word	0x08007498

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	08007498 	.word	0x08007498

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b5b0      	push	{r4, r5, r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001116:	f000 fe61 	bl	8001ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111a:	f000 f8a9 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800111e:	f000 f9e1 	bl	80014e4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001122:	f000 f901 	bl	8001328 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001126:	f000 f93d 	bl	80013a4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800112a:	f000 f9b1 	bl	8001490 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	4b43      	ldr	r3, [pc, #268]	; (800123c <main+0x12c>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	4a42      	ldr	r2, [pc, #264]	; (800123c <main+0x12c>)
 8001134:	f043 0304 	orr.w	r3, r3, #4
 8001138:	6193      	str	r3, [r2, #24]
 800113a:	4b40      	ldr	r3, [pc, #256]	; (800123c <main+0x12c>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	f003 0304 	and.w	r3, r3, #4
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
	Alcd_Init(&lcd, 2, 16);
 8001146:	2210      	movs	r2, #16
 8001148:	2102      	movs	r1, #2
 800114a:	483d      	ldr	r0, [pc, #244]	; (8001240 <main+0x130>)
 800114c:	f000 fd72 	bl	8001c34 <Alcd_Init>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001150:	2100      	movs	r1, #0
 8001152:	483c      	ldr	r0, [pc, #240]	; (8001244 <main+0x134>)
 8001154:	f002 fb98 	bl	8003888 <HAL_TIM_PWM_Start>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		//get the angle of the potentiometer
		HAL_ADC_Start(&hadc1);
 8001158:	483b      	ldr	r0, [pc, #236]	; (8001248 <main+0x138>)
 800115a:	f000 ff9d 	bl	8002098 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 800115e:	2164      	movs	r1, #100	; 0x64
 8001160:	4839      	ldr	r0, [pc, #228]	; (8001248 <main+0x138>)
 8001162:	f001 f847 	bl	80021f4 <HAL_ADC_PollForConversion>
		value = HAL_ADC_GetValue(&hadc1);
 8001166:	4838      	ldr	r0, [pc, #224]	; (8001248 <main+0x138>)
 8001168:	f001 f94a 	bl	8002400 <HAL_ADC_GetValue>
 800116c:	4603      	mov	r3, r0
 800116e:	b29a      	uxth	r2, r3
 8001170:	4b36      	ldr	r3, [pc, #216]	; (800124c <main+0x13c>)
 8001172:	801a      	strh	r2, [r3, #0]
		theta = ADC_to_degree(value);
 8001174:	4b35      	ldr	r3, [pc, #212]	; (800124c <main+0x13c>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f000 f9f9 	bl	8001570 <ADC_to_degree>
 800117e:	4603      	mov	r3, r0
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fd87 	bl	8000c94 <__aeabi_ui2f>
 8001186:	4603      	mov	r3, r0
 8001188:	4a31      	ldr	r2, [pc, #196]	; (8001250 <main+0x140>)
 800118a:	6013      	str	r3, [r2, #0]
		if (theta > 180) {
 800118c:	4b30      	ldr	r3, [pc, #192]	; (8001250 <main+0x140>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4930      	ldr	r1, [pc, #192]	; (8001254 <main+0x144>)
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff92 	bl	80010bc <__aeabi_fcmpgt>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <main+0x96>
			phai = 180;
 800119e:	4b2e      	ldr	r3, [pc, #184]	; (8001258 <main+0x148>)
 80011a0:	4a2c      	ldr	r2, [pc, #176]	; (8001254 <main+0x144>)
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	e012      	b.n	80011cc <main+0xbc>
		} else if (theta < 0) {
 80011a6:	4b2a      	ldr	r3, [pc, #168]	; (8001250 <main+0x140>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f04f 0100 	mov.w	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ff66 	bl	8001080 <__aeabi_fcmplt>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d004      	beq.n	80011c4 <main+0xb4>
			phai = 0;
 80011ba:	4b27      	ldr	r3, [pc, #156]	; (8001258 <main+0x148>)
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	e003      	b.n	80011cc <main+0xbc>
		} else {
			phai = theta;
 80011c4:	4b22      	ldr	r3, [pc, #136]	; (8001250 <main+0x140>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a23      	ldr	r2, [pc, #140]	; (8001258 <main+0x148>)
 80011ca:	6013      	str	r3, [r2, #0]
		}

		//servo motor
		PWM_Value = degree_to_PWM(phai);
 80011cc:	4b22      	ldr	r3, [pc, #136]	; (8001258 <main+0x148>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f9a9 	bl	8001528 <degree_to_PWM>
 80011d6:	4603      	mov	r3, r0
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b20      	ldr	r3, [pc, #128]	; (800125c <main+0x14c>)
 80011dc:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_Value);
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <main+0x14c>)
 80011e0:	881a      	ldrh	r2, [r3, #0]
 80011e2:	4b18      	ldr	r3, [pc, #96]	; (8001244 <main+0x134>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	635a      	str	r2, [r3, #52]	; 0x34

		//LCD
		//display = sprintf(degree_str, "Angle =%02d degree", (int) phai);
		//Alcd_PutAt_n(&lcd, 0, 0, degree_str, display);
		display = sprintf(adc_str, "ADC = %04d PWM=%04d Angle=%03.2f\n", value,PWM_Value,theta);
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <main+0x13c>)
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	461c      	mov	r4, r3
 80011ee:	4b1b      	ldr	r3, [pc, #108]	; (800125c <main+0x14c>)
 80011f0:	881b      	ldrh	r3, [r3, #0]
 80011f2:	461d      	mov	r5, r3
 80011f4:	4b16      	ldr	r3, [pc, #88]	; (8001250 <main+0x140>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f915 	bl	8000428 <__aeabi_f2d>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	e9cd 2300 	strd	r2, r3, [sp]
 8001206:	462b      	mov	r3, r5
 8001208:	4622      	mov	r2, r4
 800120a:	4915      	ldr	r1, [pc, #84]	; (8001260 <main+0x150>)
 800120c:	4815      	ldr	r0, [pc, #84]	; (8001264 <main+0x154>)
 800120e:	f003 fecb 	bl	8004fa8 <siprintf>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <main+0x158>)
 8001218:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, adc_str, display, 100);
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <main+0x158>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	b29a      	uxth	r2, r3
 8001220:	2364      	movs	r3, #100	; 0x64
 8001222:	4910      	ldr	r1, [pc, #64]	; (8001264 <main+0x154>)
 8001224:	4811      	ldr	r0, [pc, #68]	; (800126c <main+0x15c>)
 8001226:	f003 f8ad 	bl	8004384 <HAL_UART_Transmit>
		//Alcd_PutAt_n&lcd, 1, 0, adc_str, 10);
		HAL_Delay(500);
 800122a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800122e:	f000 fe37 	bl	8001ea0 <HAL_Delay>
		Alcd_Clear(&lcd);
 8001232:	4803      	ldr	r0, [pc, #12]	; (8001240 <main+0x130>)
 8001234:	f000 fd7d 	bl	8001d32 <Alcd_Clear>
		HAL_ADC_Start(&hadc1);
 8001238:	e78e      	b.n	8001158 <main+0x48>
 800123a:	bf00      	nop
 800123c:	40021000 	.word	0x40021000
 8001240:	20000000 	.word	0x20000000
 8001244:	20000248 	.word	0x20000248
 8001248:	20000218 	.word	0x20000218
 800124c:	200002d8 	.word	0x200002d8
 8001250:	200002e0 	.word	0x200002e0
 8001254:	43340000 	.word	0x43340000
 8001258:	200002dc 	.word	0x200002dc
 800125c:	200002e4 	.word	0x200002e4
 8001260:	080074b0 	.word	0x080074b0
 8001264:	200002e8 	.word	0x200002e8
 8001268:	200002e6 	.word	0x200002e6
 800126c:	20000290 	.word	0x20000290

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800127a:	2228      	movs	r2, #40	; 0x28
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f003 fa2a 	bl	80046d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012a0:	2301      	movs	r3, #1
 80012a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ae:	2301      	movs	r3, #1
 80012b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b2:	2302      	movs	r3, #2
 80012b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012bc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c6:	4618      	mov	r0, r3
 80012c8:	f001 fcba 	bl	8002c40 <HAL_RCC_OscConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012d2:	f000 f971 	bl	80015b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d6:	230f      	movs	r3, #15
 80012d8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012da:	2302      	movs	r3, #2
 80012dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	2102      	movs	r1, #2
 80012f2:	4618      	mov	r0, r3
 80012f4:	f001 ff26 	bl	8003144 <HAL_RCC_ClockConfig>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012fe:	f000 f95b 	bl	80015b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001302:	2302      	movs	r3, #2
 8001304:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800130a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	4618      	mov	r0, r3
 8001310:	f002 f8a6 	bl	8003460 <HAL_RCCEx_PeriphCLKConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800131a:	f000 f94d 	bl	80015b8 <Error_Handler>
  }
}
 800131e:	bf00      	nop
 8001320:	3750      	adds	r7, #80	; 0x50
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001338:	4b18      	ldr	r3, [pc, #96]	; (800139c <MX_ADC1_Init+0x74>)
 800133a:	4a19      	ldr	r2, [pc, #100]	; (80013a0 <MX_ADC1_Init+0x78>)
 800133c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <MX_ADC1_Init+0x74>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <MX_ADC1_Init+0x74>)
 8001346:	2200      	movs	r2, #0
 8001348:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <MX_ADC1_Init+0x74>)
 800134c:	2200      	movs	r2, #0
 800134e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_ADC1_Init+0x74>)
 8001352:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001356:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_ADC1_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <MX_ADC1_Init+0x74>)
 8001360:	2201      	movs	r2, #1
 8001362:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001364:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_ADC1_Init+0x74>)
 8001366:	f000 fdbf 	bl	8001ee8 <HAL_ADC_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001370:	f000 f922 	bl	80015b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001374:	2307      	movs	r3, #7
 8001376:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001378:	2301      	movs	r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	4619      	mov	r1, r3
 8001384:	4805      	ldr	r0, [pc, #20]	; (800139c <MX_ADC1_Init+0x74>)
 8001386:	f001 f847 	bl	8002418 <HAL_ADC_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001390:	f000 f912 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000218 	.word	0x20000218
 80013a0:	40012400 	.word	0x40012400

080013a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08e      	sub	sp, #56	; 0x38
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b8:	f107 0320 	add.w	r3, r7, #32
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
 80013d0:	615a      	str	r2, [r3, #20]
 80013d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013d4:	4b2c      	ldr	r3, [pc, #176]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013d6:	4a2d      	ldr	r2, [pc, #180]	; (800148c <MX_TIM3_Init+0xe8>)
 80013d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80013da:	4b2b      	ldr	r3, [pc, #172]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013dc:	2247      	movs	r2, #71	; 0x47
 80013de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80013e6:	4b28      	ldr	r3, [pc, #160]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013e8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80013ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f4:	4b24      	ldr	r3, [pc, #144]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013fa:	4823      	ldr	r0, [pc, #140]	; (8001488 <MX_TIM3_Init+0xe4>)
 80013fc:	f002 f99c 	bl	8003738 <HAL_TIM_Base_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001406:	f000 f8d7 	bl	80015b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001410:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001414:	4619      	mov	r1, r3
 8001416:	481c      	ldr	r0, [pc, #112]	; (8001488 <MX_TIM3_Init+0xe4>)
 8001418:	f002 fb9a 	bl	8003b50 <HAL_TIM_ConfigClockSource>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001422:	f000 f8c9 	bl	80015b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001426:	4818      	ldr	r0, [pc, #96]	; (8001488 <MX_TIM3_Init+0xe4>)
 8001428:	f002 f9d5 	bl	80037d6 <HAL_TIM_PWM_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001432:	f000 f8c1 	bl	80015b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800143e:	f107 0320 	add.w	r3, r7, #32
 8001442:	4619      	mov	r1, r3
 8001444:	4810      	ldr	r0, [pc, #64]	; (8001488 <MX_TIM3_Init+0xe4>)
 8001446:	f002 feef 	bl	8004228 <HAL_TIMEx_MasterConfigSynchronization>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001450:	f000 f8b2 	bl	80015b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001454:	2360      	movs	r3, #96	; 0x60
 8001456:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	2200      	movs	r2, #0
 8001468:	4619      	mov	r1, r3
 800146a:	4807      	ldr	r0, [pc, #28]	; (8001488 <MX_TIM3_Init+0xe4>)
 800146c:	f002 faae 	bl	80039cc <HAL_TIM_PWM_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001476:	f000 f89f 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800147a:	4803      	ldr	r0, [pc, #12]	; (8001488 <MX_TIM3_Init+0xe4>)
 800147c:	f000 f92e 	bl	80016dc <HAL_TIM_MspPostInit>

}
 8001480:	bf00      	nop
 8001482:	3738      	adds	r7, #56	; 0x38
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000248 	.word	0x20000248
 800148c:	40000400 	.word	0x40000400

08001490 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001494:	4b11      	ldr	r3, [pc, #68]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 8001496:	4a12      	ldr	r2, [pc, #72]	; (80014e0 <MX_USART1_UART_Init+0x50>)
 8001498:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800149a:	4b10      	ldr	r3, [pc, #64]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 800149c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014a2:	4b0e      	ldr	r3, [pc, #56]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014b4:	4b09      	ldr	r3, [pc, #36]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014b6:	220c      	movs	r2, #12
 80014b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ba:	4b08      	ldr	r3, [pc, #32]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c0:	4b06      	ldr	r3, [pc, #24]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014c6:	4805      	ldr	r0, [pc, #20]	; (80014dc <MX_USART1_UART_Init+0x4c>)
 80014c8:	f002 ff0c 	bl	80042e4 <HAL_UART_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014d2:	f000 f871 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000290 	.word	0x20000290
 80014e0:	40013800 	.word	0x40013800

080014e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_GPIO_Init+0x40>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	4a0d      	ldr	r2, [pc, #52]	; (8001524 <MX_GPIO_Init+0x40>)
 80014f0:	f043 0320 	orr.w	r3, r3, #32
 80014f4:	6193      	str	r3, [r2, #24]
 80014f6:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <MX_GPIO_Init+0x40>)
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	f003 0320 	and.w	r3, r3, #32
 80014fe:	607b      	str	r3, [r7, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b08      	ldr	r3, [pc, #32]	; (8001524 <MX_GPIO_Init+0x40>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	4a07      	ldr	r2, [pc, #28]	; (8001524 <MX_GPIO_Init+0x40>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6193      	str	r3, [r2, #24]
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <MX_GPIO_Init+0x40>)
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr
 8001524:	40021000 	.word	0x40021000

08001528 <degree_to_PWM>:

/* USER CODE BEGIN 4 */
uint32_t degree_to_PWM(float phai) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
//return PWM from potentiometer
//phai is the degree of potentiometer
	return ((float) (phai * 1900 / 180) +499);
 8001530:	490b      	ldr	r1, [pc, #44]	; (8001560 <degree_to_PWM+0x38>)
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff fc06 	bl	8000d44 <__aeabi_fmul>
 8001538:	4603      	mov	r3, r0
 800153a:	490a      	ldr	r1, [pc, #40]	; (8001564 <degree_to_PWM+0x3c>)
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fcb5 	bl	8000eac <__aeabi_fdiv>
 8001542:	4603      	mov	r3, r0
 8001544:	4908      	ldr	r1, [pc, #32]	; (8001568 <degree_to_PWM+0x40>)
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff faf4 	bl	8000b34 <__addsf3>
 800154c:	4603      	mov	r3, r0
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff fdbe 	bl	80010d0 <__aeabi_f2uiz>
 8001554:	4603      	mov	r3, r0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	44ed8000 	.word	0x44ed8000
 8001564:	43340000 	.word	0x43340000
 8001568:	43f98000 	.word	0x43f98000
 800156c:	00000000 	.word	0x00000000

08001570 <ADC_to_degree>:
uint8_t ADC_to_degree(uint16_t ADC) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	80fb      	strh	r3, [r7, #6]
//return degree to servo
return ((float) (ADC * ( 180.0/ 4095.0f)));
 800157a:	88fb      	ldrh	r3, [r7, #6]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ff41 	bl	8000404 <__aeabi_i2d>
 8001582:	a30b      	add	r3, pc, #44	; (adr r3, 80015b0 <ADC_to_degree+0x40>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7fe ffa6 	bl	80004d8 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4610      	mov	r0, r2
 8001592:	4619      	mov	r1, r3
 8001594:	f7ff fa78 	bl	8000a88 <__aeabi_d2f>
 8001598:	4603      	mov	r3, r0
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fd98 	bl	80010d0 <__aeabi_f2uiz>
 80015a0:	4603      	mov	r3, r0
 80015a2:	b2db      	uxtb	r3, r3
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	f3af 8000 	nop.w
 80015b0:	16816817 	.word	0x16816817
 80015b4:	3fa68168 	.word	0x3fa68168

080015b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015bc:	b672      	cpsid	i
}
 80015be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015c0:	e7fe      	b.n	80015c0 <Error_Handler+0x8>
	...

080015c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015ca:	4b15      	ldr	r3, [pc, #84]	; (8001620 <HAL_MspInit+0x5c>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	4a14      	ldr	r2, [pc, #80]	; (8001620 <HAL_MspInit+0x5c>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6193      	str	r3, [r2, #24]
 80015d6:	4b12      	ldr	r3, [pc, #72]	; (8001620 <HAL_MspInit+0x5c>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e2:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <HAL_MspInit+0x5c>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <HAL_MspInit+0x5c>)
 80015e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ec:	61d3      	str	r3, [r2, #28]
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <HAL_MspInit+0x5c>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <HAL_MspInit+0x60>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	4a04      	ldr	r2, [pc, #16]	; (8001624 <HAL_MspInit+0x60>)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	40021000 	.word	0x40021000
 8001624:	40010000 	.word	0x40010000

08001628 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b088      	sub	sp, #32
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a14      	ldr	r2, [pc, #80]	; (8001694 <HAL_ADC_MspInit+0x6c>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d121      	bne.n	800168c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <HAL_ADC_MspInit+0x70>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	4a12      	ldr	r2, [pc, #72]	; (8001698 <HAL_ADC_MspInit+0x70>)
 800164e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001652:	6193      	str	r3, [r2, #24]
 8001654:	4b10      	ldr	r3, [pc, #64]	; (8001698 <HAL_ADC_MspInit+0x70>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001660:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <HAL_ADC_MspInit+0x70>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a0c      	ldr	r2, [pc, #48]	; (8001698 <HAL_ADC_MspInit+0x70>)
 8001666:	f043 0304 	orr.w	r3, r3, #4
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <HAL_ADC_MspInit+0x70>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f003 0304 	and.w	r3, r3, #4
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <HAL_ADC_MspInit+0x74>)
 8001688:	f001 f93e 	bl	8002908 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40012400 	.word	0x40012400
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800

080016a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a09      	ldr	r2, [pc, #36]	; (80016d4 <HAL_TIM_Base_MspInit+0x34>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d10b      	bne.n	80016ca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_TIM_Base_MspInit+0x38>)
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	4a08      	ldr	r2, [pc, #32]	; (80016d8 <HAL_TIM_Base_MspInit+0x38>)
 80016b8:	f043 0302 	orr.w	r3, r3, #2
 80016bc:	61d3      	str	r3, [r2, #28]
 80016be:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_TIM_Base_MspInit+0x38>)
 80016c0:	69db      	ldr	r3, [r3, #28]
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016ca:	bf00      	nop
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	40000400 	.word	0x40000400
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b088      	sub	sp, #32
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	f107 0310 	add.w	r3, r7, #16
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <HAL_TIM_MspPostInit+0x58>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d117      	bne.n	800172c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fc:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <HAL_TIM_MspPostInit+0x5c>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	4a0d      	ldr	r2, [pc, #52]	; (8001738 <HAL_TIM_MspPostInit+0x5c>)
 8001702:	f043 0304 	orr.w	r3, r3, #4
 8001706:	6193      	str	r3, [r2, #24]
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <HAL_TIM_MspPostInit+0x5c>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001714:	2340      	movs	r3, #64	; 0x40
 8001716:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2302      	movs	r3, #2
 800171e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	4619      	mov	r1, r3
 8001726:	4805      	ldr	r0, [pc, #20]	; (800173c <HAL_TIM_MspPostInit+0x60>)
 8001728:	f001 f8ee 	bl	8002908 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800172c:	bf00      	nop
 800172e:	3720      	adds	r7, #32
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40000400 	.word	0x40000400
 8001738:	40021000 	.word	0x40021000
 800173c:	40010800 	.word	0x40010800

08001740 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b088      	sub	sp, #32
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0310 	add.w	r3, r7, #16
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a1c      	ldr	r2, [pc, #112]	; (80017cc <HAL_UART_MspInit+0x8c>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d131      	bne.n	80017c4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001760:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <HAL_UART_MspInit+0x90>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	4a1a      	ldr	r2, [pc, #104]	; (80017d0 <HAL_UART_MspInit+0x90>)
 8001766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800176a:	6193      	str	r3, [r2, #24]
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <HAL_UART_MspInit+0x90>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <HAL_UART_MspInit+0x90>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a14      	ldr	r2, [pc, #80]	; (80017d0 <HAL_UART_MspInit+0x90>)
 800177e:	f043 0304 	orr.w	r3, r3, #4
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_UART_MspInit+0x90>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0304 	and.w	r3, r3, #4
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001790:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001794:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	2302      	movs	r3, #2
 8001798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800179a:	2303      	movs	r3, #3
 800179c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179e:	f107 0310 	add.w	r3, r7, #16
 80017a2:	4619      	mov	r1, r3
 80017a4:	480b      	ldr	r0, [pc, #44]	; (80017d4 <HAL_UART_MspInit+0x94>)
 80017a6:	f001 f8af 	bl	8002908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b8:	f107 0310 	add.w	r3, r7, #16
 80017bc:	4619      	mov	r1, r3
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <HAL_UART_MspInit+0x94>)
 80017c0:	f001 f8a2 	bl	8002908 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80017c4:	bf00      	nop
 80017c6:	3720      	adds	r7, #32
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40013800 	.word	0x40013800
 80017d0:	40021000 	.word	0x40021000
 80017d4:	40010800 	.word	0x40010800

080017d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017dc:	e7fe      	b.n	80017dc <NMI_Handler+0x4>

080017de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e2:	e7fe      	b.n	80017e2 <HardFault_Handler+0x4>

080017e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <MemManage_Handler+0x4>

080017ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ee:	e7fe      	b.n	80017ee <BusFault_Handler+0x4>

080017f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <UsageFault_Handler+0x4>

080017f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr

08001802 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr

0800180e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800181e:	f000 fb23 	bl	8001e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}

08001826 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0
  return 1;
 800182a:	2301      	movs	r3, #1
}
 800182c:	4618      	mov	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr

08001834 <_kill>:

int _kill(int pid, int sig)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800183e:	f002 ff21 	bl	8004684 <__errno>
 8001842:	4603      	mov	r3, r0
 8001844:	2216      	movs	r2, #22
 8001846:	601a      	str	r2, [r3, #0]
  return -1;
 8001848:	f04f 33ff 	mov.w	r3, #4294967295
}
 800184c:	4618      	mov	r0, r3
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_exit>:

void _exit (int status)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800185c:	f04f 31ff 	mov.w	r1, #4294967295
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ffe7 	bl	8001834 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001866:	e7fe      	b.n	8001866 <_exit+0x12>

08001868 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	e00a      	b.n	8001890 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800187a:	f3af 8000 	nop.w
 800187e:	4601      	mov	r1, r0
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	1c5a      	adds	r2, r3, #1
 8001884:	60ba      	str	r2, [r7, #8]
 8001886:	b2ca      	uxtb	r2, r1
 8001888:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	3301      	adds	r3, #1
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	429a      	cmp	r2, r3
 8001896:	dbf0      	blt.n	800187a <_read+0x12>
  }

  return len;
 8001898:	687b      	ldr	r3, [r7, #4]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b086      	sub	sp, #24
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	60f8      	str	r0, [r7, #12]
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	e009      	b.n	80018c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	1c5a      	adds	r2, r3, #1
 80018b8:	60ba      	str	r2, [r7, #8]
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	3301      	adds	r3, #1
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	dbf1      	blt.n	80018b4 <_write+0x12>
  }
  return len;
 80018d0:	687b      	ldr	r3, [r7, #4]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <_close>:

int _close(int file)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001900:	605a      	str	r2, [r3, #4]
  return 0;
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr

0800190e <_isatty>:

int _isatty(int file)
{
 800190e:	b480      	push	{r7}
 8001910:	b083      	sub	sp, #12
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001916:	2301      	movs	r3, #1
}
 8001918:	4618      	mov	r0, r3
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001922:	b480      	push	{r7}
 8001924:	b085      	sub	sp, #20
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
	...

0800193c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001944:	4a14      	ldr	r2, [pc, #80]	; (8001998 <_sbrk+0x5c>)
 8001946:	4b15      	ldr	r3, [pc, #84]	; (800199c <_sbrk+0x60>)
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001950:	4b13      	ldr	r3, [pc, #76]	; (80019a0 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <_sbrk+0x64>)
 800195a:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <_sbrk+0x68>)
 800195c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	429a      	cmp	r2, r3
 800196a:	d207      	bcs.n	800197c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800196c:	f002 fe8a 	bl	8004684 <__errno>
 8001970:	4603      	mov	r3, r0
 8001972:	220c      	movs	r2, #12
 8001974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001976:	f04f 33ff 	mov.w	r3, #4294967295
 800197a:	e009      	b.n	8001990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800197c:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <_sbrk+0x64>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	4a05      	ldr	r2, [pc, #20]	; (80019a0 <_sbrk+0x64>)
 800198c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800198e:	68fb      	ldr	r3, [r7, #12]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20005000 	.word	0x20005000
 800199c:	00000400 	.word	0x00000400
 80019a0:	20000328 	.word	0x20000328
 80019a4:	20000340 	.word	0x20000340

080019a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019b4:	f7ff fff8 	bl	80019a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b8:	480b      	ldr	r0, [pc, #44]	; (80019e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019ba:	490c      	ldr	r1, [pc, #48]	; (80019ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019bc:	4a0c      	ldr	r2, [pc, #48]	; (80019f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c0:	e002      	b.n	80019c8 <LoopCopyDataInit>

080019c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c6:	3304      	adds	r3, #4

080019c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019cc:	d3f9      	bcc.n	80019c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ce:	4a09      	ldr	r2, [pc, #36]	; (80019f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019d0:	4c09      	ldr	r4, [pc, #36]	; (80019f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d4:	e001      	b.n	80019da <LoopFillZerobss>

080019d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d8:	3204      	adds	r2, #4

080019da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019dc:	d3fb      	bcc.n	80019d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019de:	f002 fe57 	bl	8004690 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019e2:	f7ff fb95 	bl	8001110 <main>
  bx lr
 80019e6:	4770      	bx	lr
  ldr r0, =_sdata
 80019e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019ec:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80019f0:	080078f4 	.word	0x080078f4
  ldr r2, =_sbss
 80019f4:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80019f8:	20000340 	.word	0x20000340

080019fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019fc:	e7fe      	b.n	80019fc <ADC1_2_IRQHandler>
	...

08001a00 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001a04:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <DWT_Delay_Init+0x58>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	4a13      	ldr	r2, [pc, #76]	; (8001a58 <DWT_Delay_Init+0x58>)
 8001a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a0e:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <DWT_Delay_Init+0x58>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4a10      	ldr	r2, [pc, #64]	; (8001a58 <DWT_Delay_Init+0x58>)
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a1a:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <DWT_Delay_Init+0x5c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a0e      	ldr	r2, [pc, #56]	; (8001a5c <DWT_Delay_Init+0x5c>)
 8001a22:	f023 0301 	bic.w	r3, r3, #1
 8001a26:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <DWT_Delay_Init+0x5c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <DWT_Delay_Init+0x5c>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001a34:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <DWT_Delay_Init+0x5c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001a3a:	bf00      	nop
     __ASM volatile ("NOP");
 8001a3c:	bf00      	nop
  __ASM volatile ("NOP");
 8001a3e:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001a40:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <DWT_Delay_Init+0x5c>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001a48:	2300      	movs	r3, #0
 8001a4a:	e000      	b.n	8001a4e <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001a4c:	2301      	movs	r3, #1
  }
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000edf0 	.word	0xe000edf0
 8001a5c:	e0001000 	.word	0xe0001000

08001a60 <DWT_Delay_us>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 8001a68:	4b0d      	ldr	r3, [pc, #52]	; (8001aa0 <DWT_Delay_us+0x40>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001a6e:	f001 fca7 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4a0b      	ldr	r2, [pc, #44]	; (8001aa4 <DWT_Delay_us+0x44>)
 8001a76:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7a:	0c9b      	lsrs	r3, r3, #18
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	fb02 f303 	mul.w	r3, r2, r3
 8001a82:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8001a84:	bf00      	nop
 8001a86:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <DWT_Delay_us+0x40>)
 8001a88:	685a      	ldr	r2, [r3, #4]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	1ad2      	subs	r2, r2, r3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d3f8      	bcc.n	8001a86 <DWT_Delay_us+0x26>
		;
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	e0001000 	.word	0xe0001000
 8001aa4:	431bde83 	.word	0x431bde83

08001aa8 <usDelay>:
    usDelay(100); \
  } while (0)

/* Hardware interface functions */
static void usDelay(uint16_t delay_us)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	80fb      	strh	r3, [r7, #6]
	DWT_Delay_us(delay_us);
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ffd3 	bl	8001a60 <DWT_Delay_us>
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <Write_HalfByte>:
/// the top 4 bits are ignored
/// transfers the status of the 4-bit data to the hardware GPIO pins
static void Write_HalfByte(Alcd_t *lcd, uint8_t HalfByte)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	460b      	mov	r3, r1
 8001acc:	70fb      	strb	r3, [r7, #3]
	lcd->Data_GPIO->ODR &= ~(0xf << lcd->Data_GPIO_Start_Pin);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	68da      	ldr	r2, [r3, #12]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7a1b      	ldrb	r3, [r3, #8]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	230f      	movs	r3, #15
 8001adc:	408b      	lsls	r3, r1
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	400a      	ands	r2, r1
 8001ae8:	60da      	str	r2, [r3, #12]
	lcd->Data_GPIO->ODR |= HalfByte << lcd->Data_GPIO_Start_Pin;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	78fb      	ldrb	r3, [r7, #3]
 8001af2:	6879      	ldr	r1, [r7, #4]
 8001af4:	7a09      	ldrb	r1, [r1, #8]
 8001af6:	408b      	lsls	r3, r1
 8001af8:	4619      	mov	r1, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	430a      	orrs	r2, r1
 8001b00:	60da      	str	r2, [r3, #12]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr

08001b0c <RS_SET>:
/// @brief 1 for set and 0 for reset
static void RS_SET(Alcd_t *lcd, uint8_t R_S_Stat)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->RS_GPIO, lcd->RS_GPIO_Pin, R_S_Stat);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6958      	ldr	r0, [r3, #20]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	8b1b      	ldrh	r3, [r3, #24]
 8001b20:	78fa      	ldrb	r2, [r7, #3]
 8001b22:	4619      	mov	r1, r3
 8001b24:	f001 f874 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8001b28:	bf00      	nop
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <EN_SET>:
/// @brief 1 for set and 0 for reset
static void EN_SET(Alcd_t *lcd, uint8_t EN_Stat)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->EN_GPIO, lcd->EN_GPIO_Pin, EN_Stat);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68d8      	ldr	r0, [r3, #12]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	8a1b      	ldrh	r3, [r3, #16]
 8001b44:	78fa      	ldrb	r2, [r7, #3]
 8001b46:	4619      	mov	r1, r3
 8001b48:	f001 f862 	bl	8002c10 <HAL_GPIO_WritePin>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <Alcd_Init_GPIO>:

static void Alcd_Init_GPIO(Alcd_t *lcd)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef G =
 8001b5c:	f107 0308 	add.w	r3, r7, #8
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
	{ .Mode = GPIO_MODE_OUTPUT_PP, .Pin = lcd->RS_GPIO_Pin, .Speed = GPIO_SPEED_FREQ_LOW };
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	8b1b      	ldrh	r3, [r3, #24]
	GPIO_InitTypeDef G =
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	2301      	movs	r3, #1
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	2302      	movs	r3, #2
 8001b76:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(lcd->RS_GPIO, &G);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	695b      	ldr	r3, [r3, #20]
 8001b7c:	f107 0208 	add.w	r2, r7, #8
 8001b80:	4611      	mov	r1, r2
 8001b82:	4618      	mov	r0, r3
 8001b84:	f000 fec0 	bl	8002908 <HAL_GPIO_Init>
	G.Pin = lcd->EN_GPIO_Pin;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	8a1b      	ldrh	r3, [r3, #16]
 8001b8c:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->EN_GPIO, &G);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	f107 0208 	add.w	r2, r7, #8
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f000 feb5 	bl	8002908 <HAL_GPIO_Init>

	G.Pin = 0xf << lcd->Data_GPIO_Start_Pin;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	7a1b      	ldrb	r3, [r3, #8]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	230f      	movs	r3, #15
 8001ba6:	4093      	lsls	r3, r2
 8001ba8:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->Data_GPIO, &G);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f107 0208 	add.w	r2, r7, #8
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f000 fea7 	bl	8002908 <HAL_GPIO_Init>
}
 8001bba:	bf00      	nop
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <Alcd_SendByte>:

/* User Functions  */
void Alcd_Display(Alcd_t *lcd, uint8_t ON_OFF);

static inline void Alcd_SendByte(Alcd_t *lcd, uint8_t CMD_Data, uint8_t value)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	70fb      	strb	r3, [r7, #3]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	70bb      	strb	r3, [r7, #2]
	RS_SET(lcd, CMD_Data);
 8001bd2:	78fb      	ldrb	r3, [r7, #3]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff98 	bl	8001b0c <RS_SET>
	// send the higher 4 bits
	Write_HalfByte(lcd, value >> 4);
 8001bdc:	78bb      	ldrb	r3, [r7, #2]
 8001bde:	091b      	lsrs	r3, r3, #4
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	4619      	mov	r1, r3
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff ff6c 	bl	8001ac2 <Write_HalfByte>
	// pulse the enable pin
	PulseEn
 8001bea:	2101      	movs	r1, #1
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff ff9f 	bl	8001b30 <EN_SET>
 8001bf2:	200a      	movs	r0, #10
 8001bf4:	f7ff ff58 	bl	8001aa8 <usDelay>
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff ff98 	bl	8001b30 <EN_SET>
 8001c00:	2064      	movs	r0, #100	; 0x64
 8001c02:	f7ff ff51 	bl	8001aa8 <usDelay>
	;
	Write_HalfByte(lcd, value);
 8001c06:	78bb      	ldrb	r3, [r7, #2]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7ff ff59 	bl	8001ac2 <Write_HalfByte>
	PulseEn
 8001c10:	2101      	movs	r1, #1
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ff8c 	bl	8001b30 <EN_SET>
 8001c18:	200a      	movs	r0, #10
 8001c1a:	f7ff ff45 	bl	8001aa8 <usDelay>
 8001c1e:	2100      	movs	r1, #0
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ff85 	bl	8001b30 <EN_SET>
 8001c26:	2064      	movs	r0, #100	; 0x64
 8001c28:	f7ff ff3e 	bl	8001aa8 <usDelay>
	;
}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <Alcd_Init>:

void Alcd_Init(Alcd_t *lcd, uint8_t Lines, uint8_t Chars)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	70fb      	strb	r3, [r7, #3]
 8001c40:	4613      	mov	r3, r2
 8001c42:	70bb      	strb	r3, [r7, #2]
	//INitialize the delay function using the ARM core cycle counter
	DWT_Delay_Init();
 8001c44:	f7ff fedc 	bl	8001a00 <DWT_Delay_Init>
	Alcd_Init_GPIO(lcd);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff83 	bl	8001b54 <Alcd_Init_GPIO>
	uint8_t x;

	lcd->RowOffsets[0] = 0;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	769a      	strb	r2, [r3, #26]
	lcd->RowOffsets[1] = 0x40;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2240      	movs	r2, #64	; 0x40
 8001c58:	76da      	strb	r2, [r3, #27]
	lcd->RowOffsets[2] = 0 + Chars;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	78ba      	ldrb	r2, [r7, #2]
 8001c5e:	771a      	strb	r2, [r3, #28]
	lcd->RowOffsets[3] = 0x40 + Chars;
 8001c60:	78bb      	ldrb	r3, [r7, #2]
 8001c62:	3340      	adds	r3, #64	; 0x40
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	775a      	strb	r2, [r3, #29]

	RS_SET(lcd, 0);
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f7ff ff4d 	bl	8001b0c <RS_SET>
	EN_SET(lcd, 0);
 8001c72:	2100      	movs	r1, #0
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f7ff ff5b 	bl	8001b30 <EN_SET>
	usDelay(50000);
 8001c7a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c7e:	f7ff ff13 	bl	8001aa8 <usDelay>

	// init display in 4-bit mode
	for (x = 0; x < 2; x++)
 8001c82:	2300      	movs	r3, #0
 8001c84:	73fb      	strb	r3, [r7, #15]
 8001c86:	e018      	b.n	8001cba <Alcd_Init+0x86>
	{
		Write_HalfByte(lcd, 0x03);
 8001c88:	2103      	movs	r1, #3
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ff19 	bl	8001ac2 <Write_HalfByte>
		PulseEn
 8001c90:	2101      	movs	r1, #1
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff ff4c 	bl	8001b30 <EN_SET>
 8001c98:	200a      	movs	r0, #10
 8001c9a:	f7ff ff05 	bl	8001aa8 <usDelay>
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ff45 	bl	8001b30 <EN_SET>
 8001ca6:	2064      	movs	r0, #100	; 0x64
 8001ca8:	f7ff fefe 	bl	8001aa8 <usDelay>
		;
		usDelay(4500);
 8001cac:	f241 1094 	movw	r0, #4500	; 0x1194
 8001cb0:	f7ff fefa 	bl	8001aa8 <usDelay>
	for (x = 0; x < 2; x++)
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	73fb      	strb	r3, [r7, #15]
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d9e3      	bls.n	8001c88 <Alcd_Init+0x54>
	}
	Write_HalfByte(lcd, 0x03);
 8001cc0:	2103      	movs	r1, #3
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff fefd 	bl	8001ac2 <Write_HalfByte>
	PulseEn
 8001cc8:	2101      	movs	r1, #1
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7ff ff30 	bl	8001b30 <EN_SET>
 8001cd0:	200a      	movs	r0, #10
 8001cd2:	f7ff fee9 	bl	8001aa8 <usDelay>
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff ff29 	bl	8001b30 <EN_SET>
 8001cde:	2064      	movs	r0, #100	; 0x64
 8001ce0:	f7ff fee2 	bl	8001aa8 <usDelay>
	;
	usDelay(150);
 8001ce4:	2096      	movs	r0, #150	; 0x96
 8001ce6:	f7ff fedf 	bl	8001aa8 <usDelay>
	Write_HalfByte(lcd, 0x02);
 8001cea:	2102      	movs	r1, #2
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff fee8 	bl	8001ac2 <Write_HalfByte>
	PulseEn
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7ff ff1b 	bl	8001b30 <EN_SET>
 8001cfa:	200a      	movs	r0, #10
 8001cfc:	f7ff fed4 	bl	8001aa8 <usDelay>
 8001d00:	2100      	movs	r1, #0
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff ff14 	bl	8001b30 <EN_SET>
 8001d08:	2064      	movs	r0, #100	; 0x64
 8001d0a:	f7ff fecd 	bl	8001aa8 <usDelay>
	;

	// finally, set # lines, font size, etc.
	SendByte(0, LCD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS);
 8001d0e:	2228      	movs	r2, #40	; 0x28
 8001d10:	2100      	movs	r1, #0
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff55 	bl	8001bc2 <Alcd_SendByte>

	// turn the display on with no cursor or blinking default
	// lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;

	// turn on the display
	Alcd_Display_Control(lcd, 1, 0, 0);
 8001d18:	2300      	movs	r3, #0
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f818 	bl	8001d54 <Alcd_Display_Control>
	Alcd_Clear(lcd);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f804 	bl	8001d32 <Alcd_Clear>
}
 8001d2a:	bf00      	nop
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <Alcd_Clear>:
	SendByte(0, LCD_RETURNHOME);
	usDelay(2000);
}

void Alcd_Clear(Alcd_t *lcd)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
	SendByte(0, LCD_CLEARDISPLAY);
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff ff3f 	bl	8001bc2 <Alcd_SendByte>
	usDelay(2000);
 8001d44:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d48:	f7ff feae 	bl	8001aa8 <usDelay>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <Alcd_Display_Control>:

void Alcd_Display_Control(Alcd_t *lcd, uint8_t ON_OFF, uint8_t CUR_ON_OFF, uint8_t BLINK_ON_OFF)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	4608      	mov	r0, r1
 8001d5e:	4611      	mov	r1, r2
 8001d60:	461a      	mov	r2, r3
 8001d62:	4603      	mov	r3, r0
 8001d64:	70fb      	strb	r3, [r7, #3]
 8001d66:	460b      	mov	r3, r1
 8001d68:	70bb      	strb	r3, [r7, #2]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	707b      	strb	r3, [r7, #1]
	lcd->_displaycontrol = 0;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	779a      	strb	r2, [r3, #30]
	if (ON_OFF)
 8001d74:	78fb      	ldrb	r3, [r7, #3]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d006      	beq.n	8001d88 <Alcd_Display_Control+0x34>
	{
		lcd->_displaycontrol |= LCD_DISPLAYON;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	7f9b      	ldrb	r3, [r3, #30]
 8001d7e:	f043 0304 	orr.w	r3, r3, #4
 8001d82:	b2da      	uxtb	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	779a      	strb	r2, [r3, #30]
	}
	if (CUR_ON_OFF)
 8001d88:	78bb      	ldrb	r3, [r7, #2]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d006      	beq.n	8001d9c <Alcd_Display_Control+0x48>
	{
		lcd->_displaycontrol |= LCD_CURSORON;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	7f9b      	ldrb	r3, [r3, #30]
 8001d92:	f043 0302 	orr.w	r3, r3, #2
 8001d96:	b2da      	uxtb	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	779a      	strb	r2, [r3, #30]
	}
	if (BLINK_ON_OFF)
 8001d9c:	787b      	ldrb	r3, [r7, #1]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d006      	beq.n	8001db0 <Alcd_Display_Control+0x5c>
	{
		lcd->_displaycontrol |= LCD_BLINKON;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	7f9b      	ldrb	r3, [r3, #30]
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	779a      	strb	r2, [r3, #30]
	}
	lcd->_displaycontrol |= LCD_DISPLAYON;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	7f9b      	ldrb	r3, [r3, #30]
 8001db4:	f043 0304 	orr.w	r3, r3, #4
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	779a      	strb	r2, [r3, #30]
	SendByte(0, LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7f9b      	ldrb	r3, [r3, #30]
 8001dc2:	f043 0308 	orr.w	r3, r3, #8
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	461a      	mov	r2, r3
 8001dca:	2100      	movs	r1, #0
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f7ff fef8 	bl	8001bc2 <Alcd_SendByte>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <HAL_Init+0x28>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a07      	ldr	r2, [pc, #28]	; (8001e04 <HAL_Init+0x28>)
 8001de6:	f043 0310 	orr.w	r3, r3, #16
 8001dea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dec:	2003      	movs	r0, #3
 8001dee:	f000 fd57 	bl	80028a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001df2:	200f      	movs	r0, #15
 8001df4:	f000 f808 	bl	8001e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df8:	f7ff fbe4 	bl	80015c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40022000 	.word	0x40022000

08001e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e10:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <HAL_InitTick+0x54>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <HAL_InitTick+0x58>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e26:	4618      	mov	r0, r3
 8001e28:	f000 fd61 	bl	80028ee <HAL_SYSTICK_Config>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e00e      	b.n	8001e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b0f      	cmp	r3, #15
 8001e3a:	d80a      	bhi.n	8001e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	f000 fd37 	bl	80028b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e48:	4a06      	ldr	r2, [pc, #24]	; (8001e64 <HAL_InitTick+0x5c>)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	e000      	b.n	8001e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000020 	.word	0x20000020
 8001e60:	20000028 	.word	0x20000028
 8001e64:	20000024 	.word	0x20000024

08001e68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e6c:	4b05      	ldr	r3, [pc, #20]	; (8001e84 <HAL_IncTick+0x1c>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	461a      	mov	r2, r3
 8001e72:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <HAL_IncTick+0x20>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	4a03      	ldr	r2, [pc, #12]	; (8001e88 <HAL_IncTick+0x20>)
 8001e7a:	6013      	str	r3, [r2, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	20000028 	.word	0x20000028
 8001e88:	2000032c 	.word	0x2000032c

08001e8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e90:	4b02      	ldr	r3, [pc, #8]	; (8001e9c <HAL_GetTick+0x10>)
 8001e92:	681b      	ldr	r3, [r3, #0]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr
 8001e9c:	2000032c 	.word	0x2000032c

08001ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea8:	f7ff fff0 	bl	8001e8c <HAL_GetTick>
 8001eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb8:	d005      	beq.n	8001ec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eba:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <HAL_Delay+0x44>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ec6:	bf00      	nop
 8001ec8:	f7ff ffe0 	bl	8001e8c <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d8f7      	bhi.n	8001ec8 <HAL_Delay+0x28>
  {
  }
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000028 	.word	0x20000028

08001ee8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e0be      	b.n	8002088 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d109      	bne.n	8001f2c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff fb7e 	bl	8001628 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 fbc5 	bl	80026bc <ADC_ConversionStop_Disable>
 8001f32:	4603      	mov	r3, r0
 8001f34:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f040 8099 	bne.w	8002076 <HAL_ADC_Init+0x18e>
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f040 8095 	bne.w	8002076 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f50:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f54:	f023 0302 	bic.w	r3, r3, #2
 8001f58:	f043 0202 	orr.w	r2, r3, #2
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f68:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	7b1b      	ldrb	r3, [r3, #12]
 8001f6e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f70:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f80:	d003      	beq.n	8001f8a <HAL_ADC_Init+0xa2>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d102      	bne.n	8001f90 <HAL_ADC_Init+0xa8>
 8001f8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f8e:	e000      	b.n	8001f92 <HAL_ADC_Init+0xaa>
 8001f90:	2300      	movs	r3, #0
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	7d1b      	ldrb	r3, [r3, #20]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d119      	bne.n	8001fd4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	7b1b      	ldrb	r3, [r3, #12]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d109      	bne.n	8001fbc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	3b01      	subs	r3, #1
 8001fae:	035a      	lsls	r2, r3, #13
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	e00b      	b.n	8001fd4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc0:	f043 0220 	orr.w	r2, r3, #32
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fcc:	f043 0201 	orr.w	r2, r3, #1
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <HAL_ADC_Init+0x1a8>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	68b9      	ldr	r1, [r7, #8]
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002004:	d003      	beq.n	800200e <HAL_ADC_Init+0x126>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d104      	bne.n	8002018 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	3b01      	subs	r3, #1
 8002014:	051b      	lsls	r3, r3, #20
 8002016:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	430a      	orrs	r2, r1
 800202a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_ADC_Init+0x1ac>)
 8002034:	4013      	ands	r3, r2
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	429a      	cmp	r2, r3
 800203a:	d10b      	bne.n	8002054 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002046:	f023 0303 	bic.w	r3, r3, #3
 800204a:	f043 0201 	orr.w	r2, r3, #1
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002052:	e018      	b.n	8002086 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002058:	f023 0312 	bic.w	r3, r3, #18
 800205c:	f043 0210 	orr.w	r2, r3, #16
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002068:	f043 0201 	orr.w	r2, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002074:	e007      	b.n	8002086 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	f043 0210 	orr.w	r2, r3, #16
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002086:	7dfb      	ldrb	r3, [r7, #23]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	ffe1f7fd 	.word	0xffe1f7fd
 8002094:	ff1f0efe 	.word	0xff1f0efe

08002098 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d101      	bne.n	80020b2 <HAL_ADC_Start+0x1a>
 80020ae:	2302      	movs	r3, #2
 80020b0:	e098      	b.n	80021e4 <HAL_ADC_Start+0x14c>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 faa4 	bl	8002608 <ADC_Enable>
 80020c0:	4603      	mov	r3, r0
 80020c2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f040 8087 	bne.w	80021da <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d4:	f023 0301 	bic.w	r3, r3, #1
 80020d8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a41      	ldr	r2, [pc, #260]	; (80021ec <HAL_ADC_Start+0x154>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d105      	bne.n	80020f6 <HAL_ADC_Start+0x5e>
 80020ea:	4b41      	ldr	r3, [pc, #260]	; (80021f0 <HAL_ADC_Start+0x158>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d115      	bne.n	8002122 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800210c:	2b00      	cmp	r3, #0
 800210e:	d026      	beq.n	800215e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002114:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002118:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002120:	e01d      	b.n	800215e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002126:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a2f      	ldr	r2, [pc, #188]	; (80021f0 <HAL_ADC_Start+0x158>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d004      	beq.n	8002142 <HAL_ADC_Start+0xaa>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a2b      	ldr	r2, [pc, #172]	; (80021ec <HAL_ADC_Start+0x154>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d10d      	bne.n	800215e <HAL_ADC_Start+0xc6>
 8002142:	4b2b      	ldr	r3, [pc, #172]	; (80021f0 <HAL_ADC_Start+0x158>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800214a:	2b00      	cmp	r3, #0
 800214c:	d007      	beq.n	800215e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002152:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002156:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002162:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d006      	beq.n	8002178 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216e:	f023 0206 	bic.w	r2, r3, #6
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	62da      	str	r2, [r3, #44]	; 0x2c
 8002176:	e002      	b.n	800217e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f06f 0202 	mvn.w	r2, #2
 800218e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800219a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800219e:	d113      	bne.n	80021c8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021a4:	4a11      	ldr	r2, [pc, #68]	; (80021ec <HAL_ADC_Start+0x154>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d105      	bne.n	80021b6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021aa:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <HAL_ADC_Start+0x158>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d108      	bne.n	80021c8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	e00c      	b.n	80021e2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	e003      	b.n	80021e2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40012800 	.word	0x40012800
 80021f0:	40012400 	.word	0x40012400

080021f4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b087      	sub	sp, #28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800220a:	f7ff fe3f 	bl	8001e8c <HAL_GetTick>
 800220e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00b      	beq.n	8002236 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002222:	f043 0220 	orr.w	r2, r3, #32
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e0d3      	b.n	80023de <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002240:	2b00      	cmp	r3, #0
 8002242:	d131      	bne.n	80022a8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800224e:	2b00      	cmp	r3, #0
 8002250:	d12a      	bne.n	80022a8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002252:	e021      	b.n	8002298 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225a:	d01d      	beq.n	8002298 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d007      	beq.n	8002272 <HAL_ADC_PollForConversion+0x7e>
 8002262:	f7ff fe13 	bl	8001e8c <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	429a      	cmp	r2, r3
 8002270:	d212      	bcs.n	8002298 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d10b      	bne.n	8002298 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002284:	f043 0204 	orr.w	r2, r3, #4
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0a2      	b.n	80023de <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0d6      	beq.n	8002254 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022a6:	e070      	b.n	800238a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80022a8:	4b4f      	ldr	r3, [pc, #316]	; (80023e8 <HAL_ADC_PollForConversion+0x1f4>)
 80022aa:	681c      	ldr	r4, [r3, #0]
 80022ac:	2002      	movs	r0, #2
 80022ae:	f001 f98d 	bl	80035cc <HAL_RCCEx_GetPeriphCLKFreq>
 80022b2:	4603      	mov	r3, r0
 80022b4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6919      	ldr	r1, [r3, #16]
 80022be:	4b4b      	ldr	r3, [pc, #300]	; (80023ec <HAL_ADC_PollForConversion+0x1f8>)
 80022c0:	400b      	ands	r3, r1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d118      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x104>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68d9      	ldr	r1, [r3, #12]
 80022cc:	4b48      	ldr	r3, [pc, #288]	; (80023f0 <HAL_ADC_PollForConversion+0x1fc>)
 80022ce:	400b      	ands	r3, r1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d111      	bne.n	80022f8 <HAL_ADC_PollForConversion+0x104>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6919      	ldr	r1, [r3, #16]
 80022da:	4b46      	ldr	r3, [pc, #280]	; (80023f4 <HAL_ADC_PollForConversion+0x200>)
 80022dc:	400b      	ands	r3, r1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d108      	bne.n	80022f4 <HAL_ADC_PollForConversion+0x100>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68d9      	ldr	r1, [r3, #12]
 80022e8:	4b43      	ldr	r3, [pc, #268]	; (80023f8 <HAL_ADC_PollForConversion+0x204>)
 80022ea:	400b      	ands	r3, r1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_ADC_PollForConversion+0x100>
 80022f0:	2314      	movs	r3, #20
 80022f2:	e020      	b.n	8002336 <HAL_ADC_PollForConversion+0x142>
 80022f4:	2329      	movs	r3, #41	; 0x29
 80022f6:	e01e      	b.n	8002336 <HAL_ADC_PollForConversion+0x142>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6919      	ldr	r1, [r3, #16]
 80022fe:	4b3d      	ldr	r3, [pc, #244]	; (80023f4 <HAL_ADC_PollForConversion+0x200>)
 8002300:	400b      	ands	r3, r1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d106      	bne.n	8002314 <HAL_ADC_PollForConversion+0x120>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68d9      	ldr	r1, [r3, #12]
 800230c:	4b3a      	ldr	r3, [pc, #232]	; (80023f8 <HAL_ADC_PollForConversion+0x204>)
 800230e:	400b      	ands	r3, r1
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00d      	beq.n	8002330 <HAL_ADC_PollForConversion+0x13c>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6919      	ldr	r1, [r3, #16]
 800231a:	4b38      	ldr	r3, [pc, #224]	; (80023fc <HAL_ADC_PollForConversion+0x208>)
 800231c:	400b      	ands	r3, r1
 800231e:	2b00      	cmp	r3, #0
 8002320:	d108      	bne.n	8002334 <HAL_ADC_PollForConversion+0x140>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68d9      	ldr	r1, [r3, #12]
 8002328:	4b34      	ldr	r3, [pc, #208]	; (80023fc <HAL_ADC_PollForConversion+0x208>)
 800232a:	400b      	ands	r3, r1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <HAL_ADC_PollForConversion+0x140>
 8002330:	2354      	movs	r3, #84	; 0x54
 8002332:	e000      	b.n	8002336 <HAL_ADC_PollForConversion+0x142>
 8002334:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800233c:	e021      	b.n	8002382 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d01a      	beq.n	800237c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <HAL_ADC_PollForConversion+0x168>
 800234c:	f7ff fd9e 	bl	8001e8c <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d20f      	bcs.n	800237c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	429a      	cmp	r2, r3
 8002362:	d90b      	bls.n	800237c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002368:	f043 0204 	orr.w	r2, r3, #4
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e030      	b.n	80023de <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	3301      	adds	r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	429a      	cmp	r2, r3
 8002388:	d8d9      	bhi.n	800233e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f06f 0212 	mvn.w	r2, #18
 8002392:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002398:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023ae:	d115      	bne.n	80023dc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d111      	bne.n	80023dc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d105      	bne.n	80023dc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	371c      	adds	r7, #28
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd90      	pop	{r4, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000020 	.word	0x20000020
 80023ec:	24924924 	.word	0x24924924
 80023f0:	00924924 	.word	0x00924924
 80023f4:	12492492 	.word	0x12492492
 80023f8:	00492492 	.word	0x00492492
 80023fc:	00249249 	.word	0x00249249

08002400 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002422:	2300      	movs	r3, #0
 8002424:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002430:	2b01      	cmp	r3, #1
 8002432:	d101      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x20>
 8002434:	2302      	movs	r3, #2
 8002436:	e0dc      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x1da>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b06      	cmp	r3, #6
 8002446:	d81c      	bhi.n	8002482 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	3b05      	subs	r3, #5
 800245a:	221f      	movs	r2, #31
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	4019      	ands	r1, r3
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	3b05      	subs	r3, #5
 8002474:	fa00 f203 	lsl.w	r2, r0, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	635a      	str	r2, [r3, #52]	; 0x34
 8002480:	e03c      	b.n	80024fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b0c      	cmp	r3, #12
 8002488:	d81c      	bhi.n	80024c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	3b23      	subs	r3, #35	; 0x23
 800249c:	221f      	movs	r2, #31
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	4019      	ands	r1, r3
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	4613      	mov	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	3b23      	subs	r3, #35	; 0x23
 80024b6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	430a      	orrs	r2, r1
 80024c0:	631a      	str	r2, [r3, #48]	; 0x30
 80024c2:	e01b      	b.n	80024fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	4613      	mov	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	3b41      	subs	r3, #65	; 0x41
 80024d6:	221f      	movs	r2, #31
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	4019      	ands	r1, r3
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	6818      	ldr	r0, [r3, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	4413      	add	r3, r2
 80024ee:	3b41      	subs	r3, #65	; 0x41
 80024f0:	fa00 f203 	lsl.w	r2, r0, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2b09      	cmp	r3, #9
 8002502:	d91c      	bls.n	800253e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68d9      	ldr	r1, [r3, #12]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	4613      	mov	r3, r2
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	4413      	add	r3, r2
 8002514:	3b1e      	subs	r3, #30
 8002516:	2207      	movs	r2, #7
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	4019      	ands	r1, r3
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	6898      	ldr	r0, [r3, #8]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4613      	mov	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4413      	add	r3, r2
 800252e:	3b1e      	subs	r3, #30
 8002530:	fa00 f203 	lsl.w	r2, r0, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	e019      	b.n	8002572 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6919      	ldr	r1, [r3, #16]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	2207      	movs	r2, #7
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	4019      	ands	r1, r3
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6898      	ldr	r0, [r3, #8]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	4613      	mov	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4413      	add	r3, r2
 8002566:	fa00 f203 	lsl.w	r2, r0, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b10      	cmp	r3, #16
 8002578:	d003      	beq.n	8002582 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800257e:	2b11      	cmp	r3, #17
 8002580:	d132      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a1d      	ldr	r2, [pc, #116]	; (80025fc <HAL_ADC_ConfigChannel+0x1e4>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d125      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d126      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689a      	ldr	r2, [r3, #8]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2b10      	cmp	r3, #16
 80025b0:	d11a      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025b2:	4b13      	ldr	r3, [pc, #76]	; (8002600 <HAL_ADC_ConfigChannel+0x1e8>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a13      	ldr	r2, [pc, #76]	; (8002604 <HAL_ADC_ConfigChannel+0x1ec>)
 80025b8:	fba2 2303 	umull	r2, r3, r2, r3
 80025bc:	0c9a      	lsrs	r2, r3, #18
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025c8:	e002      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	3b01      	subs	r3, #1
 80025ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f9      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x1b2>
 80025d6:	e007      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	f043 0220 	orr.w	r2, r3, #32
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	40012400 	.word	0x40012400
 8002600:	20000020 	.word	0x20000020
 8002604:	431bde83 	.word	0x431bde83

08002608 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b01      	cmp	r3, #1
 8002624:	d040      	beq.n	80026a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f042 0201 	orr.w	r2, r2, #1
 8002634:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002636:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <ADC_Enable+0xac>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a1f      	ldr	r2, [pc, #124]	; (80026b8 <ADC_Enable+0xb0>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	0c9b      	lsrs	r3, r3, #18
 8002642:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002644:	e002      	b.n	800264c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	3b01      	subs	r3, #1
 800264a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f9      	bne.n	8002646 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002652:	f7ff fc1b 	bl	8001e8c <HAL_GetTick>
 8002656:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002658:	e01f      	b.n	800269a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800265a:	f7ff fc17 	bl	8001e8c <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d918      	bls.n	800269a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b01      	cmp	r3, #1
 8002674:	d011      	beq.n	800269a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267a:	f043 0210 	orr.w	r2, r3, #16
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002686:	f043 0201 	orr.w	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e007      	b.n	80026aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d1d8      	bne.n	800265a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000020 	.word	0x20000020
 80026b8:	431bde83 	.word	0x431bde83

080026bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d12e      	bne.n	8002734 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0201 	bic.w	r2, r2, #1
 80026e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026e6:	f7ff fbd1 	bl	8001e8c <HAL_GetTick>
 80026ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026ec:	e01b      	b.n	8002726 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026ee:	f7ff fbcd 	bl	8001e8c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d914      	bls.n	8002726 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b01      	cmp	r3, #1
 8002708:	d10d      	bne.n	8002726 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270e:	f043 0210 	orr.w	r2, r3, #16
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271a:	f043 0201 	orr.w	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e007      	b.n	8002736 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b01      	cmp	r3, #1
 8002732:	d0dc      	beq.n	80026ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002750:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <__NVIC_SetPriorityGrouping+0x44>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800275c:	4013      	ands	r3, r2
 800275e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002768:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800276c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002772:	4a04      	ldr	r2, [pc, #16]	; (8002784 <__NVIC_SetPriorityGrouping+0x44>)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	60d3      	str	r3, [r2, #12]
}
 8002778:	bf00      	nop
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800278c:	4b04      	ldr	r3, [pc, #16]	; (80027a0 <__NVIC_GetPriorityGrouping+0x18>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	0a1b      	lsrs	r3, r3, #8
 8002792:	f003 0307 	and.w	r3, r3, #7
}
 8002796:	4618      	mov	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	6039      	str	r1, [r7, #0]
 80027ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	db0a      	blt.n	80027ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	490c      	ldr	r1, [pc, #48]	; (80027f0 <__NVIC_SetPriority+0x4c>)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	0112      	lsls	r2, r2, #4
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	440b      	add	r3, r1
 80027c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027cc:	e00a      	b.n	80027e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	4908      	ldr	r1, [pc, #32]	; (80027f4 <__NVIC_SetPriority+0x50>)
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	f003 030f 	and.w	r3, r3, #15
 80027da:	3b04      	subs	r3, #4
 80027dc:	0112      	lsls	r2, r2, #4
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	440b      	add	r3, r1
 80027e2:	761a      	strb	r2, [r3, #24]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	e000e100 	.word	0xe000e100
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b089      	sub	sp, #36	; 0x24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f1c3 0307 	rsb	r3, r3, #7
 8002812:	2b04      	cmp	r3, #4
 8002814:	bf28      	it	cs
 8002816:	2304      	movcs	r3, #4
 8002818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3304      	adds	r3, #4
 800281e:	2b06      	cmp	r3, #6
 8002820:	d902      	bls.n	8002828 <NVIC_EncodePriority+0x30>
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3b03      	subs	r3, #3
 8002826:	e000      	b.n	800282a <NVIC_EncodePriority+0x32>
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800282c:	f04f 32ff 	mov.w	r2, #4294967295
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43da      	mvns	r2, r3
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	401a      	ands	r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002840:	f04f 31ff 	mov.w	r1, #4294967295
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	fa01 f303 	lsl.w	r3, r1, r3
 800284a:	43d9      	mvns	r1, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002850:	4313      	orrs	r3, r2
         );
}
 8002852:	4618      	mov	r0, r3
 8002854:	3724      	adds	r7, #36	; 0x24
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3b01      	subs	r3, #1
 8002868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800286c:	d301      	bcc.n	8002872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800286e:	2301      	movs	r3, #1
 8002870:	e00f      	b.n	8002892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002872:	4a0a      	ldr	r2, [pc, #40]	; (800289c <SysTick_Config+0x40>)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800287a:	210f      	movs	r1, #15
 800287c:	f04f 30ff 	mov.w	r0, #4294967295
 8002880:	f7ff ff90 	bl	80027a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002884:	4b05      	ldr	r3, [pc, #20]	; (800289c <SysTick_Config+0x40>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288a:	4b04      	ldr	r3, [pc, #16]	; (800289c <SysTick_Config+0x40>)
 800288c:	2207      	movs	r2, #7
 800288e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	e000e010 	.word	0xe000e010

080028a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff ff49 	bl	8002740 <__NVIC_SetPriorityGrouping>
}
 80028ae:	bf00      	nop
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b086      	sub	sp, #24
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	4603      	mov	r3, r0
 80028be:	60b9      	str	r1, [r7, #8]
 80028c0:	607a      	str	r2, [r7, #4]
 80028c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c8:	f7ff ff5e 	bl	8002788 <__NVIC_GetPriorityGrouping>
 80028cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	68b9      	ldr	r1, [r7, #8]
 80028d2:	6978      	ldr	r0, [r7, #20]
 80028d4:	f7ff ff90 	bl	80027f8 <NVIC_EncodePriority>
 80028d8:	4602      	mov	r2, r0
 80028da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028de:	4611      	mov	r1, r2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff5f 	bl	80027a4 <__NVIC_SetPriority>
}
 80028e6:	bf00      	nop
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff ffb0 	bl	800285c <SysTick_Config>
 80028fc:	4603      	mov	r3, r0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002908:	b480      	push	{r7}
 800290a:	b08b      	sub	sp, #44	; 0x2c
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002912:	2300      	movs	r3, #0
 8002914:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002916:	2300      	movs	r3, #0
 8002918:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291a:	e169      	b.n	8002bf0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800291c:	2201      	movs	r2, #1
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	69fa      	ldr	r2, [r7, #28]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	429a      	cmp	r2, r3
 8002936:	f040 8158 	bne.w	8002bea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4a9a      	ldr	r2, [pc, #616]	; (8002ba8 <HAL_GPIO_Init+0x2a0>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d05e      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002944:	4a98      	ldr	r2, [pc, #608]	; (8002ba8 <HAL_GPIO_Init+0x2a0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d875      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 800294a:	4a98      	ldr	r2, [pc, #608]	; (8002bac <HAL_GPIO_Init+0x2a4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d058      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002950:	4a96      	ldr	r2, [pc, #600]	; (8002bac <HAL_GPIO_Init+0x2a4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d86f      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 8002956:	4a96      	ldr	r2, [pc, #600]	; (8002bb0 <HAL_GPIO_Init+0x2a8>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d052      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 800295c:	4a94      	ldr	r2, [pc, #592]	; (8002bb0 <HAL_GPIO_Init+0x2a8>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d869      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 8002962:	4a94      	ldr	r2, [pc, #592]	; (8002bb4 <HAL_GPIO_Init+0x2ac>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d04c      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002968:	4a92      	ldr	r2, [pc, #584]	; (8002bb4 <HAL_GPIO_Init+0x2ac>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d863      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 800296e:	4a92      	ldr	r2, [pc, #584]	; (8002bb8 <HAL_GPIO_Init+0x2b0>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d046      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
 8002974:	4a90      	ldr	r2, [pc, #576]	; (8002bb8 <HAL_GPIO_Init+0x2b0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d85d      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 800297a:	2b12      	cmp	r3, #18
 800297c:	d82a      	bhi.n	80029d4 <HAL_GPIO_Init+0xcc>
 800297e:	2b12      	cmp	r3, #18
 8002980:	d859      	bhi.n	8002a36 <HAL_GPIO_Init+0x12e>
 8002982:	a201      	add	r2, pc, #4	; (adr r2, 8002988 <HAL_GPIO_Init+0x80>)
 8002984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002988:	08002a03 	.word	0x08002a03
 800298c:	080029dd 	.word	0x080029dd
 8002990:	080029ef 	.word	0x080029ef
 8002994:	08002a31 	.word	0x08002a31
 8002998:	08002a37 	.word	0x08002a37
 800299c:	08002a37 	.word	0x08002a37
 80029a0:	08002a37 	.word	0x08002a37
 80029a4:	08002a37 	.word	0x08002a37
 80029a8:	08002a37 	.word	0x08002a37
 80029ac:	08002a37 	.word	0x08002a37
 80029b0:	08002a37 	.word	0x08002a37
 80029b4:	08002a37 	.word	0x08002a37
 80029b8:	08002a37 	.word	0x08002a37
 80029bc:	08002a37 	.word	0x08002a37
 80029c0:	08002a37 	.word	0x08002a37
 80029c4:	08002a37 	.word	0x08002a37
 80029c8:	08002a37 	.word	0x08002a37
 80029cc:	080029e5 	.word	0x080029e5
 80029d0:	080029f9 	.word	0x080029f9
 80029d4:	4a79      	ldr	r2, [pc, #484]	; (8002bbc <HAL_GPIO_Init+0x2b4>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d013      	beq.n	8002a02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029da:	e02c      	b.n	8002a36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	623b      	str	r3, [r7, #32]
          break;
 80029e2:	e029      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	3304      	adds	r3, #4
 80029ea:	623b      	str	r3, [r7, #32]
          break;
 80029ec:	e024      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	3308      	adds	r3, #8
 80029f4:	623b      	str	r3, [r7, #32]
          break;
 80029f6:	e01f      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	330c      	adds	r3, #12
 80029fe:	623b      	str	r3, [r7, #32]
          break;
 8002a00:	e01a      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d102      	bne.n	8002a10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a0a:	2304      	movs	r3, #4
 8002a0c:	623b      	str	r3, [r7, #32]
          break;
 8002a0e:	e013      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d105      	bne.n	8002a24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a18:	2308      	movs	r3, #8
 8002a1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	611a      	str	r2, [r3, #16]
          break;
 8002a22:	e009      	b.n	8002a38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a24:	2308      	movs	r3, #8
 8002a26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	615a      	str	r2, [r3, #20]
          break;
 8002a2e:	e003      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a30:	2300      	movs	r3, #0
 8002a32:	623b      	str	r3, [r7, #32]
          break;
 8002a34:	e000      	b.n	8002a38 <HAL_GPIO_Init+0x130>
          break;
 8002a36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2bff      	cmp	r3, #255	; 0xff
 8002a3c:	d801      	bhi.n	8002a42 <HAL_GPIO_Init+0x13a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	e001      	b.n	8002a46 <HAL_GPIO_Init+0x13e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3304      	adds	r3, #4
 8002a46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	2bff      	cmp	r3, #255	; 0xff
 8002a4c:	d802      	bhi.n	8002a54 <HAL_GPIO_Init+0x14c>
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	e002      	b.n	8002a5a <HAL_GPIO_Init+0x152>
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	3b08      	subs	r3, #8
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	210f      	movs	r1, #15
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	fa01 f303 	lsl.w	r3, r1, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	401a      	ands	r2, r3
 8002a6c:	6a39      	ldr	r1, [r7, #32]
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	fa01 f303 	lsl.w	r3, r1, r3
 8002a74:	431a      	orrs	r2, r3
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 80b1 	beq.w	8002bea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a88:	4b4d      	ldr	r3, [pc, #308]	; (8002bc0 <HAL_GPIO_Init+0x2b8>)
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	4a4c      	ldr	r2, [pc, #304]	; (8002bc0 <HAL_GPIO_Init+0x2b8>)
 8002a8e:	f043 0301 	orr.w	r3, r3, #1
 8002a92:	6193      	str	r3, [r2, #24]
 8002a94:	4b4a      	ldr	r3, [pc, #296]	; (8002bc0 <HAL_GPIO_Init+0x2b8>)
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002aa0:	4a48      	ldr	r2, [pc, #288]	; (8002bc4 <HAL_GPIO_Init+0x2bc>)
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	3302      	adds	r3, #2
 8002aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	220f      	movs	r2, #15
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a40      	ldr	r2, [pc, #256]	; (8002bc8 <HAL_GPIO_Init+0x2c0>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d013      	beq.n	8002af4 <HAL_GPIO_Init+0x1ec>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a3f      	ldr	r2, [pc, #252]	; (8002bcc <HAL_GPIO_Init+0x2c4>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00d      	beq.n	8002af0 <HAL_GPIO_Init+0x1e8>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a3e      	ldr	r2, [pc, #248]	; (8002bd0 <HAL_GPIO_Init+0x2c8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d007      	beq.n	8002aec <HAL_GPIO_Init+0x1e4>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a3d      	ldr	r2, [pc, #244]	; (8002bd4 <HAL_GPIO_Init+0x2cc>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d101      	bne.n	8002ae8 <HAL_GPIO_Init+0x1e0>
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e006      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002ae8:	2304      	movs	r3, #4
 8002aea:	e004      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e002      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_GPIO_Init+0x1ee>
 8002af4:	2300      	movs	r3, #0
 8002af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af8:	f002 0203 	and.w	r2, r2, #3
 8002afc:	0092      	lsls	r2, r2, #2
 8002afe:	4093      	lsls	r3, r2
 8002b00:	68fa      	ldr	r2, [r7, #12]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b06:	492f      	ldr	r1, [pc, #188]	; (8002bc4 <HAL_GPIO_Init+0x2bc>)
 8002b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0a:	089b      	lsrs	r3, r3, #2
 8002b0c:	3302      	adds	r3, #2
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d006      	beq.n	8002b2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b20:	4b2d      	ldr	r3, [pc, #180]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	492c      	ldr	r1, [pc, #176]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	608b      	str	r3, [r1, #8]
 8002b2c:	e006      	b.n	8002b3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b2e:	4b2a      	ldr	r3, [pc, #168]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	43db      	mvns	r3, r3
 8002b36:	4928      	ldr	r1, [pc, #160]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b38:	4013      	ands	r3, r2
 8002b3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d006      	beq.n	8002b56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b48:	4b23      	ldr	r3, [pc, #140]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b4a:	68da      	ldr	r2, [r3, #12]
 8002b4c:	4922      	ldr	r1, [pc, #136]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	60cb      	str	r3, [r1, #12]
 8002b54:	e006      	b.n	8002b64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b56:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	491e      	ldr	r1, [pc, #120]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d006      	beq.n	8002b7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b70:	4b19      	ldr	r3, [pc, #100]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	4918      	ldr	r1, [pc, #96]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	604b      	str	r3, [r1, #4]
 8002b7c:	e006      	b.n	8002b8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b7e:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	4914      	ldr	r1, [pc, #80]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d021      	beq.n	8002bdc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b98:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	490e      	ldr	r1, [pc, #56]	; (8002bd8 <HAL_GPIO_Init+0x2d0>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	600b      	str	r3, [r1, #0]
 8002ba4:	e021      	b.n	8002bea <HAL_GPIO_Init+0x2e2>
 8002ba6:	bf00      	nop
 8002ba8:	10320000 	.word	0x10320000
 8002bac:	10310000 	.word	0x10310000
 8002bb0:	10220000 	.word	0x10220000
 8002bb4:	10210000 	.word	0x10210000
 8002bb8:	10120000 	.word	0x10120000
 8002bbc:	10110000 	.word	0x10110000
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40010000 	.word	0x40010000
 8002bc8:	40010800 	.word	0x40010800
 8002bcc:	40010c00 	.word	0x40010c00
 8002bd0:	40011000 	.word	0x40011000
 8002bd4:	40011400 	.word	0x40011400
 8002bd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <HAL_GPIO_Init+0x304>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	43db      	mvns	r3, r3
 8002be4:	4909      	ldr	r1, [pc, #36]	; (8002c0c <HAL_GPIO_Init+0x304>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	3301      	adds	r3, #1
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f47f ae8e 	bne.w	800291c <HAL_GPIO_Init+0x14>
  }
}
 8002c00:	bf00      	nop
 8002c02:	bf00      	nop
 8002c04:	372c      	adds	r7, #44	; 0x2c
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40010400 	.word	0x40010400

08002c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	807b      	strh	r3, [r7, #2]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c20:	787b      	ldrb	r3, [r7, #1]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c26:	887a      	ldrh	r2, [r7, #2]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c2c:	e003      	b.n	8002c36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c2e:	887b      	ldrh	r3, [r7, #2]
 8002c30:	041a      	lsls	r2, r3, #16
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	611a      	str	r2, [r3, #16]
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e272      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8087 	beq.w	8002d6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c60:	4b92      	ldr	r3, [pc, #584]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 030c 	and.w	r3, r3, #12
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d00c      	beq.n	8002c86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c6c:	4b8f      	ldr	r3, [pc, #572]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f003 030c 	and.w	r3, r3, #12
 8002c74:	2b08      	cmp	r3, #8
 8002c76:	d112      	bne.n	8002c9e <HAL_RCC_OscConfig+0x5e>
 8002c78:	4b8c      	ldr	r3, [pc, #560]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c84:	d10b      	bne.n	8002c9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c86:	4b89      	ldr	r3, [pc, #548]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d06c      	beq.n	8002d6c <HAL_RCC_OscConfig+0x12c>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d168      	bne.n	8002d6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e24c      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca6:	d106      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x76>
 8002ca8:	4b80      	ldr	r3, [pc, #512]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a7f      	ldr	r2, [pc, #508]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb2:	6013      	str	r3, [r2, #0]
 8002cb4:	e02e      	b.n	8002d14 <HAL_RCC_OscConfig+0xd4>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x98>
 8002cbe:	4b7b      	ldr	r3, [pc, #492]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a7a      	ldr	r2, [pc, #488]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	4b78      	ldr	r3, [pc, #480]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a77      	ldr	r2, [pc, #476]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	e01d      	b.n	8002d14 <HAL_RCC_OscConfig+0xd4>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ce0:	d10c      	bne.n	8002cfc <HAL_RCC_OscConfig+0xbc>
 8002ce2:	4b72      	ldr	r3, [pc, #456]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a71      	ldr	r2, [pc, #452]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	4b6f      	ldr	r3, [pc, #444]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a6e      	ldr	r2, [pc, #440]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	e00b      	b.n	8002d14 <HAL_RCC_OscConfig+0xd4>
 8002cfc:	4b6b      	ldr	r3, [pc, #428]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a6a      	ldr	r2, [pc, #424]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d06:	6013      	str	r3, [r2, #0]
 8002d08:	4b68      	ldr	r3, [pc, #416]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a67      	ldr	r2, [pc, #412]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d013      	beq.n	8002d44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1c:	f7ff f8b6 	bl	8001e8c <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d24:	f7ff f8b2 	bl	8001e8c <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b64      	cmp	r3, #100	; 0x64
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e200      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d36:	4b5d      	ldr	r3, [pc, #372]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d0f0      	beq.n	8002d24 <HAL_RCC_OscConfig+0xe4>
 8002d42:	e014      	b.n	8002d6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d44:	f7ff f8a2 	bl	8001e8c <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d4c:	f7ff f89e 	bl	8001e8c <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b64      	cmp	r3, #100	; 0x64
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e1ec      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d5e:	4b53      	ldr	r3, [pc, #332]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f0      	bne.n	8002d4c <HAL_RCC_OscConfig+0x10c>
 8002d6a:	e000      	b.n	8002d6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d063      	beq.n	8002e42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d7a:	4b4c      	ldr	r3, [pc, #304]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f003 030c 	and.w	r3, r3, #12
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00b      	beq.n	8002d9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d86:	4b49      	ldr	r3, [pc, #292]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f003 030c 	and.w	r3, r3, #12
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d11c      	bne.n	8002dcc <HAL_RCC_OscConfig+0x18c>
 8002d92:	4b46      	ldr	r3, [pc, #280]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d116      	bne.n	8002dcc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9e:	4b43      	ldr	r3, [pc, #268]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <HAL_RCC_OscConfig+0x176>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d001      	beq.n	8002db6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e1c0      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db6:	4b3d      	ldr	r3, [pc, #244]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4939      	ldr	r1, [pc, #228]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dca:	e03a      	b.n	8002e42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d020      	beq.n	8002e16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dd4:	4b36      	ldr	r3, [pc, #216]	; (8002eb0 <HAL_RCC_OscConfig+0x270>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7ff f857 	bl	8001e8c <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de2:	f7ff f853 	bl	8001e8c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e1a1      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df4:	4b2d      	ldr	r3, [pc, #180]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e00:	4b2a      	ldr	r3, [pc, #168]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	4927      	ldr	r1, [pc, #156]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	600b      	str	r3, [r1, #0]
 8002e14:	e015      	b.n	8002e42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e16:	4b26      	ldr	r3, [pc, #152]	; (8002eb0 <HAL_RCC_OscConfig+0x270>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7ff f836 	bl	8001e8c <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e24:	f7ff f832 	bl	8001e8c <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e180      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e36:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d03a      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d019      	beq.n	8002e8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e56:	4b17      	ldr	r3, [pc, #92]	; (8002eb4 <HAL_RCC_OscConfig+0x274>)
 8002e58:	2201      	movs	r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5c:	f7ff f816 	bl	8001e8c <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e64:	f7ff f812 	bl	8001e8c <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e160      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e76:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <HAL_RCC_OscConfig+0x26c>)
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e82:	2001      	movs	r0, #1
 8002e84:	f000 face 	bl	8003424 <RCC_Delay>
 8002e88:	e01c      	b.n	8002ec4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e8a:	4b0a      	ldr	r3, [pc, #40]	; (8002eb4 <HAL_RCC_OscConfig+0x274>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e90:	f7fe fffc 	bl	8001e8c <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e96:	e00f      	b.n	8002eb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e98:	f7fe fff8 	bl	8001e8c <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d908      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e146      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	42420000 	.word	0x42420000
 8002eb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eb8:	4b92      	ldr	r3, [pc, #584]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1e9      	bne.n	8002e98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0304 	and.w	r3, r3, #4
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80a6 	beq.w	800301e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed6:	4b8b      	ldr	r3, [pc, #556]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10d      	bne.n	8002efe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee2:	4b88      	ldr	r3, [pc, #544]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	4a87      	ldr	r2, [pc, #540]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eec:	61d3      	str	r3, [r2, #28]
 8002eee:	4b85      	ldr	r3, [pc, #532]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002efa:	2301      	movs	r3, #1
 8002efc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efe:	4b82      	ldr	r3, [pc, #520]	; (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d118      	bne.n	8002f3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f0a:	4b7f      	ldr	r3, [pc, #508]	; (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a7e      	ldr	r2, [pc, #504]	; (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f16:	f7fe ffb9 	bl	8001e8c <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1e:	f7fe ffb5 	bl	8001e8c <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b64      	cmp	r3, #100	; 0x64
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e103      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f30:	4b75      	ldr	r3, [pc, #468]	; (8003108 <HAL_RCC_OscConfig+0x4c8>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d106      	bne.n	8002f52 <HAL_RCC_OscConfig+0x312>
 8002f44:	4b6f      	ldr	r3, [pc, #444]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	4a6e      	ldr	r2, [pc, #440]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f4a:	f043 0301 	orr.w	r3, r3, #1
 8002f4e:	6213      	str	r3, [r2, #32]
 8002f50:	e02d      	b.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCC_OscConfig+0x334>
 8002f5a:	4b6a      	ldr	r3, [pc, #424]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	4a69      	ldr	r2, [pc, #420]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	6213      	str	r3, [r2, #32]
 8002f66:	4b67      	ldr	r3, [pc, #412]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	4a66      	ldr	r2, [pc, #408]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f6c:	f023 0304 	bic.w	r3, r3, #4
 8002f70:	6213      	str	r3, [r2, #32]
 8002f72:	e01c      	b.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b05      	cmp	r3, #5
 8002f7a:	d10c      	bne.n	8002f96 <HAL_RCC_OscConfig+0x356>
 8002f7c:	4b61      	ldr	r3, [pc, #388]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	4a60      	ldr	r2, [pc, #384]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	f043 0304 	orr.w	r3, r3, #4
 8002f86:	6213      	str	r3, [r2, #32]
 8002f88:	4b5e      	ldr	r3, [pc, #376]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	4a5d      	ldr	r2, [pc, #372]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f8e:	f043 0301 	orr.w	r3, r3, #1
 8002f92:	6213      	str	r3, [r2, #32]
 8002f94:	e00b      	b.n	8002fae <HAL_RCC_OscConfig+0x36e>
 8002f96:	4b5b      	ldr	r3, [pc, #364]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	4a5a      	ldr	r2, [pc, #360]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	6213      	str	r3, [r2, #32]
 8002fa2:	4b58      	ldr	r3, [pc, #352]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	4a57      	ldr	r2, [pc, #348]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	f023 0304 	bic.w	r3, r3, #4
 8002fac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d015      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb6:	f7fe ff69 	bl	8001e8c <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fbc:	e00a      	b.n	8002fd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fbe:	f7fe ff65 	bl	8001e8c <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e0b1      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd4:	4b4b      	ldr	r3, [pc, #300]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0ee      	beq.n	8002fbe <HAL_RCC_OscConfig+0x37e>
 8002fe0:	e014      	b.n	800300c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe2:	f7fe ff53 	bl	8001e8c <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe8:	e00a      	b.n	8003000 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fea:	f7fe ff4f 	bl	8001e8c <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e09b      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003000:	4b40      	ldr	r3, [pc, #256]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1ee      	bne.n	8002fea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d105      	bne.n	800301e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003012:	4b3c      	ldr	r3, [pc, #240]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	4a3b      	ldr	r2, [pc, #236]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003018:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800301c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 8087 	beq.w	8003136 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003028:	4b36      	ldr	r3, [pc, #216]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 030c 	and.w	r3, r3, #12
 8003030:	2b08      	cmp	r3, #8
 8003032:	d061      	beq.n	80030f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	2b02      	cmp	r3, #2
 800303a:	d146      	bne.n	80030ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303c:	4b33      	ldr	r3, [pc, #204]	; (800310c <HAL_RCC_OscConfig+0x4cc>)
 800303e:	2200      	movs	r2, #0
 8003040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003042:	f7fe ff23 	bl	8001e8c <HAL_GetTick>
 8003046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003048:	e008      	b.n	800305c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304a:	f7fe ff1f 	bl	8001e8c <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	2b02      	cmp	r3, #2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e06d      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305c:	4b29      	ldr	r3, [pc, #164]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1f0      	bne.n	800304a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003070:	d108      	bne.n	8003084 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003072:	4b24      	ldr	r3, [pc, #144]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	4921      	ldr	r1, [pc, #132]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003080:	4313      	orrs	r3, r2
 8003082:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003084:	4b1f      	ldr	r3, [pc, #124]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a19      	ldr	r1, [r3, #32]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003094:	430b      	orrs	r3, r1
 8003096:	491b      	ldr	r1, [pc, #108]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 8003098:	4313      	orrs	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800309c:	4b1b      	ldr	r3, [pc, #108]	; (800310c <HAL_RCC_OscConfig+0x4cc>)
 800309e:	2201      	movs	r2, #1
 80030a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a2:	f7fe fef3 	bl	8001e8c <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030aa:	f7fe feef 	bl	8001e8c <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e03d      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030bc:	4b11      	ldr	r3, [pc, #68]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x46a>
 80030c8:	e035      	b.n	8003136 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ca:	4b10      	ldr	r3, [pc, #64]	; (800310c <HAL_RCC_OscConfig+0x4cc>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d0:	f7fe fedc 	bl	8001e8c <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d8:	f7fe fed8 	bl	8001e8c <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e026      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x498>
 80030f6:	e01e      	b.n	8003136 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	69db      	ldr	r3, [r3, #28]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d107      	bne.n	8003110 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e019      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
 8003104:	40021000 	.word	0x40021000
 8003108:	40007000 	.word	0x40007000
 800310c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003110:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <HAL_RCC_OscConfig+0x500>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a1b      	ldr	r3, [r3, #32]
 8003120:	429a      	cmp	r2, r3
 8003122:	d106      	bne.n	8003132 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800312e:	429a      	cmp	r2, r3
 8003130:	d001      	beq.n	8003136 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40021000 	.word	0x40021000

08003144 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0d0      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003158:	4b6a      	ldr	r3, [pc, #424]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d910      	bls.n	8003188 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003166:	4b67      	ldr	r3, [pc, #412]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f023 0207 	bic.w	r2, r3, #7
 800316e:	4965      	ldr	r1, [pc, #404]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	4313      	orrs	r3, r2
 8003174:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b63      	ldr	r3, [pc, #396]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0b8      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031a0:	4b59      	ldr	r3, [pc, #356]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4a58      	ldr	r2, [pc, #352]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80031aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b8:	4b53      	ldr	r3, [pc, #332]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	4a52      	ldr	r2, [pc, #328]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80031c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c4:	4b50      	ldr	r3, [pc, #320]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	494d      	ldr	r1, [pc, #308]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d040      	beq.n	8003264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	4b47      	ldr	r3, [pc, #284]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d115      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e07f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003202:	4b41      	ldr	r3, [pc, #260]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e073      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003212:	4b3d      	ldr	r3, [pc, #244]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e06b      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003222:	4b39      	ldr	r3, [pc, #228]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f023 0203 	bic.w	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	4936      	ldr	r1, [pc, #216]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003230:	4313      	orrs	r3, r2
 8003232:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003234:	f7fe fe2a 	bl	8001e8c <HAL_GetTick>
 8003238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323a:	e00a      	b.n	8003252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323c:	f7fe fe26 	bl	8001e8c <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	; 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e053      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003252:	4b2d      	ldr	r3, [pc, #180]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f003 020c 	and.w	r2, r3, #12
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	429a      	cmp	r2, r3
 8003262:	d1eb      	bne.n	800323c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003264:	4b27      	ldr	r3, [pc, #156]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d210      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003272:	4b24      	ldr	r3, [pc, #144]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f023 0207 	bic.w	r2, r3, #7
 800327a:	4922      	ldr	r1, [pc, #136]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	4313      	orrs	r3, r2
 8003280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003282:	4b20      	ldr	r3, [pc, #128]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d001      	beq.n	8003294 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e032      	b.n	80032fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a0:	4b19      	ldr	r3, [pc, #100]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4916      	ldr	r1, [pc, #88]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	490e      	ldr	r1, [pc, #56]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032d2:	f000 f821 	bl	8003318 <HAL_RCC_GetSysClockFreq>
 80032d6:	4602      	mov	r2, r0
 80032d8:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	490a      	ldr	r1, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x1c8>)
 80032e4:	5ccb      	ldrb	r3, [r1, r3]
 80032e6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ea:	4a09      	ldr	r2, [pc, #36]	; (8003310 <HAL_RCC_ClockConfig+0x1cc>)
 80032ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_RCC_ClockConfig+0x1d0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe fd88 	bl	8001e08 <HAL_InitTick>

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40022000 	.word	0x40022000
 8003308:	40021000 	.word	0x40021000
 800330c:	080074d4 	.word	0x080074d4
 8003310:	20000020 	.word	0x20000020
 8003314:	20000024 	.word	0x20000024

08003318 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	2300      	movs	r3, #0
 8003324:	60bb      	str	r3, [r7, #8]
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	2300      	movs	r3, #0
 800332c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003332:	4b1e      	ldr	r3, [pc, #120]	; (80033ac <HAL_RCC_GetSysClockFreq+0x94>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f003 030c 	and.w	r3, r3, #12
 800333e:	2b04      	cmp	r3, #4
 8003340:	d002      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x30>
 8003342:	2b08      	cmp	r3, #8
 8003344:	d003      	beq.n	800334e <HAL_RCC_GetSysClockFreq+0x36>
 8003346:	e027      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003348:	4b19      	ldr	r3, [pc, #100]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800334a:	613b      	str	r3, [r7, #16]
      break;
 800334c:	e027      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	0c9b      	lsrs	r3, r3, #18
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	4a17      	ldr	r2, [pc, #92]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003358:	5cd3      	ldrb	r3, [r2, r3]
 800335a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d010      	beq.n	8003388 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003366:	4b11      	ldr	r3, [pc, #68]	; (80033ac <HAL_RCC_GetSysClockFreq+0x94>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	0c5b      	lsrs	r3, r3, #17
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	4a11      	ldr	r2, [pc, #68]	; (80033b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003372:	5cd3      	ldrb	r3, [r2, r3]
 8003374:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a0d      	ldr	r2, [pc, #52]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800337a:	fb03 f202 	mul.w	r2, r3, r2
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	e004      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a0c      	ldr	r2, [pc, #48]	; (80033bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800338c:	fb02 f303 	mul.w	r3, r2, r3
 8003390:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	613b      	str	r3, [r7, #16]
      break;
 8003396:	e002      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003398:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800339a:	613b      	str	r3, [r7, #16]
      break;
 800339c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800339e:	693b      	ldr	r3, [r7, #16]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	371c      	adds	r7, #28
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40021000 	.word	0x40021000
 80033b0:	007a1200 	.word	0x007a1200
 80033b4:	080074ec 	.word	0x080074ec
 80033b8:	080074fc 	.word	0x080074fc
 80033bc:	003d0900 	.word	0x003d0900

080033c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c4:	4b02      	ldr	r3, [pc, #8]	; (80033d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr
 80033d0:	20000020 	.word	0x20000020

080033d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033d8:	f7ff fff2 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 80033dc:	4602      	mov	r2, r0
 80033de:	4b05      	ldr	r3, [pc, #20]	; (80033f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	0a1b      	lsrs	r3, r3, #8
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	4903      	ldr	r1, [pc, #12]	; (80033f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033ea:	5ccb      	ldrb	r3, [r1, r3]
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40021000 	.word	0x40021000
 80033f8:	080074e4 	.word	0x080074e4

080033fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003400:	f7ff ffde 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 8003404:	4602      	mov	r2, r0
 8003406:	4b05      	ldr	r3, [pc, #20]	; (800341c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	0adb      	lsrs	r3, r3, #11
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	4903      	ldr	r1, [pc, #12]	; (8003420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003412:	5ccb      	ldrb	r3, [r1, r3]
 8003414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003418:	4618      	mov	r0, r3
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40021000 	.word	0x40021000
 8003420:	080074e4 	.word	0x080074e4

08003424 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800342c:	4b0a      	ldr	r3, [pc, #40]	; (8003458 <RCC_Delay+0x34>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a0a      	ldr	r2, [pc, #40]	; (800345c <RCC_Delay+0x38>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	0a5b      	lsrs	r3, r3, #9
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	fb02 f303 	mul.w	r3, r2, r3
 800343e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003440:	bf00      	nop
  }
  while (Delay --);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1e5a      	subs	r2, r3, #1
 8003446:	60fa      	str	r2, [r7, #12]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1f9      	bne.n	8003440 <RCC_Delay+0x1c>
}
 800344c:	bf00      	nop
 800344e:	bf00      	nop
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr
 8003458:	20000020 	.word	0x20000020
 800345c:	10624dd3 	.word	0x10624dd3

08003460 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003468:	2300      	movs	r3, #0
 800346a:	613b      	str	r3, [r7, #16]
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d07d      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800347c:	2300      	movs	r3, #0
 800347e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003480:	4b4f      	ldr	r3, [pc, #316]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10d      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800348c:	4b4c      	ldr	r3, [pc, #304]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348e:	69db      	ldr	r3, [r3, #28]
 8003490:	4a4b      	ldr	r2, [pc, #300]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003496:	61d3      	str	r3, [r2, #28]
 8003498:	4b49      	ldr	r3, [pc, #292]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a0:	60bb      	str	r3, [r7, #8]
 80034a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034a4:	2301      	movs	r3, #1
 80034a6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a8:	4b46      	ldr	r3, [pc, #280]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d118      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034b4:	4b43      	ldr	r3, [pc, #268]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a42      	ldr	r2, [pc, #264]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034c0:	f7fe fce4 	bl	8001e8c <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c6:	e008      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034c8:	f7fe fce0 	bl	8001e8c <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	; 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e06d      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034da:	4b3a      	ldr	r3, [pc, #232]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034e6:	4b36      	ldr	r3, [pc, #216]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034ee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d02e      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	429a      	cmp	r2, r3
 8003502:	d027      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003504:	4b2e      	ldr	r3, [pc, #184]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003506:	6a1b      	ldr	r3, [r3, #32]
 8003508:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800350c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800350e:	4b2e      	ldr	r3, [pc, #184]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003510:	2201      	movs	r2, #1
 8003512:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003514:	4b2c      	ldr	r3, [pc, #176]	; (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800351a:	4a29      	ldr	r2, [pc, #164]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d014      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7fe fcaf 	bl	8001e8c <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003530:	e00a      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003532:	f7fe fcab 	bl	8001e8c <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003540:	4293      	cmp	r3, r2
 8003542:	d901      	bls.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e036      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003548:	4b1d      	ldr	r3, [pc, #116]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0ee      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003554:	4b1a      	ldr	r3, [pc, #104]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	4917      	ldr	r1, [pc, #92]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003562:	4313      	orrs	r3, r2
 8003564:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003566:	7dfb      	ldrb	r3, [r7, #23]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d105      	bne.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800356c:	4b14      	ldr	r3, [pc, #80]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	4a13      	ldr	r2, [pc, #76]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003572:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003576:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d008      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003584:	4b0e      	ldr	r3, [pc, #56]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	490b      	ldr	r1, [pc, #44]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003592:	4313      	orrs	r3, r2
 8003594:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0310 	and.w	r3, r3, #16
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d008      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035a2:	4b07      	ldr	r3, [pc, #28]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	4904      	ldr	r1, [pc, #16]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40021000 	.word	0x40021000
 80035c4:	40007000 	.word	0x40007000
 80035c8:	42420440 	.word	0x42420440

080035cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	2300      	movs	r3, #0
 80035da:	61fb      	str	r3, [r7, #28]
 80035dc:	2300      	movs	r3, #0
 80035de:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	2300      	movs	r3, #0
 80035e6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b10      	cmp	r3, #16
 80035ec:	d00a      	beq.n	8003604 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b10      	cmp	r3, #16
 80035f2:	f200 808a 	bhi.w	800370a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d045      	beq.n	8003688 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d075      	beq.n	80036ee <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003602:	e082      	b.n	800370a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003604:	4b46      	ldr	r3, [pc, #280]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800360a:	4b45      	ldr	r3, [pc, #276]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d07b      	beq.n	800370e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	0c9b      	lsrs	r3, r3, #18
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	4a41      	ldr	r2, [pc, #260]	; (8003724 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003620:	5cd3      	ldrb	r3, [r2, r3]
 8003622:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d015      	beq.n	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800362e:	4b3c      	ldr	r3, [pc, #240]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	0c5b      	lsrs	r3, r3, #17
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	4a3b      	ldr	r2, [pc, #236]	; (8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800363a:	5cd3      	ldrb	r3, [r2, r3]
 800363c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00d      	beq.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003648:	4a38      	ldr	r2, [pc, #224]	; (800372c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	fb02 f303 	mul.w	r3, r2, r3
 8003656:	61fb      	str	r3, [r7, #28]
 8003658:	e004      	b.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	4a34      	ldr	r2, [pc, #208]	; (8003730 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800365e:	fb02 f303 	mul.w	r3, r2, r3
 8003662:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003664:	4b2e      	ldr	r3, [pc, #184]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800366c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003670:	d102      	bne.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	61bb      	str	r3, [r7, #24]
      break;
 8003676:	e04a      	b.n	800370e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4a2d      	ldr	r2, [pc, #180]	; (8003734 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	085b      	lsrs	r3, r3, #1
 8003684:	61bb      	str	r3, [r7, #24]
      break;
 8003686:	e042      	b.n	800370e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003688:	4b25      	ldr	r3, [pc, #148]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003694:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003698:	d108      	bne.n	80036ac <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80036a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036a8:	61bb      	str	r3, [r7, #24]
 80036aa:	e01f      	b.n	80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036b6:	d109      	bne.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80036b8:	4b19      	ldr	r3, [pc, #100]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80036c4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	e00f      	b.n	80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036d6:	d11c      	bne.n	8003712 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80036d8:	4b11      	ldr	r3, [pc, #68]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d016      	beq.n	8003712 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80036e4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80036e8:	61bb      	str	r3, [r7, #24]
      break;
 80036ea:	e012      	b.n	8003712 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80036ec:	e011      	b.n	8003712 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80036ee:	f7ff fe85 	bl	80033fc <HAL_RCC_GetPCLK2Freq>
 80036f2:	4602      	mov	r2, r0
 80036f4:	4b0a      	ldr	r3, [pc, #40]	; (8003720 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	0b9b      	lsrs	r3, r3, #14
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	3301      	adds	r3, #1
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	fbb2 f3f3 	udiv	r3, r2, r3
 8003706:	61bb      	str	r3, [r7, #24]
      break;
 8003708:	e004      	b.n	8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800370a:	bf00      	nop
 800370c:	e002      	b.n	8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800370e:	bf00      	nop
 8003710:	e000      	b.n	8003714 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003712:	bf00      	nop
    }
  }
  return (frequency);
 8003714:	69bb      	ldr	r3, [r7, #24]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3720      	adds	r7, #32
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	08007500 	.word	0x08007500
 8003728:	08007510 	.word	0x08007510
 800372c:	007a1200 	.word	0x007a1200
 8003730:	003d0900 	.word	0x003d0900
 8003734:	aaaaaaab 	.word	0xaaaaaaab

08003738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e041      	b.n	80037ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fd ff9e 	bl	80016a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2202      	movs	r2, #2
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3304      	adds	r3, #4
 8003774:	4619      	mov	r1, r3
 8003776:	4610      	mov	r0, r2
 8003778:	f000 fab2 	bl	8003ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e041      	b.n	800386c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d106      	bne.n	8003802 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 f839 	bl	8003874 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2202      	movs	r2, #2
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3304      	adds	r3, #4
 8003812:	4619      	mov	r1, r3
 8003814:	4610      	mov	r0, r2
 8003816:	f000 fa63 	bl	8003ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr
	...

08003888 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d109      	bne.n	80038ac <HAL_TIM_PWM_Start+0x24>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	bf14      	ite	ne
 80038a4:	2301      	movne	r3, #1
 80038a6:	2300      	moveq	r3, #0
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	e022      	b.n	80038f2 <HAL_TIM_PWM_Start+0x6a>
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d109      	bne.n	80038c6 <HAL_TIM_PWM_Start+0x3e>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	bf14      	ite	ne
 80038be:	2301      	movne	r3, #1
 80038c0:	2300      	moveq	r3, #0
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	e015      	b.n	80038f2 <HAL_TIM_PWM_Start+0x6a>
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d109      	bne.n	80038e0 <HAL_TIM_PWM_Start+0x58>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	bf14      	ite	ne
 80038d8:	2301      	movne	r3, #1
 80038da:	2300      	moveq	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	e008      	b.n	80038f2 <HAL_TIM_PWM_Start+0x6a>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	bf14      	ite	ne
 80038ec:	2301      	movne	r3, #1
 80038ee:	2300      	moveq	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e05e      	b.n	80039b8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d104      	bne.n	800390a <HAL_TIM_PWM_Start+0x82>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2202      	movs	r2, #2
 8003904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003908:	e013      	b.n	8003932 <HAL_TIM_PWM_Start+0xaa>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	2b04      	cmp	r3, #4
 800390e:	d104      	bne.n	800391a <HAL_TIM_PWM_Start+0x92>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2202      	movs	r2, #2
 8003914:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003918:	e00b      	b.n	8003932 <HAL_TIM_PWM_Start+0xaa>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b08      	cmp	r3, #8
 800391e:	d104      	bne.n	800392a <HAL_TIM_PWM_Start+0xa2>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2202      	movs	r2, #2
 8003924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003928:	e003      	b.n	8003932 <HAL_TIM_PWM_Start+0xaa>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2202      	movs	r2, #2
 800392e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2201      	movs	r2, #1
 8003938:	6839      	ldr	r1, [r7, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 fc50 	bl	80041e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a1e      	ldr	r2, [pc, #120]	; (80039c0 <HAL_TIM_PWM_Start+0x138>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d107      	bne.n	800395a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003958:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a18      	ldr	r2, [pc, #96]	; (80039c0 <HAL_TIM_PWM_Start+0x138>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d00e      	beq.n	8003982 <HAL_TIM_PWM_Start+0xfa>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800396c:	d009      	beq.n	8003982 <HAL_TIM_PWM_Start+0xfa>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a14      	ldr	r2, [pc, #80]	; (80039c4 <HAL_TIM_PWM_Start+0x13c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d004      	beq.n	8003982 <HAL_TIM_PWM_Start+0xfa>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a12      	ldr	r2, [pc, #72]	; (80039c8 <HAL_TIM_PWM_Start+0x140>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d111      	bne.n	80039a6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2b06      	cmp	r3, #6
 8003992:	d010      	beq.n	80039b6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a4:	e007      	b.n	80039b6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0201 	orr.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40012c00 	.word	0x40012c00
 80039c4:	40000400 	.word	0x40000400
 80039c8:	40000800 	.word	0x40000800

080039cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d8:	2300      	movs	r3, #0
 80039da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e0ae      	b.n	8003b48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b0c      	cmp	r3, #12
 80039f6:	f200 809f 	bhi.w	8003b38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80039fa:	a201      	add	r2, pc, #4	; (adr r2, 8003a00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80039fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a00:	08003a35 	.word	0x08003a35
 8003a04:	08003b39 	.word	0x08003b39
 8003a08:	08003b39 	.word	0x08003b39
 8003a0c:	08003b39 	.word	0x08003b39
 8003a10:	08003a75 	.word	0x08003a75
 8003a14:	08003b39 	.word	0x08003b39
 8003a18:	08003b39 	.word	0x08003b39
 8003a1c:	08003b39 	.word	0x08003b39
 8003a20:	08003ab7 	.word	0x08003ab7
 8003a24:	08003b39 	.word	0x08003b39
 8003a28:	08003b39 	.word	0x08003b39
 8003a2c:	08003b39 	.word	0x08003b39
 8003a30:	08003af7 	.word	0x08003af7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68b9      	ldr	r1, [r7, #8]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 f9b2 	bl	8003da4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699a      	ldr	r2, [r3, #24]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0208 	orr.w	r2, r2, #8
 8003a4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	699a      	ldr	r2, [r3, #24]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0204 	bic.w	r2, r2, #4
 8003a5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6999      	ldr	r1, [r3, #24]
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	691a      	ldr	r2, [r3, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	619a      	str	r2, [r3, #24]
      break;
 8003a72:	e064      	b.n	8003b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68b9      	ldr	r1, [r7, #8]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 f9f8 	bl	8003e70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	699a      	ldr	r2, [r3, #24]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6999      	ldr	r1, [r3, #24]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	021a      	lsls	r2, r3, #8
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	619a      	str	r2, [r3, #24]
      break;
 8003ab4:	e043      	b.n	8003b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68b9      	ldr	r1, [r7, #8]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 fa41 	bl	8003f44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69da      	ldr	r2, [r3, #28]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f042 0208 	orr.w	r2, r2, #8
 8003ad0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69da      	ldr	r2, [r3, #28]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 0204 	bic.w	r2, r2, #4
 8003ae0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	69d9      	ldr	r1, [r3, #28]
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	61da      	str	r2, [r3, #28]
      break;
 8003af4:	e023      	b.n	8003b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68b9      	ldr	r1, [r7, #8]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f000 fa8b 	bl	8004018 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	69da      	ldr	r2, [r3, #28]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	69da      	ldr	r2, [r3, #28]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69d9      	ldr	r1, [r3, #28]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	021a      	lsls	r2, r3, #8
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	61da      	str	r2, [r3, #28]
      break;
 8003b36:	e002      	b.n	8003b3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3718      	adds	r7, #24
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_TIM_ConfigClockSource+0x1c>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e0b4      	b.n	8003cd6 <HAL_TIM_ConfigClockSource+0x186>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ba4:	d03e      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0xd4>
 8003ba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003baa:	f200 8087 	bhi.w	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb2:	f000 8086 	beq.w	8003cc2 <HAL_TIM_ConfigClockSource+0x172>
 8003bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bba:	d87f      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bbc:	2b70      	cmp	r3, #112	; 0x70
 8003bbe:	d01a      	beq.n	8003bf6 <HAL_TIM_ConfigClockSource+0xa6>
 8003bc0:	2b70      	cmp	r3, #112	; 0x70
 8003bc2:	d87b      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bc4:	2b60      	cmp	r3, #96	; 0x60
 8003bc6:	d050      	beq.n	8003c6a <HAL_TIM_ConfigClockSource+0x11a>
 8003bc8:	2b60      	cmp	r3, #96	; 0x60
 8003bca:	d877      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bcc:	2b50      	cmp	r3, #80	; 0x50
 8003bce:	d03c      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0xfa>
 8003bd0:	2b50      	cmp	r3, #80	; 0x50
 8003bd2:	d873      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bd4:	2b40      	cmp	r3, #64	; 0x40
 8003bd6:	d058      	beq.n	8003c8a <HAL_TIM_ConfigClockSource+0x13a>
 8003bd8:	2b40      	cmp	r3, #64	; 0x40
 8003bda:	d86f      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bdc:	2b30      	cmp	r3, #48	; 0x30
 8003bde:	d064      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003be0:	2b30      	cmp	r3, #48	; 0x30
 8003be2:	d86b      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003be4:	2b20      	cmp	r3, #32
 8003be6:	d060      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d867      	bhi.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d05c      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003bf0:	2b10      	cmp	r3, #16
 8003bf2:	d05a      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0x15a>
 8003bf4:	e062      	b.n	8003cbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6818      	ldr	r0, [r3, #0]
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	6899      	ldr	r1, [r3, #8]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f000 facc 	bl	80041a2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	609a      	str	r2, [r3, #8]
      break;
 8003c22:	e04f      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	6899      	ldr	r1, [r3, #8]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	f000 fab5 	bl	80041a2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c46:	609a      	str	r2, [r3, #8]
      break;
 8003c48:	e03c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6859      	ldr	r1, [r3, #4]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	461a      	mov	r2, r3
 8003c58:	f000 fa2c 	bl	80040b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2150      	movs	r1, #80	; 0x50
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fa83 	bl	800416e <TIM_ITRx_SetConfig>
      break;
 8003c68:	e02c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6818      	ldr	r0, [r3, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	6859      	ldr	r1, [r3, #4]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	461a      	mov	r2, r3
 8003c78:	f000 fa4a 	bl	8004110 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2160      	movs	r1, #96	; 0x60
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 fa73 	bl	800416e <TIM_ITRx_SetConfig>
      break;
 8003c88:	e01c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6818      	ldr	r0, [r3, #0]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	6859      	ldr	r1, [r3, #4]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	461a      	mov	r2, r3
 8003c98:	f000 fa0c 	bl	80040b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2140      	movs	r1, #64	; 0x40
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 fa63 	bl	800416e <TIM_ITRx_SetConfig>
      break;
 8003ca8:	e00c      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4610      	mov	r0, r2
 8003cb6:	f000 fa5a 	bl	800416e <TIM_ITRx_SetConfig>
      break;
 8003cba:	e003      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003cc0:	e000      	b.n	8003cc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003cc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a29      	ldr	r2, [pc, #164]	; (8003d98 <TIM_Base_SetConfig+0xb8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00b      	beq.n	8003d10 <TIM_Base_SetConfig+0x30>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cfe:	d007      	beq.n	8003d10 <TIM_Base_SetConfig+0x30>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a26      	ldr	r2, [pc, #152]	; (8003d9c <TIM_Base_SetConfig+0xbc>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d003      	beq.n	8003d10 <TIM_Base_SetConfig+0x30>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a25      	ldr	r2, [pc, #148]	; (8003da0 <TIM_Base_SetConfig+0xc0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d108      	bne.n	8003d22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a1c      	ldr	r2, [pc, #112]	; (8003d98 <TIM_Base_SetConfig+0xb8>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d00b      	beq.n	8003d42 <TIM_Base_SetConfig+0x62>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d30:	d007      	beq.n	8003d42 <TIM_Base_SetConfig+0x62>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a19      	ldr	r2, [pc, #100]	; (8003d9c <TIM_Base_SetConfig+0xbc>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d003      	beq.n	8003d42 <TIM_Base_SetConfig+0x62>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a18      	ldr	r2, [pc, #96]	; (8003da0 <TIM_Base_SetConfig+0xc0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d108      	bne.n	8003d54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a07      	ldr	r2, [pc, #28]	; (8003d98 <TIM_Base_SetConfig+0xb8>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d103      	bne.n	8003d88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	691a      	ldr	r2, [r3, #16]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	615a      	str	r2, [r3, #20]
}
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr
 8003d98:	40012c00 	.word	0x40012c00
 8003d9c:	40000400 	.word	0x40000400
 8003da0:	40000800 	.word	0x40000800

08003da4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b087      	sub	sp, #28
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	f023 0201 	bic.w	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f023 0303 	bic.w	r3, r3, #3
 8003dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f023 0302 	bic.w	r3, r3, #2
 8003dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	697a      	ldr	r2, [r7, #20]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a1c      	ldr	r2, [pc, #112]	; (8003e6c <TIM_OC1_SetConfig+0xc8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d10c      	bne.n	8003e1a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f023 0308 	bic.w	r3, r3, #8
 8003e06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f023 0304 	bic.w	r3, r3, #4
 8003e18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a13      	ldr	r2, [pc, #76]	; (8003e6c <TIM_OC1_SetConfig+0xc8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d111      	bne.n	8003e46 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	621a      	str	r2, [r3, #32]
}
 8003e60:	bf00      	nop
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40012c00 	.word	0x40012c00

08003e70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	f023 0210 	bic.w	r2, r3, #16
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	021b      	lsls	r3, r3, #8
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f023 0320 	bic.w	r3, r3, #32
 8003eba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a1d      	ldr	r2, [pc, #116]	; (8003f40 <TIM_OC2_SetConfig+0xd0>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d10d      	bne.n	8003eec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a14      	ldr	r2, [pc, #80]	; (8003f40 <TIM_OC2_SetConfig+0xd0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d113      	bne.n	8003f1c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003efa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	621a      	str	r2, [r3, #32]
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr
 8003f40:	40012c00 	.word	0x40012c00

08003f44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f023 0303 	bic.w	r3, r3, #3
 8003f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	021b      	lsls	r3, r3, #8
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a1d      	ldr	r2, [pc, #116]	; (8004014 <TIM_OC3_SetConfig+0xd0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d10d      	bne.n	8003fbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	021b      	lsls	r3, r3, #8
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a14      	ldr	r2, [pc, #80]	; (8004014 <TIM_OC3_SetConfig+0xd0>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d113      	bne.n	8003fee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	011b      	lsls	r3, r3, #4
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	621a      	str	r2, [r3, #32]
}
 8004008:	bf00      	nop
 800400a:	371c      	adds	r7, #28
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	40012c00 	.word	0x40012c00

08004018 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004018:	b480      	push	{r7}
 800401a:	b087      	sub	sp, #28
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	69db      	ldr	r3, [r3, #28]
 800403e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800404e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	021b      	lsls	r3, r3, #8
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	4313      	orrs	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004062:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	031b      	lsls	r3, r3, #12
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a0f      	ldr	r2, [pc, #60]	; (80040b0 <TIM_OC4_SetConfig+0x98>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d109      	bne.n	800408c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800407e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	019b      	lsls	r3, r3, #6
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	4313      	orrs	r3, r2
 800408a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	621a      	str	r2, [r3, #32]
}
 80040a6:	bf00      	nop
 80040a8:	371c      	adds	r7, #28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bc80      	pop	{r7}
 80040ae:	4770      	bx	lr
 80040b0:	40012c00 	.word	0x40012c00

080040b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a1b      	ldr	r3, [r3, #32]
 80040c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	f023 0201 	bic.w	r2, r3, #1
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f023 030a 	bic.w	r3, r3, #10
 80040f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	621a      	str	r2, [r3, #32]
}
 8004106:	bf00      	nop
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	bc80      	pop	{r7}
 800410e:	4770      	bx	lr

08004110 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004110:	b480      	push	{r7}
 8004112:	b087      	sub	sp, #28
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	f023 0210 	bic.w	r2, r3, #16
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800413a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	031b      	lsls	r3, r3, #12
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800414c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	621a      	str	r2, [r3, #32]
}
 8004164:	bf00      	nop
 8004166:	371c      	adds	r7, #28
 8004168:	46bd      	mov	sp, r7
 800416a:	bc80      	pop	{r7}
 800416c:	4770      	bx	lr

0800416e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800416e:	b480      	push	{r7}
 8004170:	b085      	sub	sp, #20
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
 8004176:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004184:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4313      	orrs	r3, r2
 800418c:	f043 0307 	orr.w	r3, r3, #7
 8004190:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	609a      	str	r2, [r3, #8]
}
 8004198:	bf00      	nop
 800419a:	3714      	adds	r7, #20
 800419c:	46bd      	mov	sp, r7
 800419e:	bc80      	pop	{r7}
 80041a0:	4770      	bx	lr

080041a2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041a2:	b480      	push	{r7}
 80041a4:	b087      	sub	sp, #28
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	607a      	str	r2, [r7, #4]
 80041ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041bc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	021a      	lsls	r2, r3, #8
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	431a      	orrs	r2, r3
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	609a      	str	r2, [r3, #8]
}
 80041d6:	bf00      	nop
 80041d8:	371c      	adds	r7, #28
 80041da:	46bd      	mov	sp, r7
 80041dc:	bc80      	pop	{r7}
 80041de:	4770      	bx	lr

080041e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 031f 	and.w	r3, r3, #31
 80041f2:	2201      	movs	r2, #1
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a1a      	ldr	r2, [r3, #32]
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	43db      	mvns	r3, r3
 8004202:	401a      	ands	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a1a      	ldr	r2, [r3, #32]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	f003 031f 	and.w	r3, r3, #31
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	fa01 f303 	lsl.w	r3, r1, r3
 8004218:	431a      	orrs	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	621a      	str	r2, [r3, #32]
}
 800421e:	bf00      	nop
 8004220:	371c      	adds	r7, #28
 8004222:	46bd      	mov	sp, r7
 8004224:	bc80      	pop	{r7}
 8004226:	4770      	bx	lr

08004228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004238:	2b01      	cmp	r3, #1
 800423a:	d101      	bne.n	8004240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800423c:	2302      	movs	r3, #2
 800423e:	e046      	b.n	80042ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004266:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a16      	ldr	r2, [pc, #88]	; (80042d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d00e      	beq.n	80042a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800428c:	d009      	beq.n	80042a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a12      	ldr	r2, [pc, #72]	; (80042dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d004      	beq.n	80042a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a10      	ldr	r2, [pc, #64]	; (80042e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d10c      	bne.n	80042bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68ba      	ldr	r2, [r7, #8]
 80042ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr
 80042d8:	40012c00 	.word	0x40012c00
 80042dc:	40000400 	.word	0x40000400
 80042e0:	40000800 	.word	0x40000800

080042e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e042      	b.n	800437c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d106      	bne.n	8004310 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7fd fa18 	bl	8001740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2224      	movs	r2, #36	; 0x24
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004326:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 f91d 	bl	8004568 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800433c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800434c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68da      	ldr	r2, [r3, #12]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800435c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08a      	sub	sp, #40	; 0x28
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	603b      	str	r3, [r7, #0]
 8004390:	4613      	mov	r3, r2
 8004392:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b20      	cmp	r3, #32
 80043a2:	d16d      	bne.n	8004480 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_UART_Transmit+0x2c>
 80043aa:	88fb      	ldrh	r3, [r7, #6]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e066      	b.n	8004482 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2221      	movs	r2, #33	; 0x21
 80043be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043c2:	f7fd fd63 	bl	8001e8c <HAL_GetTick>
 80043c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	88fa      	ldrh	r2, [r7, #6]
 80043cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	88fa      	ldrh	r2, [r7, #6]
 80043d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043dc:	d108      	bne.n	80043f0 <HAL_UART_Transmit+0x6c>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d104      	bne.n	80043f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	61bb      	str	r3, [r7, #24]
 80043ee:	e003      	b.n	80043f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043f4:	2300      	movs	r3, #0
 80043f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043f8:	e02a      	b.n	8004450 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	2200      	movs	r2, #0
 8004402:	2180      	movs	r1, #128	; 0x80
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 f840 	bl	800448a <UART_WaitOnFlagUntilTimeout>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e036      	b.n	8004482 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10b      	bne.n	8004432 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	461a      	mov	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004428:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	3302      	adds	r3, #2
 800442e:	61bb      	str	r3, [r7, #24]
 8004430:	e007      	b.n	8004442 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	781a      	ldrb	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	3301      	adds	r3, #1
 8004440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004454:	b29b      	uxth	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1cf      	bne.n	80043fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	2200      	movs	r2, #0
 8004462:	2140      	movs	r1, #64	; 0x40
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 f810 	bl	800448a <UART_WaitOnFlagUntilTimeout>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e006      	b.n	8004482 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2220      	movs	r2, #32
 8004478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800447c:	2300      	movs	r3, #0
 800447e:	e000      	b.n	8004482 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004480:	2302      	movs	r3, #2
  }
}
 8004482:	4618      	mov	r0, r3
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b090      	sub	sp, #64	; 0x40
 800448e:	af00      	add	r7, sp, #0
 8004490:	60f8      	str	r0, [r7, #12]
 8004492:	60b9      	str	r1, [r7, #8]
 8004494:	603b      	str	r3, [r7, #0]
 8004496:	4613      	mov	r3, r2
 8004498:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800449a:	e050      	b.n	800453e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800449c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800449e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a2:	d04c      	beq.n	800453e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d007      	beq.n	80044ba <UART_WaitOnFlagUntilTimeout+0x30>
 80044aa:	f7fd fcef 	bl	8001e8c <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d241      	bcs.n	800453e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	330c      	adds	r3, #12
 80044c0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c4:	e853 3f00 	ldrex	r3, [r3]
 80044c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044da:	637a      	str	r2, [r7, #52]	; 0x34
 80044dc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e5      	bne.n	80044ba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	3314      	adds	r3, #20
 80044f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	e853 3f00 	ldrex	r3, [r3]
 80044fc:	613b      	str	r3, [r7, #16]
   return(result);
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f023 0301 	bic.w	r3, r3, #1
 8004504:	63bb      	str	r3, [r7, #56]	; 0x38
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3314      	adds	r3, #20
 800450c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800450e:	623a      	str	r2, [r7, #32]
 8004510:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004512:	69f9      	ldr	r1, [r7, #28]
 8004514:	6a3a      	ldr	r2, [r7, #32]
 8004516:	e841 2300 	strex	r3, r2, [r1]
 800451a:	61bb      	str	r3, [r7, #24]
   return(result);
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1e5      	bne.n	80044ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2220      	movs	r2, #32
 8004526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e00f      	b.n	800455e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4013      	ands	r3, r2
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	429a      	cmp	r2, r3
 800454c:	bf0c      	ite	eq
 800454e:	2301      	moveq	r3, #1
 8004550:	2300      	movne	r3, #0
 8004552:	b2db      	uxtb	r3, r3
 8004554:	461a      	mov	r2, r3
 8004556:	79fb      	ldrb	r3, [r7, #7]
 8004558:	429a      	cmp	r2, r3
 800455a:	d09f      	beq.n	800449c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3740      	adds	r7, #64	; 0x40
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
	...

08004568 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68da      	ldr	r2, [r3, #12]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	695b      	ldr	r3, [r3, #20]
 8004594:	4313      	orrs	r3, r2
 8004596:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80045a2:	f023 030c 	bic.w	r3, r3, #12
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6812      	ldr	r2, [r2, #0]
 80045aa:	68b9      	ldr	r1, [r7, #8]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699a      	ldr	r2, [r3, #24]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a2c      	ldr	r2, [pc, #176]	; (800467c <UART_SetConfig+0x114>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d103      	bne.n	80045d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045d0:	f7fe ff14 	bl	80033fc <HAL_RCC_GetPCLK2Freq>
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	e002      	b.n	80045de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80045d8:	f7fe fefc 	bl	80033d4 <HAL_RCC_GetPCLK1Freq>
 80045dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	4613      	mov	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	009a      	lsls	r2, r3, #2
 80045e8:	441a      	add	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	4a22      	ldr	r2, [pc, #136]	; (8004680 <UART_SetConfig+0x118>)
 80045f6:	fba2 2303 	umull	r2, r3, r2, r3
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	0119      	lsls	r1, r3, #4
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	009a      	lsls	r2, r3, #2
 8004608:	441a      	add	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	fbb2 f2f3 	udiv	r2, r2, r3
 8004614:	4b1a      	ldr	r3, [pc, #104]	; (8004680 <UART_SetConfig+0x118>)
 8004616:	fba3 0302 	umull	r0, r3, r3, r2
 800461a:	095b      	lsrs	r3, r3, #5
 800461c:	2064      	movs	r0, #100	; 0x64
 800461e:	fb00 f303 	mul.w	r3, r0, r3
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	3332      	adds	r3, #50	; 0x32
 8004628:	4a15      	ldr	r2, [pc, #84]	; (8004680 <UART_SetConfig+0x118>)
 800462a:	fba2 2303 	umull	r2, r3, r2, r3
 800462e:	095b      	lsrs	r3, r3, #5
 8004630:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004634:	4419      	add	r1, r3
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	4613      	mov	r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	009a      	lsls	r2, r3, #2
 8004640:	441a      	add	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	fbb2 f2f3 	udiv	r2, r2, r3
 800464c:	4b0c      	ldr	r3, [pc, #48]	; (8004680 <UART_SetConfig+0x118>)
 800464e:	fba3 0302 	umull	r0, r3, r3, r2
 8004652:	095b      	lsrs	r3, r3, #5
 8004654:	2064      	movs	r0, #100	; 0x64
 8004656:	fb00 f303 	mul.w	r3, r0, r3
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	011b      	lsls	r3, r3, #4
 800465e:	3332      	adds	r3, #50	; 0x32
 8004660:	4a07      	ldr	r2, [pc, #28]	; (8004680 <UART_SetConfig+0x118>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	095b      	lsrs	r3, r3, #5
 8004668:	f003 020f 	and.w	r2, r3, #15
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	440a      	add	r2, r1
 8004672:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004674:	bf00      	nop
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40013800 	.word	0x40013800
 8004680:	51eb851f 	.word	0x51eb851f

08004684 <__errno>:
 8004684:	4b01      	ldr	r3, [pc, #4]	; (800468c <__errno+0x8>)
 8004686:	6818      	ldr	r0, [r3, #0]
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	2000002c 	.word	0x2000002c

08004690 <__libc_init_array>:
 8004690:	b570      	push	{r4, r5, r6, lr}
 8004692:	2600      	movs	r6, #0
 8004694:	4d0c      	ldr	r5, [pc, #48]	; (80046c8 <__libc_init_array+0x38>)
 8004696:	4c0d      	ldr	r4, [pc, #52]	; (80046cc <__libc_init_array+0x3c>)
 8004698:	1b64      	subs	r4, r4, r5
 800469a:	10a4      	asrs	r4, r4, #2
 800469c:	42a6      	cmp	r6, r4
 800469e:	d109      	bne.n	80046b4 <__libc_init_array+0x24>
 80046a0:	f002 fefa 	bl	8007498 <_init>
 80046a4:	2600      	movs	r6, #0
 80046a6:	4d0a      	ldr	r5, [pc, #40]	; (80046d0 <__libc_init_array+0x40>)
 80046a8:	4c0a      	ldr	r4, [pc, #40]	; (80046d4 <__libc_init_array+0x44>)
 80046aa:	1b64      	subs	r4, r4, r5
 80046ac:	10a4      	asrs	r4, r4, #2
 80046ae:	42a6      	cmp	r6, r4
 80046b0:	d105      	bne.n	80046be <__libc_init_array+0x2e>
 80046b2:	bd70      	pop	{r4, r5, r6, pc}
 80046b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80046b8:	4798      	blx	r3
 80046ba:	3601      	adds	r6, #1
 80046bc:	e7ee      	b.n	800469c <__libc_init_array+0xc>
 80046be:	f855 3b04 	ldr.w	r3, [r5], #4
 80046c2:	4798      	blx	r3
 80046c4:	3601      	adds	r6, #1
 80046c6:	e7f2      	b.n	80046ae <__libc_init_array+0x1e>
 80046c8:	080078ec 	.word	0x080078ec
 80046cc:	080078ec 	.word	0x080078ec
 80046d0:	080078ec 	.word	0x080078ec
 80046d4:	080078f0 	.word	0x080078f0

080046d8 <memset>:
 80046d8:	4603      	mov	r3, r0
 80046da:	4402      	add	r2, r0
 80046dc:	4293      	cmp	r3, r2
 80046de:	d100      	bne.n	80046e2 <memset+0xa>
 80046e0:	4770      	bx	lr
 80046e2:	f803 1b01 	strb.w	r1, [r3], #1
 80046e6:	e7f9      	b.n	80046dc <memset+0x4>

080046e8 <__cvt>:
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046ee:	461f      	mov	r7, r3
 80046f0:	bfbb      	ittet	lt
 80046f2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80046f6:	461f      	movlt	r7, r3
 80046f8:	2300      	movge	r3, #0
 80046fa:	232d      	movlt	r3, #45	; 0x2d
 80046fc:	b088      	sub	sp, #32
 80046fe:	4614      	mov	r4, r2
 8004700:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004702:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004704:	7013      	strb	r3, [r2, #0]
 8004706:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004708:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800470c:	f023 0820 	bic.w	r8, r3, #32
 8004710:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004714:	d005      	beq.n	8004722 <__cvt+0x3a>
 8004716:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800471a:	d100      	bne.n	800471e <__cvt+0x36>
 800471c:	3501      	adds	r5, #1
 800471e:	2302      	movs	r3, #2
 8004720:	e000      	b.n	8004724 <__cvt+0x3c>
 8004722:	2303      	movs	r3, #3
 8004724:	aa07      	add	r2, sp, #28
 8004726:	9204      	str	r2, [sp, #16]
 8004728:	aa06      	add	r2, sp, #24
 800472a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800472e:	e9cd 3500 	strd	r3, r5, [sp]
 8004732:	4622      	mov	r2, r4
 8004734:	463b      	mov	r3, r7
 8004736:	f000 fce3 	bl	8005100 <_dtoa_r>
 800473a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800473e:	4606      	mov	r6, r0
 8004740:	d102      	bne.n	8004748 <__cvt+0x60>
 8004742:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004744:	07db      	lsls	r3, r3, #31
 8004746:	d522      	bpl.n	800478e <__cvt+0xa6>
 8004748:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800474c:	eb06 0905 	add.w	r9, r6, r5
 8004750:	d110      	bne.n	8004774 <__cvt+0x8c>
 8004752:	7833      	ldrb	r3, [r6, #0]
 8004754:	2b30      	cmp	r3, #48	; 0x30
 8004756:	d10a      	bne.n	800476e <__cvt+0x86>
 8004758:	2200      	movs	r2, #0
 800475a:	2300      	movs	r3, #0
 800475c:	4620      	mov	r0, r4
 800475e:	4639      	mov	r1, r7
 8004760:	f7fc f922 	bl	80009a8 <__aeabi_dcmpeq>
 8004764:	b918      	cbnz	r0, 800476e <__cvt+0x86>
 8004766:	f1c5 0501 	rsb	r5, r5, #1
 800476a:	f8ca 5000 	str.w	r5, [sl]
 800476e:	f8da 3000 	ldr.w	r3, [sl]
 8004772:	4499      	add	r9, r3
 8004774:	2200      	movs	r2, #0
 8004776:	2300      	movs	r3, #0
 8004778:	4620      	mov	r0, r4
 800477a:	4639      	mov	r1, r7
 800477c:	f7fc f914 	bl	80009a8 <__aeabi_dcmpeq>
 8004780:	b108      	cbz	r0, 8004786 <__cvt+0x9e>
 8004782:	f8cd 901c 	str.w	r9, [sp, #28]
 8004786:	2230      	movs	r2, #48	; 0x30
 8004788:	9b07      	ldr	r3, [sp, #28]
 800478a:	454b      	cmp	r3, r9
 800478c:	d307      	bcc.n	800479e <__cvt+0xb6>
 800478e:	4630      	mov	r0, r6
 8004790:	9b07      	ldr	r3, [sp, #28]
 8004792:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004794:	1b9b      	subs	r3, r3, r6
 8004796:	6013      	str	r3, [r2, #0]
 8004798:	b008      	add	sp, #32
 800479a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800479e:	1c59      	adds	r1, r3, #1
 80047a0:	9107      	str	r1, [sp, #28]
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	e7f0      	b.n	8004788 <__cvt+0xa0>

080047a6 <__exponent>:
 80047a6:	4603      	mov	r3, r0
 80047a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047aa:	2900      	cmp	r1, #0
 80047ac:	f803 2b02 	strb.w	r2, [r3], #2
 80047b0:	bfb6      	itet	lt
 80047b2:	222d      	movlt	r2, #45	; 0x2d
 80047b4:	222b      	movge	r2, #43	; 0x2b
 80047b6:	4249      	neglt	r1, r1
 80047b8:	2909      	cmp	r1, #9
 80047ba:	7042      	strb	r2, [r0, #1]
 80047bc:	dd2b      	ble.n	8004816 <__exponent+0x70>
 80047be:	f10d 0407 	add.w	r4, sp, #7
 80047c2:	46a4      	mov	ip, r4
 80047c4:	270a      	movs	r7, #10
 80047c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80047ca:	460a      	mov	r2, r1
 80047cc:	46a6      	mov	lr, r4
 80047ce:	fb07 1516 	mls	r5, r7, r6, r1
 80047d2:	2a63      	cmp	r2, #99	; 0x63
 80047d4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80047d8:	4631      	mov	r1, r6
 80047da:	f104 34ff 	add.w	r4, r4, #4294967295
 80047de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80047e2:	dcf0      	bgt.n	80047c6 <__exponent+0x20>
 80047e4:	3130      	adds	r1, #48	; 0x30
 80047e6:	f1ae 0502 	sub.w	r5, lr, #2
 80047ea:	f804 1c01 	strb.w	r1, [r4, #-1]
 80047ee:	4629      	mov	r1, r5
 80047f0:	1c44      	adds	r4, r0, #1
 80047f2:	4561      	cmp	r1, ip
 80047f4:	d30a      	bcc.n	800480c <__exponent+0x66>
 80047f6:	f10d 0209 	add.w	r2, sp, #9
 80047fa:	eba2 020e 	sub.w	r2, r2, lr
 80047fe:	4565      	cmp	r5, ip
 8004800:	bf88      	it	hi
 8004802:	2200      	movhi	r2, #0
 8004804:	4413      	add	r3, r2
 8004806:	1a18      	subs	r0, r3, r0
 8004808:	b003      	add	sp, #12
 800480a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800480c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004810:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004814:	e7ed      	b.n	80047f2 <__exponent+0x4c>
 8004816:	2330      	movs	r3, #48	; 0x30
 8004818:	3130      	adds	r1, #48	; 0x30
 800481a:	7083      	strb	r3, [r0, #2]
 800481c:	70c1      	strb	r1, [r0, #3]
 800481e:	1d03      	adds	r3, r0, #4
 8004820:	e7f1      	b.n	8004806 <__exponent+0x60>
	...

08004824 <_printf_float>:
 8004824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004828:	b091      	sub	sp, #68	; 0x44
 800482a:	460c      	mov	r4, r1
 800482c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004830:	4616      	mov	r6, r2
 8004832:	461f      	mov	r7, r3
 8004834:	4605      	mov	r5, r0
 8004836:	f001 fa51 	bl	8005cdc <_localeconv_r>
 800483a:	6803      	ldr	r3, [r0, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	9309      	str	r3, [sp, #36]	; 0x24
 8004840:	f7fb fc86 	bl	8000150 <strlen>
 8004844:	2300      	movs	r3, #0
 8004846:	930e      	str	r3, [sp, #56]	; 0x38
 8004848:	f8d8 3000 	ldr.w	r3, [r8]
 800484c:	900a      	str	r0, [sp, #40]	; 0x28
 800484e:	3307      	adds	r3, #7
 8004850:	f023 0307 	bic.w	r3, r3, #7
 8004854:	f103 0208 	add.w	r2, r3, #8
 8004858:	f894 9018 	ldrb.w	r9, [r4, #24]
 800485c:	f8d4 b000 	ldr.w	fp, [r4]
 8004860:	f8c8 2000 	str.w	r2, [r8]
 8004864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004868:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800486c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004870:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004874:	930b      	str	r3, [sp, #44]	; 0x2c
 8004876:	f04f 32ff 	mov.w	r2, #4294967295
 800487a:	4640      	mov	r0, r8
 800487c:	4b9c      	ldr	r3, [pc, #624]	; (8004af0 <_printf_float+0x2cc>)
 800487e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004880:	f7fc f8c4 	bl	8000a0c <__aeabi_dcmpun>
 8004884:	bb70      	cbnz	r0, 80048e4 <_printf_float+0xc0>
 8004886:	f04f 32ff 	mov.w	r2, #4294967295
 800488a:	4640      	mov	r0, r8
 800488c:	4b98      	ldr	r3, [pc, #608]	; (8004af0 <_printf_float+0x2cc>)
 800488e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004890:	f7fc f89e 	bl	80009d0 <__aeabi_dcmple>
 8004894:	bb30      	cbnz	r0, 80048e4 <_printf_float+0xc0>
 8004896:	2200      	movs	r2, #0
 8004898:	2300      	movs	r3, #0
 800489a:	4640      	mov	r0, r8
 800489c:	4651      	mov	r1, sl
 800489e:	f7fc f88d 	bl	80009bc <__aeabi_dcmplt>
 80048a2:	b110      	cbz	r0, 80048aa <_printf_float+0x86>
 80048a4:	232d      	movs	r3, #45	; 0x2d
 80048a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048aa:	4b92      	ldr	r3, [pc, #584]	; (8004af4 <_printf_float+0x2d0>)
 80048ac:	4892      	ldr	r0, [pc, #584]	; (8004af8 <_printf_float+0x2d4>)
 80048ae:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80048b2:	bf94      	ite	ls
 80048b4:	4698      	movls	r8, r3
 80048b6:	4680      	movhi	r8, r0
 80048b8:	2303      	movs	r3, #3
 80048ba:	f04f 0a00 	mov.w	sl, #0
 80048be:	6123      	str	r3, [r4, #16]
 80048c0:	f02b 0304 	bic.w	r3, fp, #4
 80048c4:	6023      	str	r3, [r4, #0]
 80048c6:	4633      	mov	r3, r6
 80048c8:	4621      	mov	r1, r4
 80048ca:	4628      	mov	r0, r5
 80048cc:	9700      	str	r7, [sp, #0]
 80048ce:	aa0f      	add	r2, sp, #60	; 0x3c
 80048d0:	f000 f9d4 	bl	8004c7c <_printf_common>
 80048d4:	3001      	adds	r0, #1
 80048d6:	f040 8090 	bne.w	80049fa <_printf_float+0x1d6>
 80048da:	f04f 30ff 	mov.w	r0, #4294967295
 80048de:	b011      	add	sp, #68	; 0x44
 80048e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e4:	4642      	mov	r2, r8
 80048e6:	4653      	mov	r3, sl
 80048e8:	4640      	mov	r0, r8
 80048ea:	4651      	mov	r1, sl
 80048ec:	f7fc f88e 	bl	8000a0c <__aeabi_dcmpun>
 80048f0:	b148      	cbz	r0, 8004906 <_printf_float+0xe2>
 80048f2:	f1ba 0f00 	cmp.w	sl, #0
 80048f6:	bfb8      	it	lt
 80048f8:	232d      	movlt	r3, #45	; 0x2d
 80048fa:	4880      	ldr	r0, [pc, #512]	; (8004afc <_printf_float+0x2d8>)
 80048fc:	bfb8      	it	lt
 80048fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004902:	4b7f      	ldr	r3, [pc, #508]	; (8004b00 <_printf_float+0x2dc>)
 8004904:	e7d3      	b.n	80048ae <_printf_float+0x8a>
 8004906:	6863      	ldr	r3, [r4, #4]
 8004908:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800490c:	1c5a      	adds	r2, r3, #1
 800490e:	d142      	bne.n	8004996 <_printf_float+0x172>
 8004910:	2306      	movs	r3, #6
 8004912:	6063      	str	r3, [r4, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	9206      	str	r2, [sp, #24]
 8004918:	aa0e      	add	r2, sp, #56	; 0x38
 800491a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800491e:	aa0d      	add	r2, sp, #52	; 0x34
 8004920:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004924:	9203      	str	r2, [sp, #12]
 8004926:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800492a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800492e:	6023      	str	r3, [r4, #0]
 8004930:	6863      	ldr	r3, [r4, #4]
 8004932:	4642      	mov	r2, r8
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	4628      	mov	r0, r5
 8004938:	4653      	mov	r3, sl
 800493a:	910b      	str	r1, [sp, #44]	; 0x2c
 800493c:	f7ff fed4 	bl	80046e8 <__cvt>
 8004940:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004942:	4680      	mov	r8, r0
 8004944:	2947      	cmp	r1, #71	; 0x47
 8004946:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004948:	d108      	bne.n	800495c <_printf_float+0x138>
 800494a:	1cc8      	adds	r0, r1, #3
 800494c:	db02      	blt.n	8004954 <_printf_float+0x130>
 800494e:	6863      	ldr	r3, [r4, #4]
 8004950:	4299      	cmp	r1, r3
 8004952:	dd40      	ble.n	80049d6 <_printf_float+0x1b2>
 8004954:	f1a9 0902 	sub.w	r9, r9, #2
 8004958:	fa5f f989 	uxtb.w	r9, r9
 800495c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004960:	d81f      	bhi.n	80049a2 <_printf_float+0x17e>
 8004962:	464a      	mov	r2, r9
 8004964:	3901      	subs	r1, #1
 8004966:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800496a:	910d      	str	r1, [sp, #52]	; 0x34
 800496c:	f7ff ff1b 	bl	80047a6 <__exponent>
 8004970:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004972:	4682      	mov	sl, r0
 8004974:	1813      	adds	r3, r2, r0
 8004976:	2a01      	cmp	r2, #1
 8004978:	6123      	str	r3, [r4, #16]
 800497a:	dc02      	bgt.n	8004982 <_printf_float+0x15e>
 800497c:	6822      	ldr	r2, [r4, #0]
 800497e:	07d2      	lsls	r2, r2, #31
 8004980:	d501      	bpl.n	8004986 <_printf_float+0x162>
 8004982:	3301      	adds	r3, #1
 8004984:	6123      	str	r3, [r4, #16]
 8004986:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800498a:	2b00      	cmp	r3, #0
 800498c:	d09b      	beq.n	80048c6 <_printf_float+0xa2>
 800498e:	232d      	movs	r3, #45	; 0x2d
 8004990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004994:	e797      	b.n	80048c6 <_printf_float+0xa2>
 8004996:	2947      	cmp	r1, #71	; 0x47
 8004998:	d1bc      	bne.n	8004914 <_printf_float+0xf0>
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1ba      	bne.n	8004914 <_printf_float+0xf0>
 800499e:	2301      	movs	r3, #1
 80049a0:	e7b7      	b.n	8004912 <_printf_float+0xee>
 80049a2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80049a6:	d118      	bne.n	80049da <_printf_float+0x1b6>
 80049a8:	2900      	cmp	r1, #0
 80049aa:	6863      	ldr	r3, [r4, #4]
 80049ac:	dd0b      	ble.n	80049c6 <_printf_float+0x1a2>
 80049ae:	6121      	str	r1, [r4, #16]
 80049b0:	b913      	cbnz	r3, 80049b8 <_printf_float+0x194>
 80049b2:	6822      	ldr	r2, [r4, #0]
 80049b4:	07d0      	lsls	r0, r2, #31
 80049b6:	d502      	bpl.n	80049be <_printf_float+0x19a>
 80049b8:	3301      	adds	r3, #1
 80049ba:	440b      	add	r3, r1
 80049bc:	6123      	str	r3, [r4, #16]
 80049be:	f04f 0a00 	mov.w	sl, #0
 80049c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80049c4:	e7df      	b.n	8004986 <_printf_float+0x162>
 80049c6:	b913      	cbnz	r3, 80049ce <_printf_float+0x1aa>
 80049c8:	6822      	ldr	r2, [r4, #0]
 80049ca:	07d2      	lsls	r2, r2, #31
 80049cc:	d501      	bpl.n	80049d2 <_printf_float+0x1ae>
 80049ce:	3302      	adds	r3, #2
 80049d0:	e7f4      	b.n	80049bc <_printf_float+0x198>
 80049d2:	2301      	movs	r3, #1
 80049d4:	e7f2      	b.n	80049bc <_printf_float+0x198>
 80049d6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80049da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049dc:	4299      	cmp	r1, r3
 80049de:	db05      	blt.n	80049ec <_printf_float+0x1c8>
 80049e0:	6823      	ldr	r3, [r4, #0]
 80049e2:	6121      	str	r1, [r4, #16]
 80049e4:	07d8      	lsls	r0, r3, #31
 80049e6:	d5ea      	bpl.n	80049be <_printf_float+0x19a>
 80049e8:	1c4b      	adds	r3, r1, #1
 80049ea:	e7e7      	b.n	80049bc <_printf_float+0x198>
 80049ec:	2900      	cmp	r1, #0
 80049ee:	bfcc      	ite	gt
 80049f0:	2201      	movgt	r2, #1
 80049f2:	f1c1 0202 	rsble	r2, r1, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	e7e0      	b.n	80049bc <_printf_float+0x198>
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	055a      	lsls	r2, r3, #21
 80049fe:	d407      	bmi.n	8004a10 <_printf_float+0x1ec>
 8004a00:	6923      	ldr	r3, [r4, #16]
 8004a02:	4642      	mov	r2, r8
 8004a04:	4631      	mov	r1, r6
 8004a06:	4628      	mov	r0, r5
 8004a08:	47b8      	blx	r7
 8004a0a:	3001      	adds	r0, #1
 8004a0c:	d12b      	bne.n	8004a66 <_printf_float+0x242>
 8004a0e:	e764      	b.n	80048da <_printf_float+0xb6>
 8004a10:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a14:	f240 80dd 	bls.w	8004bd2 <_printf_float+0x3ae>
 8004a18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f7fb ffc2 	bl	80009a8 <__aeabi_dcmpeq>
 8004a24:	2800      	cmp	r0, #0
 8004a26:	d033      	beq.n	8004a90 <_printf_float+0x26c>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	4631      	mov	r1, r6
 8004a2c:	4628      	mov	r0, r5
 8004a2e:	4a35      	ldr	r2, [pc, #212]	; (8004b04 <_printf_float+0x2e0>)
 8004a30:	47b8      	blx	r7
 8004a32:	3001      	adds	r0, #1
 8004a34:	f43f af51 	beq.w	80048da <_printf_float+0xb6>
 8004a38:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	db02      	blt.n	8004a46 <_printf_float+0x222>
 8004a40:	6823      	ldr	r3, [r4, #0]
 8004a42:	07d8      	lsls	r0, r3, #31
 8004a44:	d50f      	bpl.n	8004a66 <_printf_float+0x242>
 8004a46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a4a:	4631      	mov	r1, r6
 8004a4c:	4628      	mov	r0, r5
 8004a4e:	47b8      	blx	r7
 8004a50:	3001      	adds	r0, #1
 8004a52:	f43f af42 	beq.w	80048da <_printf_float+0xb6>
 8004a56:	f04f 0800 	mov.w	r8, #0
 8004a5a:	f104 091a 	add.w	r9, r4, #26
 8004a5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a60:	3b01      	subs	r3, #1
 8004a62:	4543      	cmp	r3, r8
 8004a64:	dc09      	bgt.n	8004a7a <_printf_float+0x256>
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	079b      	lsls	r3, r3, #30
 8004a6a:	f100 8102 	bmi.w	8004c72 <_printf_float+0x44e>
 8004a6e:	68e0      	ldr	r0, [r4, #12]
 8004a70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a72:	4298      	cmp	r0, r3
 8004a74:	bfb8      	it	lt
 8004a76:	4618      	movlt	r0, r3
 8004a78:	e731      	b.n	80048de <_printf_float+0xba>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	464a      	mov	r2, r9
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	f43f af28 	beq.w	80048da <_printf_float+0xb6>
 8004a8a:	f108 0801 	add.w	r8, r8, #1
 8004a8e:	e7e6      	b.n	8004a5e <_printf_float+0x23a>
 8004a90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	dc38      	bgt.n	8004b08 <_printf_float+0x2e4>
 8004a96:	2301      	movs	r3, #1
 8004a98:	4631      	mov	r1, r6
 8004a9a:	4628      	mov	r0, r5
 8004a9c:	4a19      	ldr	r2, [pc, #100]	; (8004b04 <_printf_float+0x2e0>)
 8004a9e:	47b8      	blx	r7
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	f43f af1a 	beq.w	80048da <_printf_float+0xb6>
 8004aa6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	d102      	bne.n	8004ab4 <_printf_float+0x290>
 8004aae:	6823      	ldr	r3, [r4, #0]
 8004ab0:	07d9      	lsls	r1, r3, #31
 8004ab2:	d5d8      	bpl.n	8004a66 <_printf_float+0x242>
 8004ab4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ab8:	4631      	mov	r1, r6
 8004aba:	4628      	mov	r0, r5
 8004abc:	47b8      	blx	r7
 8004abe:	3001      	adds	r0, #1
 8004ac0:	f43f af0b 	beq.w	80048da <_printf_float+0xb6>
 8004ac4:	f04f 0900 	mov.w	r9, #0
 8004ac8:	f104 0a1a 	add.w	sl, r4, #26
 8004acc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ace:	425b      	negs	r3, r3
 8004ad0:	454b      	cmp	r3, r9
 8004ad2:	dc01      	bgt.n	8004ad8 <_printf_float+0x2b4>
 8004ad4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ad6:	e794      	b.n	8004a02 <_printf_float+0x1de>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	4652      	mov	r2, sl
 8004adc:	4631      	mov	r1, r6
 8004ade:	4628      	mov	r0, r5
 8004ae0:	47b8      	blx	r7
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	f43f aef9 	beq.w	80048da <_printf_float+0xb6>
 8004ae8:	f109 0901 	add.w	r9, r9, #1
 8004aec:	e7ee      	b.n	8004acc <_printf_float+0x2a8>
 8004aee:	bf00      	nop
 8004af0:	7fefffff 	.word	0x7fefffff
 8004af4:	08007518 	.word	0x08007518
 8004af8:	0800751c 	.word	0x0800751c
 8004afc:	08007524 	.word	0x08007524
 8004b00:	08007520 	.word	0x08007520
 8004b04:	08007528 	.word	0x08007528
 8004b08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	bfa8      	it	ge
 8004b10:	461a      	movge	r2, r3
 8004b12:	2a00      	cmp	r2, #0
 8004b14:	4691      	mov	r9, r2
 8004b16:	dc37      	bgt.n	8004b88 <_printf_float+0x364>
 8004b18:	f04f 0b00 	mov.w	fp, #0
 8004b1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b20:	f104 021a 	add.w	r2, r4, #26
 8004b24:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004b28:	ebaa 0309 	sub.w	r3, sl, r9
 8004b2c:	455b      	cmp	r3, fp
 8004b2e:	dc33      	bgt.n	8004b98 <_printf_float+0x374>
 8004b30:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b34:	429a      	cmp	r2, r3
 8004b36:	db3b      	blt.n	8004bb0 <_printf_float+0x38c>
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	07da      	lsls	r2, r3, #31
 8004b3c:	d438      	bmi.n	8004bb0 <_printf_float+0x38c>
 8004b3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b40:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b42:	eba3 020a 	sub.w	r2, r3, sl
 8004b46:	eba3 0901 	sub.w	r9, r3, r1
 8004b4a:	4591      	cmp	r9, r2
 8004b4c:	bfa8      	it	ge
 8004b4e:	4691      	movge	r9, r2
 8004b50:	f1b9 0f00 	cmp.w	r9, #0
 8004b54:	dc34      	bgt.n	8004bc0 <_printf_float+0x39c>
 8004b56:	f04f 0800 	mov.w	r8, #0
 8004b5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b5e:	f104 0a1a 	add.w	sl, r4, #26
 8004b62:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b66:	1a9b      	subs	r3, r3, r2
 8004b68:	eba3 0309 	sub.w	r3, r3, r9
 8004b6c:	4543      	cmp	r3, r8
 8004b6e:	f77f af7a 	ble.w	8004a66 <_printf_float+0x242>
 8004b72:	2301      	movs	r3, #1
 8004b74:	4652      	mov	r2, sl
 8004b76:	4631      	mov	r1, r6
 8004b78:	4628      	mov	r0, r5
 8004b7a:	47b8      	blx	r7
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	f43f aeac 	beq.w	80048da <_printf_float+0xb6>
 8004b82:	f108 0801 	add.w	r8, r8, #1
 8004b86:	e7ec      	b.n	8004b62 <_printf_float+0x33e>
 8004b88:	4613      	mov	r3, r2
 8004b8a:	4631      	mov	r1, r6
 8004b8c:	4642      	mov	r2, r8
 8004b8e:	4628      	mov	r0, r5
 8004b90:	47b8      	blx	r7
 8004b92:	3001      	adds	r0, #1
 8004b94:	d1c0      	bne.n	8004b18 <_printf_float+0x2f4>
 8004b96:	e6a0      	b.n	80048da <_printf_float+0xb6>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	4631      	mov	r1, r6
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004ba0:	47b8      	blx	r7
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f43f ae99 	beq.w	80048da <_printf_float+0xb6>
 8004ba8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004baa:	f10b 0b01 	add.w	fp, fp, #1
 8004bae:	e7b9      	b.n	8004b24 <_printf_float+0x300>
 8004bb0:	4631      	mov	r1, r6
 8004bb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	47b8      	blx	r7
 8004bba:	3001      	adds	r0, #1
 8004bbc:	d1bf      	bne.n	8004b3e <_printf_float+0x31a>
 8004bbe:	e68c      	b.n	80048da <_printf_float+0xb6>
 8004bc0:	464b      	mov	r3, r9
 8004bc2:	4631      	mov	r1, r6
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	eb08 020a 	add.w	r2, r8, sl
 8004bca:	47b8      	blx	r7
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d1c2      	bne.n	8004b56 <_printf_float+0x332>
 8004bd0:	e683      	b.n	80048da <_printf_float+0xb6>
 8004bd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bd4:	2a01      	cmp	r2, #1
 8004bd6:	dc01      	bgt.n	8004bdc <_printf_float+0x3b8>
 8004bd8:	07db      	lsls	r3, r3, #31
 8004bda:	d537      	bpl.n	8004c4c <_printf_float+0x428>
 8004bdc:	2301      	movs	r3, #1
 8004bde:	4642      	mov	r2, r8
 8004be0:	4631      	mov	r1, r6
 8004be2:	4628      	mov	r0, r5
 8004be4:	47b8      	blx	r7
 8004be6:	3001      	adds	r0, #1
 8004be8:	f43f ae77 	beq.w	80048da <_printf_float+0xb6>
 8004bec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bf0:	4631      	mov	r1, r6
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	47b8      	blx	r7
 8004bf6:	3001      	adds	r0, #1
 8004bf8:	f43f ae6f 	beq.w	80048da <_printf_float+0xb6>
 8004bfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c00:	2200      	movs	r2, #0
 8004c02:	2300      	movs	r3, #0
 8004c04:	f7fb fed0 	bl	80009a8 <__aeabi_dcmpeq>
 8004c08:	b9d8      	cbnz	r0, 8004c42 <_printf_float+0x41e>
 8004c0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c0c:	f108 0201 	add.w	r2, r8, #1
 8004c10:	3b01      	subs	r3, #1
 8004c12:	4631      	mov	r1, r6
 8004c14:	4628      	mov	r0, r5
 8004c16:	47b8      	blx	r7
 8004c18:	3001      	adds	r0, #1
 8004c1a:	d10e      	bne.n	8004c3a <_printf_float+0x416>
 8004c1c:	e65d      	b.n	80048da <_printf_float+0xb6>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	464a      	mov	r2, r9
 8004c22:	4631      	mov	r1, r6
 8004c24:	4628      	mov	r0, r5
 8004c26:	47b8      	blx	r7
 8004c28:	3001      	adds	r0, #1
 8004c2a:	f43f ae56 	beq.w	80048da <_printf_float+0xb6>
 8004c2e:	f108 0801 	add.w	r8, r8, #1
 8004c32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c34:	3b01      	subs	r3, #1
 8004c36:	4543      	cmp	r3, r8
 8004c38:	dcf1      	bgt.n	8004c1e <_printf_float+0x3fa>
 8004c3a:	4653      	mov	r3, sl
 8004c3c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c40:	e6e0      	b.n	8004a04 <_printf_float+0x1e0>
 8004c42:	f04f 0800 	mov.w	r8, #0
 8004c46:	f104 091a 	add.w	r9, r4, #26
 8004c4a:	e7f2      	b.n	8004c32 <_printf_float+0x40e>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	4642      	mov	r2, r8
 8004c50:	e7df      	b.n	8004c12 <_printf_float+0x3ee>
 8004c52:	2301      	movs	r3, #1
 8004c54:	464a      	mov	r2, r9
 8004c56:	4631      	mov	r1, r6
 8004c58:	4628      	mov	r0, r5
 8004c5a:	47b8      	blx	r7
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	f43f ae3c 	beq.w	80048da <_printf_float+0xb6>
 8004c62:	f108 0801 	add.w	r8, r8, #1
 8004c66:	68e3      	ldr	r3, [r4, #12]
 8004c68:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004c6a:	1a5b      	subs	r3, r3, r1
 8004c6c:	4543      	cmp	r3, r8
 8004c6e:	dcf0      	bgt.n	8004c52 <_printf_float+0x42e>
 8004c70:	e6fd      	b.n	8004a6e <_printf_float+0x24a>
 8004c72:	f04f 0800 	mov.w	r8, #0
 8004c76:	f104 0919 	add.w	r9, r4, #25
 8004c7a:	e7f4      	b.n	8004c66 <_printf_float+0x442>

08004c7c <_printf_common>:
 8004c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c80:	4616      	mov	r6, r2
 8004c82:	4699      	mov	r9, r3
 8004c84:	688a      	ldr	r2, [r1, #8]
 8004c86:	690b      	ldr	r3, [r1, #16]
 8004c88:	4607      	mov	r7, r0
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	bfb8      	it	lt
 8004c8e:	4613      	movlt	r3, r2
 8004c90:	6033      	str	r3, [r6, #0]
 8004c92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c96:	460c      	mov	r4, r1
 8004c98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c9c:	b10a      	cbz	r2, 8004ca2 <_printf_common+0x26>
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	6033      	str	r3, [r6, #0]
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	0699      	lsls	r1, r3, #26
 8004ca6:	bf42      	ittt	mi
 8004ca8:	6833      	ldrmi	r3, [r6, #0]
 8004caa:	3302      	addmi	r3, #2
 8004cac:	6033      	strmi	r3, [r6, #0]
 8004cae:	6825      	ldr	r5, [r4, #0]
 8004cb0:	f015 0506 	ands.w	r5, r5, #6
 8004cb4:	d106      	bne.n	8004cc4 <_printf_common+0x48>
 8004cb6:	f104 0a19 	add.w	sl, r4, #25
 8004cba:	68e3      	ldr	r3, [r4, #12]
 8004cbc:	6832      	ldr	r2, [r6, #0]
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	42ab      	cmp	r3, r5
 8004cc2:	dc28      	bgt.n	8004d16 <_printf_common+0x9a>
 8004cc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cc8:	1e13      	subs	r3, r2, #0
 8004cca:	6822      	ldr	r2, [r4, #0]
 8004ccc:	bf18      	it	ne
 8004cce:	2301      	movne	r3, #1
 8004cd0:	0692      	lsls	r2, r2, #26
 8004cd2:	d42d      	bmi.n	8004d30 <_printf_common+0xb4>
 8004cd4:	4649      	mov	r1, r9
 8004cd6:	4638      	mov	r0, r7
 8004cd8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cdc:	47c0      	blx	r8
 8004cde:	3001      	adds	r0, #1
 8004ce0:	d020      	beq.n	8004d24 <_printf_common+0xa8>
 8004ce2:	6823      	ldr	r3, [r4, #0]
 8004ce4:	68e5      	ldr	r5, [r4, #12]
 8004ce6:	f003 0306 	and.w	r3, r3, #6
 8004cea:	2b04      	cmp	r3, #4
 8004cec:	bf18      	it	ne
 8004cee:	2500      	movne	r5, #0
 8004cf0:	6832      	ldr	r2, [r6, #0]
 8004cf2:	f04f 0600 	mov.w	r6, #0
 8004cf6:	68a3      	ldr	r3, [r4, #8]
 8004cf8:	bf08      	it	eq
 8004cfa:	1aad      	subeq	r5, r5, r2
 8004cfc:	6922      	ldr	r2, [r4, #16]
 8004cfe:	bf08      	it	eq
 8004d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d04:	4293      	cmp	r3, r2
 8004d06:	bfc4      	itt	gt
 8004d08:	1a9b      	subgt	r3, r3, r2
 8004d0a:	18ed      	addgt	r5, r5, r3
 8004d0c:	341a      	adds	r4, #26
 8004d0e:	42b5      	cmp	r5, r6
 8004d10:	d11a      	bne.n	8004d48 <_printf_common+0xcc>
 8004d12:	2000      	movs	r0, #0
 8004d14:	e008      	b.n	8004d28 <_printf_common+0xac>
 8004d16:	2301      	movs	r3, #1
 8004d18:	4652      	mov	r2, sl
 8004d1a:	4649      	mov	r1, r9
 8004d1c:	4638      	mov	r0, r7
 8004d1e:	47c0      	blx	r8
 8004d20:	3001      	adds	r0, #1
 8004d22:	d103      	bne.n	8004d2c <_printf_common+0xb0>
 8004d24:	f04f 30ff 	mov.w	r0, #4294967295
 8004d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d2c:	3501      	adds	r5, #1
 8004d2e:	e7c4      	b.n	8004cba <_printf_common+0x3e>
 8004d30:	2030      	movs	r0, #48	; 0x30
 8004d32:	18e1      	adds	r1, r4, r3
 8004d34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d3e:	4422      	add	r2, r4
 8004d40:	3302      	adds	r3, #2
 8004d42:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d46:	e7c5      	b.n	8004cd4 <_printf_common+0x58>
 8004d48:	2301      	movs	r3, #1
 8004d4a:	4622      	mov	r2, r4
 8004d4c:	4649      	mov	r1, r9
 8004d4e:	4638      	mov	r0, r7
 8004d50:	47c0      	blx	r8
 8004d52:	3001      	adds	r0, #1
 8004d54:	d0e6      	beq.n	8004d24 <_printf_common+0xa8>
 8004d56:	3601      	adds	r6, #1
 8004d58:	e7d9      	b.n	8004d0e <_printf_common+0x92>
	...

08004d5c <_printf_i>:
 8004d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d60:	7e0f      	ldrb	r7, [r1, #24]
 8004d62:	4691      	mov	r9, r2
 8004d64:	2f78      	cmp	r7, #120	; 0x78
 8004d66:	4680      	mov	r8, r0
 8004d68:	460c      	mov	r4, r1
 8004d6a:	469a      	mov	sl, r3
 8004d6c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d72:	d807      	bhi.n	8004d84 <_printf_i+0x28>
 8004d74:	2f62      	cmp	r7, #98	; 0x62
 8004d76:	d80a      	bhi.n	8004d8e <_printf_i+0x32>
 8004d78:	2f00      	cmp	r7, #0
 8004d7a:	f000 80d9 	beq.w	8004f30 <_printf_i+0x1d4>
 8004d7e:	2f58      	cmp	r7, #88	; 0x58
 8004d80:	f000 80a4 	beq.w	8004ecc <_printf_i+0x170>
 8004d84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d8c:	e03a      	b.n	8004e04 <_printf_i+0xa8>
 8004d8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d92:	2b15      	cmp	r3, #21
 8004d94:	d8f6      	bhi.n	8004d84 <_printf_i+0x28>
 8004d96:	a101      	add	r1, pc, #4	; (adr r1, 8004d9c <_printf_i+0x40>)
 8004d98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d9c:	08004df5 	.word	0x08004df5
 8004da0:	08004e09 	.word	0x08004e09
 8004da4:	08004d85 	.word	0x08004d85
 8004da8:	08004d85 	.word	0x08004d85
 8004dac:	08004d85 	.word	0x08004d85
 8004db0:	08004d85 	.word	0x08004d85
 8004db4:	08004e09 	.word	0x08004e09
 8004db8:	08004d85 	.word	0x08004d85
 8004dbc:	08004d85 	.word	0x08004d85
 8004dc0:	08004d85 	.word	0x08004d85
 8004dc4:	08004d85 	.word	0x08004d85
 8004dc8:	08004f17 	.word	0x08004f17
 8004dcc:	08004e39 	.word	0x08004e39
 8004dd0:	08004ef9 	.word	0x08004ef9
 8004dd4:	08004d85 	.word	0x08004d85
 8004dd8:	08004d85 	.word	0x08004d85
 8004ddc:	08004f39 	.word	0x08004f39
 8004de0:	08004d85 	.word	0x08004d85
 8004de4:	08004e39 	.word	0x08004e39
 8004de8:	08004d85 	.word	0x08004d85
 8004dec:	08004d85 	.word	0x08004d85
 8004df0:	08004f01 	.word	0x08004f01
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	1d1a      	adds	r2, r3, #4
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	602a      	str	r2, [r5, #0]
 8004dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e04:	2301      	movs	r3, #1
 8004e06:	e0a4      	b.n	8004f52 <_printf_i+0x1f6>
 8004e08:	6820      	ldr	r0, [r4, #0]
 8004e0a:	6829      	ldr	r1, [r5, #0]
 8004e0c:	0606      	lsls	r6, r0, #24
 8004e0e:	f101 0304 	add.w	r3, r1, #4
 8004e12:	d50a      	bpl.n	8004e2a <_printf_i+0xce>
 8004e14:	680e      	ldr	r6, [r1, #0]
 8004e16:	602b      	str	r3, [r5, #0]
 8004e18:	2e00      	cmp	r6, #0
 8004e1a:	da03      	bge.n	8004e24 <_printf_i+0xc8>
 8004e1c:	232d      	movs	r3, #45	; 0x2d
 8004e1e:	4276      	negs	r6, r6
 8004e20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e24:	230a      	movs	r3, #10
 8004e26:	485e      	ldr	r0, [pc, #376]	; (8004fa0 <_printf_i+0x244>)
 8004e28:	e019      	b.n	8004e5e <_printf_i+0x102>
 8004e2a:	680e      	ldr	r6, [r1, #0]
 8004e2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e30:	602b      	str	r3, [r5, #0]
 8004e32:	bf18      	it	ne
 8004e34:	b236      	sxthne	r6, r6
 8004e36:	e7ef      	b.n	8004e18 <_printf_i+0xbc>
 8004e38:	682b      	ldr	r3, [r5, #0]
 8004e3a:	6820      	ldr	r0, [r4, #0]
 8004e3c:	1d19      	adds	r1, r3, #4
 8004e3e:	6029      	str	r1, [r5, #0]
 8004e40:	0601      	lsls	r1, r0, #24
 8004e42:	d501      	bpl.n	8004e48 <_printf_i+0xec>
 8004e44:	681e      	ldr	r6, [r3, #0]
 8004e46:	e002      	b.n	8004e4e <_printf_i+0xf2>
 8004e48:	0646      	lsls	r6, r0, #25
 8004e4a:	d5fb      	bpl.n	8004e44 <_printf_i+0xe8>
 8004e4c:	881e      	ldrh	r6, [r3, #0]
 8004e4e:	2f6f      	cmp	r7, #111	; 0x6f
 8004e50:	bf0c      	ite	eq
 8004e52:	2308      	moveq	r3, #8
 8004e54:	230a      	movne	r3, #10
 8004e56:	4852      	ldr	r0, [pc, #328]	; (8004fa0 <_printf_i+0x244>)
 8004e58:	2100      	movs	r1, #0
 8004e5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e5e:	6865      	ldr	r5, [r4, #4]
 8004e60:	2d00      	cmp	r5, #0
 8004e62:	bfa8      	it	ge
 8004e64:	6821      	ldrge	r1, [r4, #0]
 8004e66:	60a5      	str	r5, [r4, #8]
 8004e68:	bfa4      	itt	ge
 8004e6a:	f021 0104 	bicge.w	r1, r1, #4
 8004e6e:	6021      	strge	r1, [r4, #0]
 8004e70:	b90e      	cbnz	r6, 8004e76 <_printf_i+0x11a>
 8004e72:	2d00      	cmp	r5, #0
 8004e74:	d04d      	beq.n	8004f12 <_printf_i+0x1b6>
 8004e76:	4615      	mov	r5, r2
 8004e78:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e7c:	fb03 6711 	mls	r7, r3, r1, r6
 8004e80:	5dc7      	ldrb	r7, [r0, r7]
 8004e82:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e86:	4637      	mov	r7, r6
 8004e88:	42bb      	cmp	r3, r7
 8004e8a:	460e      	mov	r6, r1
 8004e8c:	d9f4      	bls.n	8004e78 <_printf_i+0x11c>
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d10b      	bne.n	8004eaa <_printf_i+0x14e>
 8004e92:	6823      	ldr	r3, [r4, #0]
 8004e94:	07de      	lsls	r6, r3, #31
 8004e96:	d508      	bpl.n	8004eaa <_printf_i+0x14e>
 8004e98:	6923      	ldr	r3, [r4, #16]
 8004e9a:	6861      	ldr	r1, [r4, #4]
 8004e9c:	4299      	cmp	r1, r3
 8004e9e:	bfde      	ittt	le
 8004ea0:	2330      	movle	r3, #48	; 0x30
 8004ea2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ea6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004eaa:	1b52      	subs	r2, r2, r5
 8004eac:	6122      	str	r2, [r4, #16]
 8004eae:	464b      	mov	r3, r9
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	4640      	mov	r0, r8
 8004eb4:	f8cd a000 	str.w	sl, [sp]
 8004eb8:	aa03      	add	r2, sp, #12
 8004eba:	f7ff fedf 	bl	8004c7c <_printf_common>
 8004ebe:	3001      	adds	r0, #1
 8004ec0:	d14c      	bne.n	8004f5c <_printf_i+0x200>
 8004ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec6:	b004      	add	sp, #16
 8004ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ecc:	4834      	ldr	r0, [pc, #208]	; (8004fa0 <_printf_i+0x244>)
 8004ece:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ed2:	6829      	ldr	r1, [r5, #0]
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	f851 6b04 	ldr.w	r6, [r1], #4
 8004eda:	6029      	str	r1, [r5, #0]
 8004edc:	061d      	lsls	r5, r3, #24
 8004ede:	d514      	bpl.n	8004f0a <_printf_i+0x1ae>
 8004ee0:	07df      	lsls	r7, r3, #31
 8004ee2:	bf44      	itt	mi
 8004ee4:	f043 0320 	orrmi.w	r3, r3, #32
 8004ee8:	6023      	strmi	r3, [r4, #0]
 8004eea:	b91e      	cbnz	r6, 8004ef4 <_printf_i+0x198>
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	f023 0320 	bic.w	r3, r3, #32
 8004ef2:	6023      	str	r3, [r4, #0]
 8004ef4:	2310      	movs	r3, #16
 8004ef6:	e7af      	b.n	8004e58 <_printf_i+0xfc>
 8004ef8:	6823      	ldr	r3, [r4, #0]
 8004efa:	f043 0320 	orr.w	r3, r3, #32
 8004efe:	6023      	str	r3, [r4, #0]
 8004f00:	2378      	movs	r3, #120	; 0x78
 8004f02:	4828      	ldr	r0, [pc, #160]	; (8004fa4 <_printf_i+0x248>)
 8004f04:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f08:	e7e3      	b.n	8004ed2 <_printf_i+0x176>
 8004f0a:	0659      	lsls	r1, r3, #25
 8004f0c:	bf48      	it	mi
 8004f0e:	b2b6      	uxthmi	r6, r6
 8004f10:	e7e6      	b.n	8004ee0 <_printf_i+0x184>
 8004f12:	4615      	mov	r5, r2
 8004f14:	e7bb      	b.n	8004e8e <_printf_i+0x132>
 8004f16:	682b      	ldr	r3, [r5, #0]
 8004f18:	6826      	ldr	r6, [r4, #0]
 8004f1a:	1d18      	adds	r0, r3, #4
 8004f1c:	6961      	ldr	r1, [r4, #20]
 8004f1e:	6028      	str	r0, [r5, #0]
 8004f20:	0635      	lsls	r5, r6, #24
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	d501      	bpl.n	8004f2a <_printf_i+0x1ce>
 8004f26:	6019      	str	r1, [r3, #0]
 8004f28:	e002      	b.n	8004f30 <_printf_i+0x1d4>
 8004f2a:	0670      	lsls	r0, r6, #25
 8004f2c:	d5fb      	bpl.n	8004f26 <_printf_i+0x1ca>
 8004f2e:	8019      	strh	r1, [r3, #0]
 8004f30:	2300      	movs	r3, #0
 8004f32:	4615      	mov	r5, r2
 8004f34:	6123      	str	r3, [r4, #16]
 8004f36:	e7ba      	b.n	8004eae <_printf_i+0x152>
 8004f38:	682b      	ldr	r3, [r5, #0]
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	1d1a      	adds	r2, r3, #4
 8004f3e:	602a      	str	r2, [r5, #0]
 8004f40:	681d      	ldr	r5, [r3, #0]
 8004f42:	6862      	ldr	r2, [r4, #4]
 8004f44:	4628      	mov	r0, r5
 8004f46:	f000 fed5 	bl	8005cf4 <memchr>
 8004f4a:	b108      	cbz	r0, 8004f50 <_printf_i+0x1f4>
 8004f4c:	1b40      	subs	r0, r0, r5
 8004f4e:	6060      	str	r0, [r4, #4]
 8004f50:	6863      	ldr	r3, [r4, #4]
 8004f52:	6123      	str	r3, [r4, #16]
 8004f54:	2300      	movs	r3, #0
 8004f56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f5a:	e7a8      	b.n	8004eae <_printf_i+0x152>
 8004f5c:	462a      	mov	r2, r5
 8004f5e:	4649      	mov	r1, r9
 8004f60:	4640      	mov	r0, r8
 8004f62:	6923      	ldr	r3, [r4, #16]
 8004f64:	47d0      	blx	sl
 8004f66:	3001      	adds	r0, #1
 8004f68:	d0ab      	beq.n	8004ec2 <_printf_i+0x166>
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	079b      	lsls	r3, r3, #30
 8004f6e:	d413      	bmi.n	8004f98 <_printf_i+0x23c>
 8004f70:	68e0      	ldr	r0, [r4, #12]
 8004f72:	9b03      	ldr	r3, [sp, #12]
 8004f74:	4298      	cmp	r0, r3
 8004f76:	bfb8      	it	lt
 8004f78:	4618      	movlt	r0, r3
 8004f7a:	e7a4      	b.n	8004ec6 <_printf_i+0x16a>
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	4632      	mov	r2, r6
 8004f80:	4649      	mov	r1, r9
 8004f82:	4640      	mov	r0, r8
 8004f84:	47d0      	blx	sl
 8004f86:	3001      	adds	r0, #1
 8004f88:	d09b      	beq.n	8004ec2 <_printf_i+0x166>
 8004f8a:	3501      	adds	r5, #1
 8004f8c:	68e3      	ldr	r3, [r4, #12]
 8004f8e:	9903      	ldr	r1, [sp, #12]
 8004f90:	1a5b      	subs	r3, r3, r1
 8004f92:	42ab      	cmp	r3, r5
 8004f94:	dcf2      	bgt.n	8004f7c <_printf_i+0x220>
 8004f96:	e7eb      	b.n	8004f70 <_printf_i+0x214>
 8004f98:	2500      	movs	r5, #0
 8004f9a:	f104 0619 	add.w	r6, r4, #25
 8004f9e:	e7f5      	b.n	8004f8c <_printf_i+0x230>
 8004fa0:	0800752a 	.word	0x0800752a
 8004fa4:	0800753b 	.word	0x0800753b

08004fa8 <siprintf>:
 8004fa8:	b40e      	push	{r1, r2, r3}
 8004faa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fae:	b500      	push	{lr}
 8004fb0:	b09c      	sub	sp, #112	; 0x70
 8004fb2:	ab1d      	add	r3, sp, #116	; 0x74
 8004fb4:	9002      	str	r0, [sp, #8]
 8004fb6:	9006      	str	r0, [sp, #24]
 8004fb8:	9107      	str	r1, [sp, #28]
 8004fba:	9104      	str	r1, [sp, #16]
 8004fbc:	4808      	ldr	r0, [pc, #32]	; (8004fe0 <siprintf+0x38>)
 8004fbe:	4909      	ldr	r1, [pc, #36]	; (8004fe4 <siprintf+0x3c>)
 8004fc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fc4:	9105      	str	r1, [sp, #20]
 8004fc6:	6800      	ldr	r0, [r0, #0]
 8004fc8:	a902      	add	r1, sp, #8
 8004fca:	9301      	str	r3, [sp, #4]
 8004fcc:	f001 fb7c 	bl	80066c8 <_svfiprintf_r>
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	9b02      	ldr	r3, [sp, #8]
 8004fd4:	701a      	strb	r2, [r3, #0]
 8004fd6:	b01c      	add	sp, #112	; 0x70
 8004fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fdc:	b003      	add	sp, #12
 8004fde:	4770      	bx	lr
 8004fe0:	2000002c 	.word	0x2000002c
 8004fe4:	ffff0208 	.word	0xffff0208

08004fe8 <quorem>:
 8004fe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fec:	6903      	ldr	r3, [r0, #16]
 8004fee:	690c      	ldr	r4, [r1, #16]
 8004ff0:	4607      	mov	r7, r0
 8004ff2:	42a3      	cmp	r3, r4
 8004ff4:	f2c0 8082 	blt.w	80050fc <quorem+0x114>
 8004ff8:	3c01      	subs	r4, #1
 8004ffa:	f100 0514 	add.w	r5, r0, #20
 8004ffe:	f101 0814 	add.w	r8, r1, #20
 8005002:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800500c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005010:	3301      	adds	r3, #1
 8005012:	429a      	cmp	r2, r3
 8005014:	fbb2 f6f3 	udiv	r6, r2, r3
 8005018:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800501c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005020:	d331      	bcc.n	8005086 <quorem+0x9e>
 8005022:	f04f 0e00 	mov.w	lr, #0
 8005026:	4640      	mov	r0, r8
 8005028:	46ac      	mov	ip, r5
 800502a:	46f2      	mov	sl, lr
 800502c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005030:	b293      	uxth	r3, r2
 8005032:	fb06 e303 	mla	r3, r6, r3, lr
 8005036:	0c12      	lsrs	r2, r2, #16
 8005038:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800503c:	b29b      	uxth	r3, r3
 800503e:	fb06 e202 	mla	r2, r6, r2, lr
 8005042:	ebaa 0303 	sub.w	r3, sl, r3
 8005046:	f8dc a000 	ldr.w	sl, [ip]
 800504a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800504e:	fa1f fa8a 	uxth.w	sl, sl
 8005052:	4453      	add	r3, sl
 8005054:	f8dc a000 	ldr.w	sl, [ip]
 8005058:	b292      	uxth	r2, r2
 800505a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800505e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005062:	b29b      	uxth	r3, r3
 8005064:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005068:	4581      	cmp	r9, r0
 800506a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800506e:	f84c 3b04 	str.w	r3, [ip], #4
 8005072:	d2db      	bcs.n	800502c <quorem+0x44>
 8005074:	f855 300b 	ldr.w	r3, [r5, fp]
 8005078:	b92b      	cbnz	r3, 8005086 <quorem+0x9e>
 800507a:	9b01      	ldr	r3, [sp, #4]
 800507c:	3b04      	subs	r3, #4
 800507e:	429d      	cmp	r5, r3
 8005080:	461a      	mov	r2, r3
 8005082:	d32f      	bcc.n	80050e4 <quorem+0xfc>
 8005084:	613c      	str	r4, [r7, #16]
 8005086:	4638      	mov	r0, r7
 8005088:	f001 f8ce 	bl	8006228 <__mcmp>
 800508c:	2800      	cmp	r0, #0
 800508e:	db25      	blt.n	80050dc <quorem+0xf4>
 8005090:	4628      	mov	r0, r5
 8005092:	f04f 0c00 	mov.w	ip, #0
 8005096:	3601      	adds	r6, #1
 8005098:	f858 1b04 	ldr.w	r1, [r8], #4
 800509c:	f8d0 e000 	ldr.w	lr, [r0]
 80050a0:	b28b      	uxth	r3, r1
 80050a2:	ebac 0303 	sub.w	r3, ip, r3
 80050a6:	fa1f f28e 	uxth.w	r2, lr
 80050aa:	4413      	add	r3, r2
 80050ac:	0c0a      	lsrs	r2, r1, #16
 80050ae:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80050b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050bc:	45c1      	cmp	r9, r8
 80050be:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80050c2:	f840 3b04 	str.w	r3, [r0], #4
 80050c6:	d2e7      	bcs.n	8005098 <quorem+0xb0>
 80050c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050d0:	b922      	cbnz	r2, 80050dc <quorem+0xf4>
 80050d2:	3b04      	subs	r3, #4
 80050d4:	429d      	cmp	r5, r3
 80050d6:	461a      	mov	r2, r3
 80050d8:	d30a      	bcc.n	80050f0 <quorem+0x108>
 80050da:	613c      	str	r4, [r7, #16]
 80050dc:	4630      	mov	r0, r6
 80050de:	b003      	add	sp, #12
 80050e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	3b04      	subs	r3, #4
 80050e8:	2a00      	cmp	r2, #0
 80050ea:	d1cb      	bne.n	8005084 <quorem+0x9c>
 80050ec:	3c01      	subs	r4, #1
 80050ee:	e7c6      	b.n	800507e <quorem+0x96>
 80050f0:	6812      	ldr	r2, [r2, #0]
 80050f2:	3b04      	subs	r3, #4
 80050f4:	2a00      	cmp	r2, #0
 80050f6:	d1f0      	bne.n	80050da <quorem+0xf2>
 80050f8:	3c01      	subs	r4, #1
 80050fa:	e7eb      	b.n	80050d4 <quorem+0xec>
 80050fc:	2000      	movs	r0, #0
 80050fe:	e7ee      	b.n	80050de <quorem+0xf6>

08005100 <_dtoa_r>:
 8005100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005104:	4616      	mov	r6, r2
 8005106:	461f      	mov	r7, r3
 8005108:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800510a:	b099      	sub	sp, #100	; 0x64
 800510c:	4605      	mov	r5, r0
 800510e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005112:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005116:	b974      	cbnz	r4, 8005136 <_dtoa_r+0x36>
 8005118:	2010      	movs	r0, #16
 800511a:	f000 fde3 	bl	8005ce4 <malloc>
 800511e:	4602      	mov	r2, r0
 8005120:	6268      	str	r0, [r5, #36]	; 0x24
 8005122:	b920      	cbnz	r0, 800512e <_dtoa_r+0x2e>
 8005124:	21ea      	movs	r1, #234	; 0xea
 8005126:	4ba8      	ldr	r3, [pc, #672]	; (80053c8 <_dtoa_r+0x2c8>)
 8005128:	48a8      	ldr	r0, [pc, #672]	; (80053cc <_dtoa_r+0x2cc>)
 800512a:	f001 fbdd 	bl	80068e8 <__assert_func>
 800512e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005132:	6004      	str	r4, [r0, #0]
 8005134:	60c4      	str	r4, [r0, #12]
 8005136:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005138:	6819      	ldr	r1, [r3, #0]
 800513a:	b151      	cbz	r1, 8005152 <_dtoa_r+0x52>
 800513c:	685a      	ldr	r2, [r3, #4]
 800513e:	2301      	movs	r3, #1
 8005140:	4093      	lsls	r3, r2
 8005142:	604a      	str	r2, [r1, #4]
 8005144:	608b      	str	r3, [r1, #8]
 8005146:	4628      	mov	r0, r5
 8005148:	f000 fe30 	bl	8005dac <_Bfree>
 800514c:	2200      	movs	r2, #0
 800514e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	1e3b      	subs	r3, r7, #0
 8005154:	bfaf      	iteee	ge
 8005156:	2300      	movge	r3, #0
 8005158:	2201      	movlt	r2, #1
 800515a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800515e:	9305      	strlt	r3, [sp, #20]
 8005160:	bfa8      	it	ge
 8005162:	f8c8 3000 	strge.w	r3, [r8]
 8005166:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800516a:	4b99      	ldr	r3, [pc, #612]	; (80053d0 <_dtoa_r+0x2d0>)
 800516c:	bfb8      	it	lt
 800516e:	f8c8 2000 	strlt.w	r2, [r8]
 8005172:	ea33 0309 	bics.w	r3, r3, r9
 8005176:	d119      	bne.n	80051ac <_dtoa_r+0xac>
 8005178:	f242 730f 	movw	r3, #9999	; 0x270f
 800517c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005184:	4333      	orrs	r3, r6
 8005186:	f000 857f 	beq.w	8005c88 <_dtoa_r+0xb88>
 800518a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800518c:	b953      	cbnz	r3, 80051a4 <_dtoa_r+0xa4>
 800518e:	4b91      	ldr	r3, [pc, #580]	; (80053d4 <_dtoa_r+0x2d4>)
 8005190:	e022      	b.n	80051d8 <_dtoa_r+0xd8>
 8005192:	4b91      	ldr	r3, [pc, #580]	; (80053d8 <_dtoa_r+0x2d8>)
 8005194:	9303      	str	r3, [sp, #12]
 8005196:	3308      	adds	r3, #8
 8005198:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	9803      	ldr	r0, [sp, #12]
 800519e:	b019      	add	sp, #100	; 0x64
 80051a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a4:	4b8b      	ldr	r3, [pc, #556]	; (80053d4 <_dtoa_r+0x2d4>)
 80051a6:	9303      	str	r3, [sp, #12]
 80051a8:	3303      	adds	r3, #3
 80051aa:	e7f5      	b.n	8005198 <_dtoa_r+0x98>
 80051ac:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80051b0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80051b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051b8:	2200      	movs	r2, #0
 80051ba:	2300      	movs	r3, #0
 80051bc:	f7fb fbf4 	bl	80009a8 <__aeabi_dcmpeq>
 80051c0:	4680      	mov	r8, r0
 80051c2:	b158      	cbz	r0, 80051dc <_dtoa_r+0xdc>
 80051c4:	2301      	movs	r3, #1
 80051c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80051c8:	6013      	str	r3, [r2, #0]
 80051ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 8558 	beq.w	8005c82 <_dtoa_r+0xb82>
 80051d2:	4882      	ldr	r0, [pc, #520]	; (80053dc <_dtoa_r+0x2dc>)
 80051d4:	6018      	str	r0, [r3, #0]
 80051d6:	1e43      	subs	r3, r0, #1
 80051d8:	9303      	str	r3, [sp, #12]
 80051da:	e7df      	b.n	800519c <_dtoa_r+0x9c>
 80051dc:	ab16      	add	r3, sp, #88	; 0x58
 80051de:	9301      	str	r3, [sp, #4]
 80051e0:	ab17      	add	r3, sp, #92	; 0x5c
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	4628      	mov	r0, r5
 80051e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80051ea:	f001 f8c5 	bl	8006378 <__d2b>
 80051ee:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80051f2:	4683      	mov	fp, r0
 80051f4:	2c00      	cmp	r4, #0
 80051f6:	d07f      	beq.n	80052f8 <_dtoa_r+0x1f8>
 80051f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80051fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051fe:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005202:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005206:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800520a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800520e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005212:	2200      	movs	r2, #0
 8005214:	4b72      	ldr	r3, [pc, #456]	; (80053e0 <_dtoa_r+0x2e0>)
 8005216:	f7fa ffa7 	bl	8000168 <__aeabi_dsub>
 800521a:	a365      	add	r3, pc, #404	; (adr r3, 80053b0 <_dtoa_r+0x2b0>)
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f7fb f95a 	bl	80004d8 <__aeabi_dmul>
 8005224:	a364      	add	r3, pc, #400	; (adr r3, 80053b8 <_dtoa_r+0x2b8>)
 8005226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522a:	f7fa ff9f 	bl	800016c <__adddf3>
 800522e:	4606      	mov	r6, r0
 8005230:	4620      	mov	r0, r4
 8005232:	460f      	mov	r7, r1
 8005234:	f7fb f8e6 	bl	8000404 <__aeabi_i2d>
 8005238:	a361      	add	r3, pc, #388	; (adr r3, 80053c0 <_dtoa_r+0x2c0>)
 800523a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523e:	f7fb f94b 	bl	80004d8 <__aeabi_dmul>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	4630      	mov	r0, r6
 8005248:	4639      	mov	r1, r7
 800524a:	f7fa ff8f 	bl	800016c <__adddf3>
 800524e:	4606      	mov	r6, r0
 8005250:	460f      	mov	r7, r1
 8005252:	f7fb fbf1 	bl	8000a38 <__aeabi_d2iz>
 8005256:	2200      	movs	r2, #0
 8005258:	4682      	mov	sl, r0
 800525a:	2300      	movs	r3, #0
 800525c:	4630      	mov	r0, r6
 800525e:	4639      	mov	r1, r7
 8005260:	f7fb fbac 	bl	80009bc <__aeabi_dcmplt>
 8005264:	b148      	cbz	r0, 800527a <_dtoa_r+0x17a>
 8005266:	4650      	mov	r0, sl
 8005268:	f7fb f8cc 	bl	8000404 <__aeabi_i2d>
 800526c:	4632      	mov	r2, r6
 800526e:	463b      	mov	r3, r7
 8005270:	f7fb fb9a 	bl	80009a8 <__aeabi_dcmpeq>
 8005274:	b908      	cbnz	r0, 800527a <_dtoa_r+0x17a>
 8005276:	f10a 3aff 	add.w	sl, sl, #4294967295
 800527a:	f1ba 0f16 	cmp.w	sl, #22
 800527e:	d858      	bhi.n	8005332 <_dtoa_r+0x232>
 8005280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005284:	4b57      	ldr	r3, [pc, #348]	; (80053e4 <_dtoa_r+0x2e4>)
 8005286:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f7fb fb95 	bl	80009bc <__aeabi_dcmplt>
 8005292:	2800      	cmp	r0, #0
 8005294:	d04f      	beq.n	8005336 <_dtoa_r+0x236>
 8005296:	2300      	movs	r3, #0
 8005298:	f10a 3aff 	add.w	sl, sl, #4294967295
 800529c:	930f      	str	r3, [sp, #60]	; 0x3c
 800529e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80052a0:	1b1c      	subs	r4, r3, r4
 80052a2:	1e63      	subs	r3, r4, #1
 80052a4:	9309      	str	r3, [sp, #36]	; 0x24
 80052a6:	bf49      	itett	mi
 80052a8:	f1c4 0301 	rsbmi	r3, r4, #1
 80052ac:	2300      	movpl	r3, #0
 80052ae:	9306      	strmi	r3, [sp, #24]
 80052b0:	2300      	movmi	r3, #0
 80052b2:	bf54      	ite	pl
 80052b4:	9306      	strpl	r3, [sp, #24]
 80052b6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80052b8:	f1ba 0f00 	cmp.w	sl, #0
 80052bc:	db3d      	blt.n	800533a <_dtoa_r+0x23a>
 80052be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052c0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80052c4:	4453      	add	r3, sl
 80052c6:	9309      	str	r3, [sp, #36]	; 0x24
 80052c8:	2300      	movs	r3, #0
 80052ca:	930a      	str	r3, [sp, #40]	; 0x28
 80052cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052ce:	2b09      	cmp	r3, #9
 80052d0:	f200 808c 	bhi.w	80053ec <_dtoa_r+0x2ec>
 80052d4:	2b05      	cmp	r3, #5
 80052d6:	bfc4      	itt	gt
 80052d8:	3b04      	subgt	r3, #4
 80052da:	9322      	strgt	r3, [sp, #136]	; 0x88
 80052dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052de:	bfc8      	it	gt
 80052e0:	2400      	movgt	r4, #0
 80052e2:	f1a3 0302 	sub.w	r3, r3, #2
 80052e6:	bfd8      	it	le
 80052e8:	2401      	movle	r4, #1
 80052ea:	2b03      	cmp	r3, #3
 80052ec:	f200 808a 	bhi.w	8005404 <_dtoa_r+0x304>
 80052f0:	e8df f003 	tbb	[pc, r3]
 80052f4:	5b4d4f2d 	.word	0x5b4d4f2d
 80052f8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80052fc:	441c      	add	r4, r3
 80052fe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005302:	2b20      	cmp	r3, #32
 8005304:	bfc3      	ittte	gt
 8005306:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800530a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800530e:	fa09 f303 	lslgt.w	r3, r9, r3
 8005312:	f1c3 0320 	rsble	r3, r3, #32
 8005316:	bfc6      	itte	gt
 8005318:	fa26 f000 	lsrgt.w	r0, r6, r0
 800531c:	4318      	orrgt	r0, r3
 800531e:	fa06 f003 	lslle.w	r0, r6, r3
 8005322:	f7fb f85f 	bl	80003e4 <__aeabi_ui2d>
 8005326:	2301      	movs	r3, #1
 8005328:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800532c:	3c01      	subs	r4, #1
 800532e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005330:	e76f      	b.n	8005212 <_dtoa_r+0x112>
 8005332:	2301      	movs	r3, #1
 8005334:	e7b2      	b.n	800529c <_dtoa_r+0x19c>
 8005336:	900f      	str	r0, [sp, #60]	; 0x3c
 8005338:	e7b1      	b.n	800529e <_dtoa_r+0x19e>
 800533a:	9b06      	ldr	r3, [sp, #24]
 800533c:	eba3 030a 	sub.w	r3, r3, sl
 8005340:	9306      	str	r3, [sp, #24]
 8005342:	f1ca 0300 	rsb	r3, sl, #0
 8005346:	930a      	str	r3, [sp, #40]	; 0x28
 8005348:	2300      	movs	r3, #0
 800534a:	930e      	str	r3, [sp, #56]	; 0x38
 800534c:	e7be      	b.n	80052cc <_dtoa_r+0x1cc>
 800534e:	2300      	movs	r3, #0
 8005350:	930b      	str	r3, [sp, #44]	; 0x2c
 8005352:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005354:	2b00      	cmp	r3, #0
 8005356:	dc58      	bgt.n	800540a <_dtoa_r+0x30a>
 8005358:	f04f 0901 	mov.w	r9, #1
 800535c:	464b      	mov	r3, r9
 800535e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005362:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005366:	2200      	movs	r2, #0
 8005368:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800536a:	6042      	str	r2, [r0, #4]
 800536c:	2204      	movs	r2, #4
 800536e:	f102 0614 	add.w	r6, r2, #20
 8005372:	429e      	cmp	r6, r3
 8005374:	6841      	ldr	r1, [r0, #4]
 8005376:	d94e      	bls.n	8005416 <_dtoa_r+0x316>
 8005378:	4628      	mov	r0, r5
 800537a:	f000 fcd7 	bl	8005d2c <_Balloc>
 800537e:	9003      	str	r0, [sp, #12]
 8005380:	2800      	cmp	r0, #0
 8005382:	d14c      	bne.n	800541e <_dtoa_r+0x31e>
 8005384:	4602      	mov	r2, r0
 8005386:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800538a:	4b17      	ldr	r3, [pc, #92]	; (80053e8 <_dtoa_r+0x2e8>)
 800538c:	e6cc      	b.n	8005128 <_dtoa_r+0x28>
 800538e:	2301      	movs	r3, #1
 8005390:	e7de      	b.n	8005350 <_dtoa_r+0x250>
 8005392:	2300      	movs	r3, #0
 8005394:	930b      	str	r3, [sp, #44]	; 0x2c
 8005396:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005398:	eb0a 0903 	add.w	r9, sl, r3
 800539c:	f109 0301 	add.w	r3, r9, #1
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	9308      	str	r3, [sp, #32]
 80053a4:	bfb8      	it	lt
 80053a6:	2301      	movlt	r3, #1
 80053a8:	e7dd      	b.n	8005366 <_dtoa_r+0x266>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e7f2      	b.n	8005394 <_dtoa_r+0x294>
 80053ae:	bf00      	nop
 80053b0:	636f4361 	.word	0x636f4361
 80053b4:	3fd287a7 	.word	0x3fd287a7
 80053b8:	8b60c8b3 	.word	0x8b60c8b3
 80053bc:	3fc68a28 	.word	0x3fc68a28
 80053c0:	509f79fb 	.word	0x509f79fb
 80053c4:	3fd34413 	.word	0x3fd34413
 80053c8:	08007559 	.word	0x08007559
 80053cc:	08007570 	.word	0x08007570
 80053d0:	7ff00000 	.word	0x7ff00000
 80053d4:	08007555 	.word	0x08007555
 80053d8:	0800754c 	.word	0x0800754c
 80053dc:	08007529 	.word	0x08007529
 80053e0:	3ff80000 	.word	0x3ff80000
 80053e4:	08007660 	.word	0x08007660
 80053e8:	080075cb 	.word	0x080075cb
 80053ec:	2401      	movs	r4, #1
 80053ee:	2300      	movs	r3, #0
 80053f0:	940b      	str	r4, [sp, #44]	; 0x2c
 80053f2:	9322      	str	r3, [sp, #136]	; 0x88
 80053f4:	f04f 39ff 	mov.w	r9, #4294967295
 80053f8:	2200      	movs	r2, #0
 80053fa:	2312      	movs	r3, #18
 80053fc:	f8cd 9020 	str.w	r9, [sp, #32]
 8005400:	9223      	str	r2, [sp, #140]	; 0x8c
 8005402:	e7b0      	b.n	8005366 <_dtoa_r+0x266>
 8005404:	2301      	movs	r3, #1
 8005406:	930b      	str	r3, [sp, #44]	; 0x2c
 8005408:	e7f4      	b.n	80053f4 <_dtoa_r+0x2f4>
 800540a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800540e:	464b      	mov	r3, r9
 8005410:	f8cd 9020 	str.w	r9, [sp, #32]
 8005414:	e7a7      	b.n	8005366 <_dtoa_r+0x266>
 8005416:	3101      	adds	r1, #1
 8005418:	6041      	str	r1, [r0, #4]
 800541a:	0052      	lsls	r2, r2, #1
 800541c:	e7a7      	b.n	800536e <_dtoa_r+0x26e>
 800541e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005420:	9a03      	ldr	r2, [sp, #12]
 8005422:	601a      	str	r2, [r3, #0]
 8005424:	9b08      	ldr	r3, [sp, #32]
 8005426:	2b0e      	cmp	r3, #14
 8005428:	f200 80a8 	bhi.w	800557c <_dtoa_r+0x47c>
 800542c:	2c00      	cmp	r4, #0
 800542e:	f000 80a5 	beq.w	800557c <_dtoa_r+0x47c>
 8005432:	f1ba 0f00 	cmp.w	sl, #0
 8005436:	dd34      	ble.n	80054a2 <_dtoa_r+0x3a2>
 8005438:	4a9a      	ldr	r2, [pc, #616]	; (80056a4 <_dtoa_r+0x5a4>)
 800543a:	f00a 030f 	and.w	r3, sl, #15
 800543e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005442:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005446:	e9d3 3400 	ldrd	r3, r4, [r3]
 800544a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800544e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005452:	d016      	beq.n	8005482 <_dtoa_r+0x382>
 8005454:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005458:	4b93      	ldr	r3, [pc, #588]	; (80056a8 <_dtoa_r+0x5a8>)
 800545a:	2703      	movs	r7, #3
 800545c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005460:	f7fb f964 	bl	800072c <__aeabi_ddiv>
 8005464:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005468:	f004 040f 	and.w	r4, r4, #15
 800546c:	4e8e      	ldr	r6, [pc, #568]	; (80056a8 <_dtoa_r+0x5a8>)
 800546e:	b954      	cbnz	r4, 8005486 <_dtoa_r+0x386>
 8005470:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005478:	f7fb f958 	bl	800072c <__aeabi_ddiv>
 800547c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005480:	e029      	b.n	80054d6 <_dtoa_r+0x3d6>
 8005482:	2702      	movs	r7, #2
 8005484:	e7f2      	b.n	800546c <_dtoa_r+0x36c>
 8005486:	07e1      	lsls	r1, r4, #31
 8005488:	d508      	bpl.n	800549c <_dtoa_r+0x39c>
 800548a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800548e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005492:	f7fb f821 	bl	80004d8 <__aeabi_dmul>
 8005496:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800549a:	3701      	adds	r7, #1
 800549c:	1064      	asrs	r4, r4, #1
 800549e:	3608      	adds	r6, #8
 80054a0:	e7e5      	b.n	800546e <_dtoa_r+0x36e>
 80054a2:	f000 80a5 	beq.w	80055f0 <_dtoa_r+0x4f0>
 80054a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054aa:	f1ca 0400 	rsb	r4, sl, #0
 80054ae:	4b7d      	ldr	r3, [pc, #500]	; (80056a4 <_dtoa_r+0x5a4>)
 80054b0:	f004 020f 	and.w	r2, r4, #15
 80054b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054bc:	f7fb f80c 	bl	80004d8 <__aeabi_dmul>
 80054c0:	2702      	movs	r7, #2
 80054c2:	2300      	movs	r3, #0
 80054c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054c8:	4e77      	ldr	r6, [pc, #476]	; (80056a8 <_dtoa_r+0x5a8>)
 80054ca:	1124      	asrs	r4, r4, #4
 80054cc:	2c00      	cmp	r4, #0
 80054ce:	f040 8084 	bne.w	80055da <_dtoa_r+0x4da>
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1d2      	bne.n	800547c <_dtoa_r+0x37c>
 80054d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 808b 	beq.w	80055f4 <_dtoa_r+0x4f4>
 80054de:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80054e2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80054e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054ea:	2200      	movs	r2, #0
 80054ec:	4b6f      	ldr	r3, [pc, #444]	; (80056ac <_dtoa_r+0x5ac>)
 80054ee:	f7fb fa65 	bl	80009bc <__aeabi_dcmplt>
 80054f2:	2800      	cmp	r0, #0
 80054f4:	d07e      	beq.n	80055f4 <_dtoa_r+0x4f4>
 80054f6:	9b08      	ldr	r3, [sp, #32]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d07b      	beq.n	80055f4 <_dtoa_r+0x4f4>
 80054fc:	f1b9 0f00 	cmp.w	r9, #0
 8005500:	dd38      	ble.n	8005574 <_dtoa_r+0x474>
 8005502:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005506:	2200      	movs	r2, #0
 8005508:	4b69      	ldr	r3, [pc, #420]	; (80056b0 <_dtoa_r+0x5b0>)
 800550a:	f7fa ffe5 	bl	80004d8 <__aeabi_dmul>
 800550e:	464c      	mov	r4, r9
 8005510:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005514:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005518:	3701      	adds	r7, #1
 800551a:	4638      	mov	r0, r7
 800551c:	f7fa ff72 	bl	8000404 <__aeabi_i2d>
 8005520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005524:	f7fa ffd8 	bl	80004d8 <__aeabi_dmul>
 8005528:	2200      	movs	r2, #0
 800552a:	4b62      	ldr	r3, [pc, #392]	; (80056b4 <_dtoa_r+0x5b4>)
 800552c:	f7fa fe1e 	bl	800016c <__adddf3>
 8005530:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005534:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005538:	9611      	str	r6, [sp, #68]	; 0x44
 800553a:	2c00      	cmp	r4, #0
 800553c:	d15d      	bne.n	80055fa <_dtoa_r+0x4fa>
 800553e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005542:	2200      	movs	r2, #0
 8005544:	4b5c      	ldr	r3, [pc, #368]	; (80056b8 <_dtoa_r+0x5b8>)
 8005546:	f7fa fe0f 	bl	8000168 <__aeabi_dsub>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005552:	4633      	mov	r3, r6
 8005554:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005556:	f7fb fa4f 	bl	80009f8 <__aeabi_dcmpgt>
 800555a:	2800      	cmp	r0, #0
 800555c:	f040 829c 	bne.w	8005a98 <_dtoa_r+0x998>
 8005560:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005564:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005566:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800556a:	f7fb fa27 	bl	80009bc <__aeabi_dcmplt>
 800556e:	2800      	cmp	r0, #0
 8005570:	f040 8290 	bne.w	8005a94 <_dtoa_r+0x994>
 8005574:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005578:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800557c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800557e:	2b00      	cmp	r3, #0
 8005580:	f2c0 8152 	blt.w	8005828 <_dtoa_r+0x728>
 8005584:	f1ba 0f0e 	cmp.w	sl, #14
 8005588:	f300 814e 	bgt.w	8005828 <_dtoa_r+0x728>
 800558c:	4b45      	ldr	r3, [pc, #276]	; (80056a4 <_dtoa_r+0x5a4>)
 800558e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005592:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005596:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800559a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800559c:	2b00      	cmp	r3, #0
 800559e:	f280 80db 	bge.w	8005758 <_dtoa_r+0x658>
 80055a2:	9b08      	ldr	r3, [sp, #32]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f300 80d7 	bgt.w	8005758 <_dtoa_r+0x658>
 80055aa:	f040 8272 	bne.w	8005a92 <_dtoa_r+0x992>
 80055ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055b2:	2200      	movs	r2, #0
 80055b4:	4b40      	ldr	r3, [pc, #256]	; (80056b8 <_dtoa_r+0x5b8>)
 80055b6:	f7fa ff8f 	bl	80004d8 <__aeabi_dmul>
 80055ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055be:	f7fb fa11 	bl	80009e4 <__aeabi_dcmpge>
 80055c2:	9c08      	ldr	r4, [sp, #32]
 80055c4:	4626      	mov	r6, r4
 80055c6:	2800      	cmp	r0, #0
 80055c8:	f040 8248 	bne.w	8005a5c <_dtoa_r+0x95c>
 80055cc:	2331      	movs	r3, #49	; 0x31
 80055ce:	9f03      	ldr	r7, [sp, #12]
 80055d0:	f10a 0a01 	add.w	sl, sl, #1
 80055d4:	f807 3b01 	strb.w	r3, [r7], #1
 80055d8:	e244      	b.n	8005a64 <_dtoa_r+0x964>
 80055da:	07e2      	lsls	r2, r4, #31
 80055dc:	d505      	bpl.n	80055ea <_dtoa_r+0x4ea>
 80055de:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055e2:	f7fa ff79 	bl	80004d8 <__aeabi_dmul>
 80055e6:	2301      	movs	r3, #1
 80055e8:	3701      	adds	r7, #1
 80055ea:	1064      	asrs	r4, r4, #1
 80055ec:	3608      	adds	r6, #8
 80055ee:	e76d      	b.n	80054cc <_dtoa_r+0x3cc>
 80055f0:	2702      	movs	r7, #2
 80055f2:	e770      	b.n	80054d6 <_dtoa_r+0x3d6>
 80055f4:	46d0      	mov	r8, sl
 80055f6:	9c08      	ldr	r4, [sp, #32]
 80055f8:	e78f      	b.n	800551a <_dtoa_r+0x41a>
 80055fa:	9903      	ldr	r1, [sp, #12]
 80055fc:	4b29      	ldr	r3, [pc, #164]	; (80056a4 <_dtoa_r+0x5a4>)
 80055fe:	4421      	add	r1, r4
 8005600:	9112      	str	r1, [sp, #72]	; 0x48
 8005602:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005604:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005608:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800560c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005610:	2900      	cmp	r1, #0
 8005612:	d055      	beq.n	80056c0 <_dtoa_r+0x5c0>
 8005614:	2000      	movs	r0, #0
 8005616:	4929      	ldr	r1, [pc, #164]	; (80056bc <_dtoa_r+0x5bc>)
 8005618:	f7fb f888 	bl	800072c <__aeabi_ddiv>
 800561c:	463b      	mov	r3, r7
 800561e:	4632      	mov	r2, r6
 8005620:	f7fa fda2 	bl	8000168 <__aeabi_dsub>
 8005624:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005628:	9f03      	ldr	r7, [sp, #12]
 800562a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800562e:	f7fb fa03 	bl	8000a38 <__aeabi_d2iz>
 8005632:	4604      	mov	r4, r0
 8005634:	f7fa fee6 	bl	8000404 <__aeabi_i2d>
 8005638:	4602      	mov	r2, r0
 800563a:	460b      	mov	r3, r1
 800563c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005640:	f7fa fd92 	bl	8000168 <__aeabi_dsub>
 8005644:	4602      	mov	r2, r0
 8005646:	460b      	mov	r3, r1
 8005648:	3430      	adds	r4, #48	; 0x30
 800564a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800564e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005652:	f807 4b01 	strb.w	r4, [r7], #1
 8005656:	f7fb f9b1 	bl	80009bc <__aeabi_dcmplt>
 800565a:	2800      	cmp	r0, #0
 800565c:	d174      	bne.n	8005748 <_dtoa_r+0x648>
 800565e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005662:	2000      	movs	r0, #0
 8005664:	4911      	ldr	r1, [pc, #68]	; (80056ac <_dtoa_r+0x5ac>)
 8005666:	f7fa fd7f 	bl	8000168 <__aeabi_dsub>
 800566a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800566e:	f7fb f9a5 	bl	80009bc <__aeabi_dcmplt>
 8005672:	2800      	cmp	r0, #0
 8005674:	f040 80b7 	bne.w	80057e6 <_dtoa_r+0x6e6>
 8005678:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800567a:	429f      	cmp	r7, r3
 800567c:	f43f af7a 	beq.w	8005574 <_dtoa_r+0x474>
 8005680:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005684:	2200      	movs	r2, #0
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <_dtoa_r+0x5b0>)
 8005688:	f7fa ff26 	bl	80004d8 <__aeabi_dmul>
 800568c:	2200      	movs	r2, #0
 800568e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005692:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005696:	4b06      	ldr	r3, [pc, #24]	; (80056b0 <_dtoa_r+0x5b0>)
 8005698:	f7fa ff1e 	bl	80004d8 <__aeabi_dmul>
 800569c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056a0:	e7c3      	b.n	800562a <_dtoa_r+0x52a>
 80056a2:	bf00      	nop
 80056a4:	08007660 	.word	0x08007660
 80056a8:	08007638 	.word	0x08007638
 80056ac:	3ff00000 	.word	0x3ff00000
 80056b0:	40240000 	.word	0x40240000
 80056b4:	401c0000 	.word	0x401c0000
 80056b8:	40140000 	.word	0x40140000
 80056bc:	3fe00000 	.word	0x3fe00000
 80056c0:	4630      	mov	r0, r6
 80056c2:	4639      	mov	r1, r7
 80056c4:	f7fa ff08 	bl	80004d8 <__aeabi_dmul>
 80056c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80056ce:	9c03      	ldr	r4, [sp, #12]
 80056d0:	9314      	str	r3, [sp, #80]	; 0x50
 80056d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056d6:	f7fb f9af 	bl	8000a38 <__aeabi_d2iz>
 80056da:	9015      	str	r0, [sp, #84]	; 0x54
 80056dc:	f7fa fe92 	bl	8000404 <__aeabi_i2d>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056e8:	f7fa fd3e 	bl	8000168 <__aeabi_dsub>
 80056ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056ee:	4606      	mov	r6, r0
 80056f0:	3330      	adds	r3, #48	; 0x30
 80056f2:	f804 3b01 	strb.w	r3, [r4], #1
 80056f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056f8:	460f      	mov	r7, r1
 80056fa:	429c      	cmp	r4, r3
 80056fc:	f04f 0200 	mov.w	r2, #0
 8005700:	d124      	bne.n	800574c <_dtoa_r+0x64c>
 8005702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005706:	4bb0      	ldr	r3, [pc, #704]	; (80059c8 <_dtoa_r+0x8c8>)
 8005708:	f7fa fd30 	bl	800016c <__adddf3>
 800570c:	4602      	mov	r2, r0
 800570e:	460b      	mov	r3, r1
 8005710:	4630      	mov	r0, r6
 8005712:	4639      	mov	r1, r7
 8005714:	f7fb f970 	bl	80009f8 <__aeabi_dcmpgt>
 8005718:	2800      	cmp	r0, #0
 800571a:	d163      	bne.n	80057e4 <_dtoa_r+0x6e4>
 800571c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005720:	2000      	movs	r0, #0
 8005722:	49a9      	ldr	r1, [pc, #676]	; (80059c8 <_dtoa_r+0x8c8>)
 8005724:	f7fa fd20 	bl	8000168 <__aeabi_dsub>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4630      	mov	r0, r6
 800572e:	4639      	mov	r1, r7
 8005730:	f7fb f944 	bl	80009bc <__aeabi_dcmplt>
 8005734:	2800      	cmp	r0, #0
 8005736:	f43f af1d 	beq.w	8005574 <_dtoa_r+0x474>
 800573a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800573c:	1e7b      	subs	r3, r7, #1
 800573e:	9314      	str	r3, [sp, #80]	; 0x50
 8005740:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005744:	2b30      	cmp	r3, #48	; 0x30
 8005746:	d0f8      	beq.n	800573a <_dtoa_r+0x63a>
 8005748:	46c2      	mov	sl, r8
 800574a:	e03b      	b.n	80057c4 <_dtoa_r+0x6c4>
 800574c:	4b9f      	ldr	r3, [pc, #636]	; (80059cc <_dtoa_r+0x8cc>)
 800574e:	f7fa fec3 	bl	80004d8 <__aeabi_dmul>
 8005752:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005756:	e7bc      	b.n	80056d2 <_dtoa_r+0x5d2>
 8005758:	9f03      	ldr	r7, [sp, #12]
 800575a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800575e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005762:	4640      	mov	r0, r8
 8005764:	4649      	mov	r1, r9
 8005766:	f7fa ffe1 	bl	800072c <__aeabi_ddiv>
 800576a:	f7fb f965 	bl	8000a38 <__aeabi_d2iz>
 800576e:	4604      	mov	r4, r0
 8005770:	f7fa fe48 	bl	8000404 <__aeabi_i2d>
 8005774:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005778:	f7fa feae 	bl	80004d8 <__aeabi_dmul>
 800577c:	4602      	mov	r2, r0
 800577e:	460b      	mov	r3, r1
 8005780:	4640      	mov	r0, r8
 8005782:	4649      	mov	r1, r9
 8005784:	f7fa fcf0 	bl	8000168 <__aeabi_dsub>
 8005788:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800578c:	f807 6b01 	strb.w	r6, [r7], #1
 8005790:	9e03      	ldr	r6, [sp, #12]
 8005792:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005796:	1bbe      	subs	r6, r7, r6
 8005798:	45b4      	cmp	ip, r6
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	d136      	bne.n	800580e <_dtoa_r+0x70e>
 80057a0:	f7fa fce4 	bl	800016c <__adddf3>
 80057a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057a8:	4680      	mov	r8, r0
 80057aa:	4689      	mov	r9, r1
 80057ac:	f7fb f924 	bl	80009f8 <__aeabi_dcmpgt>
 80057b0:	bb58      	cbnz	r0, 800580a <_dtoa_r+0x70a>
 80057b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057b6:	4640      	mov	r0, r8
 80057b8:	4649      	mov	r1, r9
 80057ba:	f7fb f8f5 	bl	80009a8 <__aeabi_dcmpeq>
 80057be:	b108      	cbz	r0, 80057c4 <_dtoa_r+0x6c4>
 80057c0:	07e1      	lsls	r1, r4, #31
 80057c2:	d422      	bmi.n	800580a <_dtoa_r+0x70a>
 80057c4:	4628      	mov	r0, r5
 80057c6:	4659      	mov	r1, fp
 80057c8:	f000 faf0 	bl	8005dac <_Bfree>
 80057cc:	2300      	movs	r3, #0
 80057ce:	703b      	strb	r3, [r7, #0]
 80057d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80057d2:	f10a 0001 	add.w	r0, sl, #1
 80057d6:	6018      	str	r0, [r3, #0]
 80057d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f43f acde 	beq.w	800519c <_dtoa_r+0x9c>
 80057e0:	601f      	str	r7, [r3, #0]
 80057e2:	e4db      	b.n	800519c <_dtoa_r+0x9c>
 80057e4:	4627      	mov	r7, r4
 80057e6:	463b      	mov	r3, r7
 80057e8:	461f      	mov	r7, r3
 80057ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057ee:	2a39      	cmp	r2, #57	; 0x39
 80057f0:	d107      	bne.n	8005802 <_dtoa_r+0x702>
 80057f2:	9a03      	ldr	r2, [sp, #12]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d1f7      	bne.n	80057e8 <_dtoa_r+0x6e8>
 80057f8:	2230      	movs	r2, #48	; 0x30
 80057fa:	9903      	ldr	r1, [sp, #12]
 80057fc:	f108 0801 	add.w	r8, r8, #1
 8005800:	700a      	strb	r2, [r1, #0]
 8005802:	781a      	ldrb	r2, [r3, #0]
 8005804:	3201      	adds	r2, #1
 8005806:	701a      	strb	r2, [r3, #0]
 8005808:	e79e      	b.n	8005748 <_dtoa_r+0x648>
 800580a:	46d0      	mov	r8, sl
 800580c:	e7eb      	b.n	80057e6 <_dtoa_r+0x6e6>
 800580e:	2200      	movs	r2, #0
 8005810:	4b6e      	ldr	r3, [pc, #440]	; (80059cc <_dtoa_r+0x8cc>)
 8005812:	f7fa fe61 	bl	80004d8 <__aeabi_dmul>
 8005816:	2200      	movs	r2, #0
 8005818:	2300      	movs	r3, #0
 800581a:	4680      	mov	r8, r0
 800581c:	4689      	mov	r9, r1
 800581e:	f7fb f8c3 	bl	80009a8 <__aeabi_dcmpeq>
 8005822:	2800      	cmp	r0, #0
 8005824:	d09b      	beq.n	800575e <_dtoa_r+0x65e>
 8005826:	e7cd      	b.n	80057c4 <_dtoa_r+0x6c4>
 8005828:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800582a:	2a00      	cmp	r2, #0
 800582c:	f000 80d0 	beq.w	80059d0 <_dtoa_r+0x8d0>
 8005830:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005832:	2a01      	cmp	r2, #1
 8005834:	f300 80ae 	bgt.w	8005994 <_dtoa_r+0x894>
 8005838:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800583a:	2a00      	cmp	r2, #0
 800583c:	f000 80a6 	beq.w	800598c <_dtoa_r+0x88c>
 8005840:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005844:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005846:	9f06      	ldr	r7, [sp, #24]
 8005848:	9a06      	ldr	r2, [sp, #24]
 800584a:	2101      	movs	r1, #1
 800584c:	441a      	add	r2, r3
 800584e:	9206      	str	r2, [sp, #24]
 8005850:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005852:	4628      	mov	r0, r5
 8005854:	441a      	add	r2, r3
 8005856:	9209      	str	r2, [sp, #36]	; 0x24
 8005858:	f000 fb5e 	bl	8005f18 <__i2b>
 800585c:	4606      	mov	r6, r0
 800585e:	2f00      	cmp	r7, #0
 8005860:	dd0c      	ble.n	800587c <_dtoa_r+0x77c>
 8005862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005864:	2b00      	cmp	r3, #0
 8005866:	dd09      	ble.n	800587c <_dtoa_r+0x77c>
 8005868:	42bb      	cmp	r3, r7
 800586a:	bfa8      	it	ge
 800586c:	463b      	movge	r3, r7
 800586e:	9a06      	ldr	r2, [sp, #24]
 8005870:	1aff      	subs	r7, r7, r3
 8005872:	1ad2      	subs	r2, r2, r3
 8005874:	9206      	str	r2, [sp, #24]
 8005876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	9309      	str	r3, [sp, #36]	; 0x24
 800587c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800587e:	b1f3      	cbz	r3, 80058be <_dtoa_r+0x7be>
 8005880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005882:	2b00      	cmp	r3, #0
 8005884:	f000 80a8 	beq.w	80059d8 <_dtoa_r+0x8d8>
 8005888:	2c00      	cmp	r4, #0
 800588a:	dd10      	ble.n	80058ae <_dtoa_r+0x7ae>
 800588c:	4631      	mov	r1, r6
 800588e:	4622      	mov	r2, r4
 8005890:	4628      	mov	r0, r5
 8005892:	f000 fbff 	bl	8006094 <__pow5mult>
 8005896:	465a      	mov	r2, fp
 8005898:	4601      	mov	r1, r0
 800589a:	4606      	mov	r6, r0
 800589c:	4628      	mov	r0, r5
 800589e:	f000 fb51 	bl	8005f44 <__multiply>
 80058a2:	4680      	mov	r8, r0
 80058a4:	4659      	mov	r1, fp
 80058a6:	4628      	mov	r0, r5
 80058a8:	f000 fa80 	bl	8005dac <_Bfree>
 80058ac:	46c3      	mov	fp, r8
 80058ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b0:	1b1a      	subs	r2, r3, r4
 80058b2:	d004      	beq.n	80058be <_dtoa_r+0x7be>
 80058b4:	4659      	mov	r1, fp
 80058b6:	4628      	mov	r0, r5
 80058b8:	f000 fbec 	bl	8006094 <__pow5mult>
 80058bc:	4683      	mov	fp, r0
 80058be:	2101      	movs	r1, #1
 80058c0:	4628      	mov	r0, r5
 80058c2:	f000 fb29 	bl	8005f18 <__i2b>
 80058c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058c8:	4604      	mov	r4, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f340 8086 	ble.w	80059dc <_dtoa_r+0x8dc>
 80058d0:	461a      	mov	r2, r3
 80058d2:	4601      	mov	r1, r0
 80058d4:	4628      	mov	r0, r5
 80058d6:	f000 fbdd 	bl	8006094 <__pow5mult>
 80058da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058dc:	4604      	mov	r4, r0
 80058de:	2b01      	cmp	r3, #1
 80058e0:	dd7f      	ble.n	80059e2 <_dtoa_r+0x8e2>
 80058e2:	f04f 0800 	mov.w	r8, #0
 80058e6:	6923      	ldr	r3, [r4, #16]
 80058e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80058ec:	6918      	ldr	r0, [r3, #16]
 80058ee:	f000 fac5 	bl	8005e7c <__hi0bits>
 80058f2:	f1c0 0020 	rsb	r0, r0, #32
 80058f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058f8:	4418      	add	r0, r3
 80058fa:	f010 001f 	ands.w	r0, r0, #31
 80058fe:	f000 8092 	beq.w	8005a26 <_dtoa_r+0x926>
 8005902:	f1c0 0320 	rsb	r3, r0, #32
 8005906:	2b04      	cmp	r3, #4
 8005908:	f340 808a 	ble.w	8005a20 <_dtoa_r+0x920>
 800590c:	f1c0 001c 	rsb	r0, r0, #28
 8005910:	9b06      	ldr	r3, [sp, #24]
 8005912:	4407      	add	r7, r0
 8005914:	4403      	add	r3, r0
 8005916:	9306      	str	r3, [sp, #24]
 8005918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800591a:	4403      	add	r3, r0
 800591c:	9309      	str	r3, [sp, #36]	; 0x24
 800591e:	9b06      	ldr	r3, [sp, #24]
 8005920:	2b00      	cmp	r3, #0
 8005922:	dd05      	ble.n	8005930 <_dtoa_r+0x830>
 8005924:	4659      	mov	r1, fp
 8005926:	461a      	mov	r2, r3
 8005928:	4628      	mov	r0, r5
 800592a:	f000 fc0d 	bl	8006148 <__lshift>
 800592e:	4683      	mov	fp, r0
 8005930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005932:	2b00      	cmp	r3, #0
 8005934:	dd05      	ble.n	8005942 <_dtoa_r+0x842>
 8005936:	4621      	mov	r1, r4
 8005938:	461a      	mov	r2, r3
 800593a:	4628      	mov	r0, r5
 800593c:	f000 fc04 	bl	8006148 <__lshift>
 8005940:	4604      	mov	r4, r0
 8005942:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005944:	2b00      	cmp	r3, #0
 8005946:	d070      	beq.n	8005a2a <_dtoa_r+0x92a>
 8005948:	4621      	mov	r1, r4
 800594a:	4658      	mov	r0, fp
 800594c:	f000 fc6c 	bl	8006228 <__mcmp>
 8005950:	2800      	cmp	r0, #0
 8005952:	da6a      	bge.n	8005a2a <_dtoa_r+0x92a>
 8005954:	2300      	movs	r3, #0
 8005956:	4659      	mov	r1, fp
 8005958:	220a      	movs	r2, #10
 800595a:	4628      	mov	r0, r5
 800595c:	f000 fa48 	bl	8005df0 <__multadd>
 8005960:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005962:	4683      	mov	fp, r0
 8005964:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 8194 	beq.w	8005c96 <_dtoa_r+0xb96>
 800596e:	4631      	mov	r1, r6
 8005970:	2300      	movs	r3, #0
 8005972:	220a      	movs	r2, #10
 8005974:	4628      	mov	r0, r5
 8005976:	f000 fa3b 	bl	8005df0 <__multadd>
 800597a:	f1b9 0f00 	cmp.w	r9, #0
 800597e:	4606      	mov	r6, r0
 8005980:	f300 8093 	bgt.w	8005aaa <_dtoa_r+0x9aa>
 8005984:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005986:	2b02      	cmp	r3, #2
 8005988:	dc57      	bgt.n	8005a3a <_dtoa_r+0x93a>
 800598a:	e08e      	b.n	8005aaa <_dtoa_r+0x9aa>
 800598c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800598e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005992:	e757      	b.n	8005844 <_dtoa_r+0x744>
 8005994:	9b08      	ldr	r3, [sp, #32]
 8005996:	1e5c      	subs	r4, r3, #1
 8005998:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800599a:	42a3      	cmp	r3, r4
 800599c:	bfb7      	itett	lt
 800599e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80059a0:	1b1c      	subge	r4, r3, r4
 80059a2:	1ae2      	sublt	r2, r4, r3
 80059a4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80059a6:	bfbe      	ittt	lt
 80059a8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80059aa:	189b      	addlt	r3, r3, r2
 80059ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80059ae:	9b08      	ldr	r3, [sp, #32]
 80059b0:	bfb8      	it	lt
 80059b2:	2400      	movlt	r4, #0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	bfbb      	ittet	lt
 80059b8:	9b06      	ldrlt	r3, [sp, #24]
 80059ba:	9a08      	ldrlt	r2, [sp, #32]
 80059bc:	9f06      	ldrge	r7, [sp, #24]
 80059be:	1a9f      	sublt	r7, r3, r2
 80059c0:	bfac      	ite	ge
 80059c2:	9b08      	ldrge	r3, [sp, #32]
 80059c4:	2300      	movlt	r3, #0
 80059c6:	e73f      	b.n	8005848 <_dtoa_r+0x748>
 80059c8:	3fe00000 	.word	0x3fe00000
 80059cc:	40240000 	.word	0x40240000
 80059d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80059d2:	9f06      	ldr	r7, [sp, #24]
 80059d4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80059d6:	e742      	b.n	800585e <_dtoa_r+0x75e>
 80059d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059da:	e76b      	b.n	80058b4 <_dtoa_r+0x7b4>
 80059dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059de:	2b01      	cmp	r3, #1
 80059e0:	dc19      	bgt.n	8005a16 <_dtoa_r+0x916>
 80059e2:	9b04      	ldr	r3, [sp, #16]
 80059e4:	b9bb      	cbnz	r3, 8005a16 <_dtoa_r+0x916>
 80059e6:	9b05      	ldr	r3, [sp, #20]
 80059e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059ec:	b99b      	cbnz	r3, 8005a16 <_dtoa_r+0x916>
 80059ee:	9b05      	ldr	r3, [sp, #20]
 80059f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059f4:	0d1b      	lsrs	r3, r3, #20
 80059f6:	051b      	lsls	r3, r3, #20
 80059f8:	b183      	cbz	r3, 8005a1c <_dtoa_r+0x91c>
 80059fa:	f04f 0801 	mov.w	r8, #1
 80059fe:	9b06      	ldr	r3, [sp, #24]
 8005a00:	3301      	adds	r3, #1
 8005a02:	9306      	str	r3, [sp, #24]
 8005a04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a06:	3301      	adds	r3, #1
 8005a08:	9309      	str	r3, [sp, #36]	; 0x24
 8005a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f47f af6a 	bne.w	80058e6 <_dtoa_r+0x7e6>
 8005a12:	2001      	movs	r0, #1
 8005a14:	e76f      	b.n	80058f6 <_dtoa_r+0x7f6>
 8005a16:	f04f 0800 	mov.w	r8, #0
 8005a1a:	e7f6      	b.n	8005a0a <_dtoa_r+0x90a>
 8005a1c:	4698      	mov	r8, r3
 8005a1e:	e7f4      	b.n	8005a0a <_dtoa_r+0x90a>
 8005a20:	f43f af7d 	beq.w	800591e <_dtoa_r+0x81e>
 8005a24:	4618      	mov	r0, r3
 8005a26:	301c      	adds	r0, #28
 8005a28:	e772      	b.n	8005910 <_dtoa_r+0x810>
 8005a2a:	9b08      	ldr	r3, [sp, #32]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	dc36      	bgt.n	8005a9e <_dtoa_r+0x99e>
 8005a30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	dd33      	ble.n	8005a9e <_dtoa_r+0x99e>
 8005a36:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a3a:	f1b9 0f00 	cmp.w	r9, #0
 8005a3e:	d10d      	bne.n	8005a5c <_dtoa_r+0x95c>
 8005a40:	4621      	mov	r1, r4
 8005a42:	464b      	mov	r3, r9
 8005a44:	2205      	movs	r2, #5
 8005a46:	4628      	mov	r0, r5
 8005a48:	f000 f9d2 	bl	8005df0 <__multadd>
 8005a4c:	4601      	mov	r1, r0
 8005a4e:	4604      	mov	r4, r0
 8005a50:	4658      	mov	r0, fp
 8005a52:	f000 fbe9 	bl	8006228 <__mcmp>
 8005a56:	2800      	cmp	r0, #0
 8005a58:	f73f adb8 	bgt.w	80055cc <_dtoa_r+0x4cc>
 8005a5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a5e:	9f03      	ldr	r7, [sp, #12]
 8005a60:	ea6f 0a03 	mvn.w	sl, r3
 8005a64:	f04f 0800 	mov.w	r8, #0
 8005a68:	4621      	mov	r1, r4
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	f000 f99e 	bl	8005dac <_Bfree>
 8005a70:	2e00      	cmp	r6, #0
 8005a72:	f43f aea7 	beq.w	80057c4 <_dtoa_r+0x6c4>
 8005a76:	f1b8 0f00 	cmp.w	r8, #0
 8005a7a:	d005      	beq.n	8005a88 <_dtoa_r+0x988>
 8005a7c:	45b0      	cmp	r8, r6
 8005a7e:	d003      	beq.n	8005a88 <_dtoa_r+0x988>
 8005a80:	4641      	mov	r1, r8
 8005a82:	4628      	mov	r0, r5
 8005a84:	f000 f992 	bl	8005dac <_Bfree>
 8005a88:	4631      	mov	r1, r6
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	f000 f98e 	bl	8005dac <_Bfree>
 8005a90:	e698      	b.n	80057c4 <_dtoa_r+0x6c4>
 8005a92:	2400      	movs	r4, #0
 8005a94:	4626      	mov	r6, r4
 8005a96:	e7e1      	b.n	8005a5c <_dtoa_r+0x95c>
 8005a98:	46c2      	mov	sl, r8
 8005a9a:	4626      	mov	r6, r4
 8005a9c:	e596      	b.n	80055cc <_dtoa_r+0x4cc>
 8005a9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005aa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 80fd 	beq.w	8005ca4 <_dtoa_r+0xba4>
 8005aaa:	2f00      	cmp	r7, #0
 8005aac:	dd05      	ble.n	8005aba <_dtoa_r+0x9ba>
 8005aae:	4631      	mov	r1, r6
 8005ab0:	463a      	mov	r2, r7
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	f000 fb48 	bl	8006148 <__lshift>
 8005ab8:	4606      	mov	r6, r0
 8005aba:	f1b8 0f00 	cmp.w	r8, #0
 8005abe:	d05c      	beq.n	8005b7a <_dtoa_r+0xa7a>
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	6871      	ldr	r1, [r6, #4]
 8005ac4:	f000 f932 	bl	8005d2c <_Balloc>
 8005ac8:	4607      	mov	r7, r0
 8005aca:	b928      	cbnz	r0, 8005ad8 <_dtoa_r+0x9d8>
 8005acc:	4602      	mov	r2, r0
 8005ace:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005ad2:	4b7f      	ldr	r3, [pc, #508]	; (8005cd0 <_dtoa_r+0xbd0>)
 8005ad4:	f7ff bb28 	b.w	8005128 <_dtoa_r+0x28>
 8005ad8:	6932      	ldr	r2, [r6, #16]
 8005ada:	f106 010c 	add.w	r1, r6, #12
 8005ade:	3202      	adds	r2, #2
 8005ae0:	0092      	lsls	r2, r2, #2
 8005ae2:	300c      	adds	r0, #12
 8005ae4:	f000 f914 	bl	8005d10 <memcpy>
 8005ae8:	2201      	movs	r2, #1
 8005aea:	4639      	mov	r1, r7
 8005aec:	4628      	mov	r0, r5
 8005aee:	f000 fb2b 	bl	8006148 <__lshift>
 8005af2:	46b0      	mov	r8, r6
 8005af4:	4606      	mov	r6, r0
 8005af6:	9b03      	ldr	r3, [sp, #12]
 8005af8:	3301      	adds	r3, #1
 8005afa:	9308      	str	r3, [sp, #32]
 8005afc:	9b03      	ldr	r3, [sp, #12]
 8005afe:	444b      	add	r3, r9
 8005b00:	930a      	str	r3, [sp, #40]	; 0x28
 8005b02:	9b04      	ldr	r3, [sp, #16]
 8005b04:	f003 0301 	and.w	r3, r3, #1
 8005b08:	9309      	str	r3, [sp, #36]	; 0x24
 8005b0a:	9b08      	ldr	r3, [sp, #32]
 8005b0c:	4621      	mov	r1, r4
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	4658      	mov	r0, fp
 8005b12:	9304      	str	r3, [sp, #16]
 8005b14:	f7ff fa68 	bl	8004fe8 <quorem>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	4641      	mov	r1, r8
 8005b1c:	3330      	adds	r3, #48	; 0x30
 8005b1e:	9006      	str	r0, [sp, #24]
 8005b20:	4658      	mov	r0, fp
 8005b22:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b24:	f000 fb80 	bl	8006228 <__mcmp>
 8005b28:	4632      	mov	r2, r6
 8005b2a:	4681      	mov	r9, r0
 8005b2c:	4621      	mov	r1, r4
 8005b2e:	4628      	mov	r0, r5
 8005b30:	f000 fb96 	bl	8006260 <__mdiff>
 8005b34:	68c2      	ldr	r2, [r0, #12]
 8005b36:	4607      	mov	r7, r0
 8005b38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b3a:	bb02      	cbnz	r2, 8005b7e <_dtoa_r+0xa7e>
 8005b3c:	4601      	mov	r1, r0
 8005b3e:	4658      	mov	r0, fp
 8005b40:	f000 fb72 	bl	8006228 <__mcmp>
 8005b44:	4602      	mov	r2, r0
 8005b46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b48:	4639      	mov	r1, r7
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005b50:	f000 f92c 	bl	8005dac <_Bfree>
 8005b54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b58:	9f08      	ldr	r7, [sp, #32]
 8005b5a:	ea43 0102 	orr.w	r1, r3, r2
 8005b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b60:	430b      	orrs	r3, r1
 8005b62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b64:	d10d      	bne.n	8005b82 <_dtoa_r+0xa82>
 8005b66:	2b39      	cmp	r3, #57	; 0x39
 8005b68:	d029      	beq.n	8005bbe <_dtoa_r+0xabe>
 8005b6a:	f1b9 0f00 	cmp.w	r9, #0
 8005b6e:	dd01      	ble.n	8005b74 <_dtoa_r+0xa74>
 8005b70:	9b06      	ldr	r3, [sp, #24]
 8005b72:	3331      	adds	r3, #49	; 0x31
 8005b74:	9a04      	ldr	r2, [sp, #16]
 8005b76:	7013      	strb	r3, [r2, #0]
 8005b78:	e776      	b.n	8005a68 <_dtoa_r+0x968>
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	e7b9      	b.n	8005af2 <_dtoa_r+0x9f2>
 8005b7e:	2201      	movs	r2, #1
 8005b80:	e7e2      	b.n	8005b48 <_dtoa_r+0xa48>
 8005b82:	f1b9 0f00 	cmp.w	r9, #0
 8005b86:	db06      	blt.n	8005b96 <_dtoa_r+0xa96>
 8005b88:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005b8a:	ea41 0909 	orr.w	r9, r1, r9
 8005b8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b90:	ea59 0101 	orrs.w	r1, r9, r1
 8005b94:	d120      	bne.n	8005bd8 <_dtoa_r+0xad8>
 8005b96:	2a00      	cmp	r2, #0
 8005b98:	ddec      	ble.n	8005b74 <_dtoa_r+0xa74>
 8005b9a:	4659      	mov	r1, fp
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	9308      	str	r3, [sp, #32]
 8005ba2:	f000 fad1 	bl	8006148 <__lshift>
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	4683      	mov	fp, r0
 8005baa:	f000 fb3d 	bl	8006228 <__mcmp>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	9b08      	ldr	r3, [sp, #32]
 8005bb2:	dc02      	bgt.n	8005bba <_dtoa_r+0xaba>
 8005bb4:	d1de      	bne.n	8005b74 <_dtoa_r+0xa74>
 8005bb6:	07da      	lsls	r2, r3, #31
 8005bb8:	d5dc      	bpl.n	8005b74 <_dtoa_r+0xa74>
 8005bba:	2b39      	cmp	r3, #57	; 0x39
 8005bbc:	d1d8      	bne.n	8005b70 <_dtoa_r+0xa70>
 8005bbe:	2339      	movs	r3, #57	; 0x39
 8005bc0:	9a04      	ldr	r2, [sp, #16]
 8005bc2:	7013      	strb	r3, [r2, #0]
 8005bc4:	463b      	mov	r3, r7
 8005bc6:	461f      	mov	r7, r3
 8005bc8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	2a39      	cmp	r2, #57	; 0x39
 8005bd0:	d050      	beq.n	8005c74 <_dtoa_r+0xb74>
 8005bd2:	3201      	adds	r2, #1
 8005bd4:	701a      	strb	r2, [r3, #0]
 8005bd6:	e747      	b.n	8005a68 <_dtoa_r+0x968>
 8005bd8:	2a00      	cmp	r2, #0
 8005bda:	dd03      	ble.n	8005be4 <_dtoa_r+0xae4>
 8005bdc:	2b39      	cmp	r3, #57	; 0x39
 8005bde:	d0ee      	beq.n	8005bbe <_dtoa_r+0xabe>
 8005be0:	3301      	adds	r3, #1
 8005be2:	e7c7      	b.n	8005b74 <_dtoa_r+0xa74>
 8005be4:	9a08      	ldr	r2, [sp, #32]
 8005be6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005be8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005bec:	428a      	cmp	r2, r1
 8005bee:	d02a      	beq.n	8005c46 <_dtoa_r+0xb46>
 8005bf0:	4659      	mov	r1, fp
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	220a      	movs	r2, #10
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	f000 f8fa 	bl	8005df0 <__multadd>
 8005bfc:	45b0      	cmp	r8, r6
 8005bfe:	4683      	mov	fp, r0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	f04f 020a 	mov.w	r2, #10
 8005c08:	4641      	mov	r1, r8
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	d107      	bne.n	8005c1e <_dtoa_r+0xb1e>
 8005c0e:	f000 f8ef 	bl	8005df0 <__multadd>
 8005c12:	4680      	mov	r8, r0
 8005c14:	4606      	mov	r6, r0
 8005c16:	9b08      	ldr	r3, [sp, #32]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	9308      	str	r3, [sp, #32]
 8005c1c:	e775      	b.n	8005b0a <_dtoa_r+0xa0a>
 8005c1e:	f000 f8e7 	bl	8005df0 <__multadd>
 8005c22:	4631      	mov	r1, r6
 8005c24:	4680      	mov	r8, r0
 8005c26:	2300      	movs	r3, #0
 8005c28:	220a      	movs	r2, #10
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	f000 f8e0 	bl	8005df0 <__multadd>
 8005c30:	4606      	mov	r6, r0
 8005c32:	e7f0      	b.n	8005c16 <_dtoa_r+0xb16>
 8005c34:	f1b9 0f00 	cmp.w	r9, #0
 8005c38:	bfcc      	ite	gt
 8005c3a:	464f      	movgt	r7, r9
 8005c3c:	2701      	movle	r7, #1
 8005c3e:	f04f 0800 	mov.w	r8, #0
 8005c42:	9a03      	ldr	r2, [sp, #12]
 8005c44:	4417      	add	r7, r2
 8005c46:	4659      	mov	r1, fp
 8005c48:	2201      	movs	r2, #1
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	9308      	str	r3, [sp, #32]
 8005c4e:	f000 fa7b 	bl	8006148 <__lshift>
 8005c52:	4621      	mov	r1, r4
 8005c54:	4683      	mov	fp, r0
 8005c56:	f000 fae7 	bl	8006228 <__mcmp>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	dcb2      	bgt.n	8005bc4 <_dtoa_r+0xac4>
 8005c5e:	d102      	bne.n	8005c66 <_dtoa_r+0xb66>
 8005c60:	9b08      	ldr	r3, [sp, #32]
 8005c62:	07db      	lsls	r3, r3, #31
 8005c64:	d4ae      	bmi.n	8005bc4 <_dtoa_r+0xac4>
 8005c66:	463b      	mov	r3, r7
 8005c68:	461f      	mov	r7, r3
 8005c6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c6e:	2a30      	cmp	r2, #48	; 0x30
 8005c70:	d0fa      	beq.n	8005c68 <_dtoa_r+0xb68>
 8005c72:	e6f9      	b.n	8005a68 <_dtoa_r+0x968>
 8005c74:	9a03      	ldr	r2, [sp, #12]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d1a5      	bne.n	8005bc6 <_dtoa_r+0xac6>
 8005c7a:	2331      	movs	r3, #49	; 0x31
 8005c7c:	f10a 0a01 	add.w	sl, sl, #1
 8005c80:	e779      	b.n	8005b76 <_dtoa_r+0xa76>
 8005c82:	4b14      	ldr	r3, [pc, #80]	; (8005cd4 <_dtoa_r+0xbd4>)
 8005c84:	f7ff baa8 	b.w	80051d8 <_dtoa_r+0xd8>
 8005c88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f47f aa81 	bne.w	8005192 <_dtoa_r+0x92>
 8005c90:	4b11      	ldr	r3, [pc, #68]	; (8005cd8 <_dtoa_r+0xbd8>)
 8005c92:	f7ff baa1 	b.w	80051d8 <_dtoa_r+0xd8>
 8005c96:	f1b9 0f00 	cmp.w	r9, #0
 8005c9a:	dc03      	bgt.n	8005ca4 <_dtoa_r+0xba4>
 8005c9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	f73f aecb 	bgt.w	8005a3a <_dtoa_r+0x93a>
 8005ca4:	9f03      	ldr	r7, [sp, #12]
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	4658      	mov	r0, fp
 8005caa:	f7ff f99d 	bl	8004fe8 <quorem>
 8005cae:	9a03      	ldr	r2, [sp, #12]
 8005cb0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005cb4:	f807 3b01 	strb.w	r3, [r7], #1
 8005cb8:	1aba      	subs	r2, r7, r2
 8005cba:	4591      	cmp	r9, r2
 8005cbc:	ddba      	ble.n	8005c34 <_dtoa_r+0xb34>
 8005cbe:	4659      	mov	r1, fp
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	220a      	movs	r2, #10
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	f000 f893 	bl	8005df0 <__multadd>
 8005cca:	4683      	mov	fp, r0
 8005ccc:	e7eb      	b.n	8005ca6 <_dtoa_r+0xba6>
 8005cce:	bf00      	nop
 8005cd0:	080075cb 	.word	0x080075cb
 8005cd4:	08007528 	.word	0x08007528
 8005cd8:	0800754c 	.word	0x0800754c

08005cdc <_localeconv_r>:
 8005cdc:	4800      	ldr	r0, [pc, #0]	; (8005ce0 <_localeconv_r+0x4>)
 8005cde:	4770      	bx	lr
 8005ce0:	20000180 	.word	0x20000180

08005ce4 <malloc>:
 8005ce4:	4b02      	ldr	r3, [pc, #8]	; (8005cf0 <malloc+0xc>)
 8005ce6:	4601      	mov	r1, r0
 8005ce8:	6818      	ldr	r0, [r3, #0]
 8005cea:	f000 bc1d 	b.w	8006528 <_malloc_r>
 8005cee:	bf00      	nop
 8005cf0:	2000002c 	.word	0x2000002c

08005cf4 <memchr>:
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	b510      	push	{r4, lr}
 8005cf8:	b2c9      	uxtb	r1, r1
 8005cfa:	4402      	add	r2, r0
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	d101      	bne.n	8005d06 <memchr+0x12>
 8005d02:	2000      	movs	r0, #0
 8005d04:	e003      	b.n	8005d0e <memchr+0x1a>
 8005d06:	7804      	ldrb	r4, [r0, #0]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	428c      	cmp	r4, r1
 8005d0c:	d1f6      	bne.n	8005cfc <memchr+0x8>
 8005d0e:	bd10      	pop	{r4, pc}

08005d10 <memcpy>:
 8005d10:	440a      	add	r2, r1
 8005d12:	4291      	cmp	r1, r2
 8005d14:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d18:	d100      	bne.n	8005d1c <memcpy+0xc>
 8005d1a:	4770      	bx	lr
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d22:	4291      	cmp	r1, r2
 8005d24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d28:	d1f9      	bne.n	8005d1e <memcpy+0xe>
 8005d2a:	bd10      	pop	{r4, pc}

08005d2c <_Balloc>:
 8005d2c:	b570      	push	{r4, r5, r6, lr}
 8005d2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d30:	4604      	mov	r4, r0
 8005d32:	460d      	mov	r5, r1
 8005d34:	b976      	cbnz	r6, 8005d54 <_Balloc+0x28>
 8005d36:	2010      	movs	r0, #16
 8005d38:	f7ff ffd4 	bl	8005ce4 <malloc>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	6260      	str	r0, [r4, #36]	; 0x24
 8005d40:	b920      	cbnz	r0, 8005d4c <_Balloc+0x20>
 8005d42:	2166      	movs	r1, #102	; 0x66
 8005d44:	4b17      	ldr	r3, [pc, #92]	; (8005da4 <_Balloc+0x78>)
 8005d46:	4818      	ldr	r0, [pc, #96]	; (8005da8 <_Balloc+0x7c>)
 8005d48:	f000 fdce 	bl	80068e8 <__assert_func>
 8005d4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d50:	6006      	str	r6, [r0, #0]
 8005d52:	60c6      	str	r6, [r0, #12]
 8005d54:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d56:	68f3      	ldr	r3, [r6, #12]
 8005d58:	b183      	cbz	r3, 8005d7c <_Balloc+0x50>
 8005d5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d62:	b9b8      	cbnz	r0, 8005d94 <_Balloc+0x68>
 8005d64:	2101      	movs	r1, #1
 8005d66:	fa01 f605 	lsl.w	r6, r1, r5
 8005d6a:	1d72      	adds	r2, r6, #5
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	0092      	lsls	r2, r2, #2
 8005d70:	f000 fb5e 	bl	8006430 <_calloc_r>
 8005d74:	b160      	cbz	r0, 8005d90 <_Balloc+0x64>
 8005d76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d7a:	e00e      	b.n	8005d9a <_Balloc+0x6e>
 8005d7c:	2221      	movs	r2, #33	; 0x21
 8005d7e:	2104      	movs	r1, #4
 8005d80:	4620      	mov	r0, r4
 8005d82:	f000 fb55 	bl	8006430 <_calloc_r>
 8005d86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d88:	60f0      	str	r0, [r6, #12]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1e4      	bne.n	8005d5a <_Balloc+0x2e>
 8005d90:	2000      	movs	r0, #0
 8005d92:	bd70      	pop	{r4, r5, r6, pc}
 8005d94:	6802      	ldr	r2, [r0, #0]
 8005d96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005da0:	e7f7      	b.n	8005d92 <_Balloc+0x66>
 8005da2:	bf00      	nop
 8005da4:	08007559 	.word	0x08007559
 8005da8:	080075dc 	.word	0x080075dc

08005dac <_Bfree>:
 8005dac:	b570      	push	{r4, r5, r6, lr}
 8005dae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005db0:	4605      	mov	r5, r0
 8005db2:	460c      	mov	r4, r1
 8005db4:	b976      	cbnz	r6, 8005dd4 <_Bfree+0x28>
 8005db6:	2010      	movs	r0, #16
 8005db8:	f7ff ff94 	bl	8005ce4 <malloc>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	6268      	str	r0, [r5, #36]	; 0x24
 8005dc0:	b920      	cbnz	r0, 8005dcc <_Bfree+0x20>
 8005dc2:	218a      	movs	r1, #138	; 0x8a
 8005dc4:	4b08      	ldr	r3, [pc, #32]	; (8005de8 <_Bfree+0x3c>)
 8005dc6:	4809      	ldr	r0, [pc, #36]	; (8005dec <_Bfree+0x40>)
 8005dc8:	f000 fd8e 	bl	80068e8 <__assert_func>
 8005dcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005dd0:	6006      	str	r6, [r0, #0]
 8005dd2:	60c6      	str	r6, [r0, #12]
 8005dd4:	b13c      	cbz	r4, 8005de6 <_Bfree+0x3a>
 8005dd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005dd8:	6862      	ldr	r2, [r4, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005de0:	6021      	str	r1, [r4, #0]
 8005de2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005de6:	bd70      	pop	{r4, r5, r6, pc}
 8005de8:	08007559 	.word	0x08007559
 8005dec:	080075dc 	.word	0x080075dc

08005df0 <__multadd>:
 8005df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005df4:	4607      	mov	r7, r0
 8005df6:	460c      	mov	r4, r1
 8005df8:	461e      	mov	r6, r3
 8005dfa:	2000      	movs	r0, #0
 8005dfc:	690d      	ldr	r5, [r1, #16]
 8005dfe:	f101 0c14 	add.w	ip, r1, #20
 8005e02:	f8dc 3000 	ldr.w	r3, [ip]
 8005e06:	3001      	adds	r0, #1
 8005e08:	b299      	uxth	r1, r3
 8005e0a:	fb02 6101 	mla	r1, r2, r1, r6
 8005e0e:	0c1e      	lsrs	r6, r3, #16
 8005e10:	0c0b      	lsrs	r3, r1, #16
 8005e12:	fb02 3306 	mla	r3, r2, r6, r3
 8005e16:	b289      	uxth	r1, r1
 8005e18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e1c:	4285      	cmp	r5, r0
 8005e1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e22:	f84c 1b04 	str.w	r1, [ip], #4
 8005e26:	dcec      	bgt.n	8005e02 <__multadd+0x12>
 8005e28:	b30e      	cbz	r6, 8005e6e <__multadd+0x7e>
 8005e2a:	68a3      	ldr	r3, [r4, #8]
 8005e2c:	42ab      	cmp	r3, r5
 8005e2e:	dc19      	bgt.n	8005e64 <__multadd+0x74>
 8005e30:	6861      	ldr	r1, [r4, #4]
 8005e32:	4638      	mov	r0, r7
 8005e34:	3101      	adds	r1, #1
 8005e36:	f7ff ff79 	bl	8005d2c <_Balloc>
 8005e3a:	4680      	mov	r8, r0
 8005e3c:	b928      	cbnz	r0, 8005e4a <__multadd+0x5a>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	21b5      	movs	r1, #181	; 0xb5
 8005e42:	4b0c      	ldr	r3, [pc, #48]	; (8005e74 <__multadd+0x84>)
 8005e44:	480c      	ldr	r0, [pc, #48]	; (8005e78 <__multadd+0x88>)
 8005e46:	f000 fd4f 	bl	80068e8 <__assert_func>
 8005e4a:	6922      	ldr	r2, [r4, #16]
 8005e4c:	f104 010c 	add.w	r1, r4, #12
 8005e50:	3202      	adds	r2, #2
 8005e52:	0092      	lsls	r2, r2, #2
 8005e54:	300c      	adds	r0, #12
 8005e56:	f7ff ff5b 	bl	8005d10 <memcpy>
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	f7ff ffa5 	bl	8005dac <_Bfree>
 8005e62:	4644      	mov	r4, r8
 8005e64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e68:	3501      	adds	r5, #1
 8005e6a:	615e      	str	r6, [r3, #20]
 8005e6c:	6125      	str	r5, [r4, #16]
 8005e6e:	4620      	mov	r0, r4
 8005e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e74:	080075cb 	.word	0x080075cb
 8005e78:	080075dc 	.word	0x080075dc

08005e7c <__hi0bits>:
 8005e7c:	0c02      	lsrs	r2, r0, #16
 8005e7e:	0412      	lsls	r2, r2, #16
 8005e80:	4603      	mov	r3, r0
 8005e82:	b9ca      	cbnz	r2, 8005eb8 <__hi0bits+0x3c>
 8005e84:	0403      	lsls	r3, r0, #16
 8005e86:	2010      	movs	r0, #16
 8005e88:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005e8c:	bf04      	itt	eq
 8005e8e:	021b      	lsleq	r3, r3, #8
 8005e90:	3008      	addeq	r0, #8
 8005e92:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005e96:	bf04      	itt	eq
 8005e98:	011b      	lsleq	r3, r3, #4
 8005e9a:	3004      	addeq	r0, #4
 8005e9c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ea0:	bf04      	itt	eq
 8005ea2:	009b      	lsleq	r3, r3, #2
 8005ea4:	3002      	addeq	r0, #2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	db05      	blt.n	8005eb6 <__hi0bits+0x3a>
 8005eaa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005eae:	f100 0001 	add.w	r0, r0, #1
 8005eb2:	bf08      	it	eq
 8005eb4:	2020      	moveq	r0, #32
 8005eb6:	4770      	bx	lr
 8005eb8:	2000      	movs	r0, #0
 8005eba:	e7e5      	b.n	8005e88 <__hi0bits+0xc>

08005ebc <__lo0bits>:
 8005ebc:	6803      	ldr	r3, [r0, #0]
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	f013 0007 	ands.w	r0, r3, #7
 8005ec4:	d00b      	beq.n	8005ede <__lo0bits+0x22>
 8005ec6:	07d9      	lsls	r1, r3, #31
 8005ec8:	d421      	bmi.n	8005f0e <__lo0bits+0x52>
 8005eca:	0798      	lsls	r0, r3, #30
 8005ecc:	bf49      	itett	mi
 8005ece:	085b      	lsrmi	r3, r3, #1
 8005ed0:	089b      	lsrpl	r3, r3, #2
 8005ed2:	2001      	movmi	r0, #1
 8005ed4:	6013      	strmi	r3, [r2, #0]
 8005ed6:	bf5c      	itt	pl
 8005ed8:	2002      	movpl	r0, #2
 8005eda:	6013      	strpl	r3, [r2, #0]
 8005edc:	4770      	bx	lr
 8005ede:	b299      	uxth	r1, r3
 8005ee0:	b909      	cbnz	r1, 8005ee6 <__lo0bits+0x2a>
 8005ee2:	2010      	movs	r0, #16
 8005ee4:	0c1b      	lsrs	r3, r3, #16
 8005ee6:	b2d9      	uxtb	r1, r3
 8005ee8:	b909      	cbnz	r1, 8005eee <__lo0bits+0x32>
 8005eea:	3008      	adds	r0, #8
 8005eec:	0a1b      	lsrs	r3, r3, #8
 8005eee:	0719      	lsls	r1, r3, #28
 8005ef0:	bf04      	itt	eq
 8005ef2:	091b      	lsreq	r3, r3, #4
 8005ef4:	3004      	addeq	r0, #4
 8005ef6:	0799      	lsls	r1, r3, #30
 8005ef8:	bf04      	itt	eq
 8005efa:	089b      	lsreq	r3, r3, #2
 8005efc:	3002      	addeq	r0, #2
 8005efe:	07d9      	lsls	r1, r3, #31
 8005f00:	d403      	bmi.n	8005f0a <__lo0bits+0x4e>
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	f100 0001 	add.w	r0, r0, #1
 8005f08:	d003      	beq.n	8005f12 <__lo0bits+0x56>
 8005f0a:	6013      	str	r3, [r2, #0]
 8005f0c:	4770      	bx	lr
 8005f0e:	2000      	movs	r0, #0
 8005f10:	4770      	bx	lr
 8005f12:	2020      	movs	r0, #32
 8005f14:	4770      	bx	lr
	...

08005f18 <__i2b>:
 8005f18:	b510      	push	{r4, lr}
 8005f1a:	460c      	mov	r4, r1
 8005f1c:	2101      	movs	r1, #1
 8005f1e:	f7ff ff05 	bl	8005d2c <_Balloc>
 8005f22:	4602      	mov	r2, r0
 8005f24:	b928      	cbnz	r0, 8005f32 <__i2b+0x1a>
 8005f26:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005f2a:	4b04      	ldr	r3, [pc, #16]	; (8005f3c <__i2b+0x24>)
 8005f2c:	4804      	ldr	r0, [pc, #16]	; (8005f40 <__i2b+0x28>)
 8005f2e:	f000 fcdb 	bl	80068e8 <__assert_func>
 8005f32:	2301      	movs	r3, #1
 8005f34:	6144      	str	r4, [r0, #20]
 8005f36:	6103      	str	r3, [r0, #16]
 8005f38:	bd10      	pop	{r4, pc}
 8005f3a:	bf00      	nop
 8005f3c:	080075cb 	.word	0x080075cb
 8005f40:	080075dc 	.word	0x080075dc

08005f44 <__multiply>:
 8005f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f48:	4691      	mov	r9, r2
 8005f4a:	690a      	ldr	r2, [r1, #16]
 8005f4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005f50:	460c      	mov	r4, r1
 8005f52:	429a      	cmp	r2, r3
 8005f54:	bfbe      	ittt	lt
 8005f56:	460b      	movlt	r3, r1
 8005f58:	464c      	movlt	r4, r9
 8005f5a:	4699      	movlt	r9, r3
 8005f5c:	6927      	ldr	r7, [r4, #16]
 8005f5e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005f62:	68a3      	ldr	r3, [r4, #8]
 8005f64:	6861      	ldr	r1, [r4, #4]
 8005f66:	eb07 060a 	add.w	r6, r7, sl
 8005f6a:	42b3      	cmp	r3, r6
 8005f6c:	b085      	sub	sp, #20
 8005f6e:	bfb8      	it	lt
 8005f70:	3101      	addlt	r1, #1
 8005f72:	f7ff fedb 	bl	8005d2c <_Balloc>
 8005f76:	b930      	cbnz	r0, 8005f86 <__multiply+0x42>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	f240 115d 	movw	r1, #349	; 0x15d
 8005f7e:	4b43      	ldr	r3, [pc, #268]	; (800608c <__multiply+0x148>)
 8005f80:	4843      	ldr	r0, [pc, #268]	; (8006090 <__multiply+0x14c>)
 8005f82:	f000 fcb1 	bl	80068e8 <__assert_func>
 8005f86:	f100 0514 	add.w	r5, r0, #20
 8005f8a:	462b      	mov	r3, r5
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005f92:	4543      	cmp	r3, r8
 8005f94:	d321      	bcc.n	8005fda <__multiply+0x96>
 8005f96:	f104 0314 	add.w	r3, r4, #20
 8005f9a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005f9e:	f109 0314 	add.w	r3, r9, #20
 8005fa2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005fa6:	9202      	str	r2, [sp, #8]
 8005fa8:	1b3a      	subs	r2, r7, r4
 8005faa:	3a15      	subs	r2, #21
 8005fac:	f022 0203 	bic.w	r2, r2, #3
 8005fb0:	3204      	adds	r2, #4
 8005fb2:	f104 0115 	add.w	r1, r4, #21
 8005fb6:	428f      	cmp	r7, r1
 8005fb8:	bf38      	it	cc
 8005fba:	2204      	movcc	r2, #4
 8005fbc:	9201      	str	r2, [sp, #4]
 8005fbe:	9a02      	ldr	r2, [sp, #8]
 8005fc0:	9303      	str	r3, [sp, #12]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d80c      	bhi.n	8005fe0 <__multiply+0x9c>
 8005fc6:	2e00      	cmp	r6, #0
 8005fc8:	dd03      	ble.n	8005fd2 <__multiply+0x8e>
 8005fca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d059      	beq.n	8006086 <__multiply+0x142>
 8005fd2:	6106      	str	r6, [r0, #16]
 8005fd4:	b005      	add	sp, #20
 8005fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fda:	f843 2b04 	str.w	r2, [r3], #4
 8005fde:	e7d8      	b.n	8005f92 <__multiply+0x4e>
 8005fe0:	f8b3 a000 	ldrh.w	sl, [r3]
 8005fe4:	f1ba 0f00 	cmp.w	sl, #0
 8005fe8:	d023      	beq.n	8006032 <__multiply+0xee>
 8005fea:	46a9      	mov	r9, r5
 8005fec:	f04f 0c00 	mov.w	ip, #0
 8005ff0:	f104 0e14 	add.w	lr, r4, #20
 8005ff4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005ff8:	f8d9 1000 	ldr.w	r1, [r9]
 8005ffc:	fa1f fb82 	uxth.w	fp, r2
 8006000:	b289      	uxth	r1, r1
 8006002:	fb0a 110b 	mla	r1, sl, fp, r1
 8006006:	4461      	add	r1, ip
 8006008:	f8d9 c000 	ldr.w	ip, [r9]
 800600c:	0c12      	lsrs	r2, r2, #16
 800600e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006012:	fb0a c202 	mla	r2, sl, r2, ip
 8006016:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800601a:	b289      	uxth	r1, r1
 800601c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006020:	4577      	cmp	r7, lr
 8006022:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006026:	f849 1b04 	str.w	r1, [r9], #4
 800602a:	d8e3      	bhi.n	8005ff4 <__multiply+0xb0>
 800602c:	9a01      	ldr	r2, [sp, #4]
 800602e:	f845 c002 	str.w	ip, [r5, r2]
 8006032:	9a03      	ldr	r2, [sp, #12]
 8006034:	3304      	adds	r3, #4
 8006036:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800603a:	f1b9 0f00 	cmp.w	r9, #0
 800603e:	d020      	beq.n	8006082 <__multiply+0x13e>
 8006040:	46ae      	mov	lr, r5
 8006042:	f04f 0a00 	mov.w	sl, #0
 8006046:	6829      	ldr	r1, [r5, #0]
 8006048:	f104 0c14 	add.w	ip, r4, #20
 800604c:	f8bc b000 	ldrh.w	fp, [ip]
 8006050:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006054:	b289      	uxth	r1, r1
 8006056:	fb09 220b 	mla	r2, r9, fp, r2
 800605a:	4492      	add	sl, r2
 800605c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006060:	f84e 1b04 	str.w	r1, [lr], #4
 8006064:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006068:	f8be 1000 	ldrh.w	r1, [lr]
 800606c:	0c12      	lsrs	r2, r2, #16
 800606e:	fb09 1102 	mla	r1, r9, r2, r1
 8006072:	4567      	cmp	r7, ip
 8006074:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006078:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800607c:	d8e6      	bhi.n	800604c <__multiply+0x108>
 800607e:	9a01      	ldr	r2, [sp, #4]
 8006080:	50a9      	str	r1, [r5, r2]
 8006082:	3504      	adds	r5, #4
 8006084:	e79b      	b.n	8005fbe <__multiply+0x7a>
 8006086:	3e01      	subs	r6, #1
 8006088:	e79d      	b.n	8005fc6 <__multiply+0x82>
 800608a:	bf00      	nop
 800608c:	080075cb 	.word	0x080075cb
 8006090:	080075dc 	.word	0x080075dc

08006094 <__pow5mult>:
 8006094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006098:	4615      	mov	r5, r2
 800609a:	f012 0203 	ands.w	r2, r2, #3
 800609e:	4606      	mov	r6, r0
 80060a0:	460f      	mov	r7, r1
 80060a2:	d007      	beq.n	80060b4 <__pow5mult+0x20>
 80060a4:	4c25      	ldr	r4, [pc, #148]	; (800613c <__pow5mult+0xa8>)
 80060a6:	3a01      	subs	r2, #1
 80060a8:	2300      	movs	r3, #0
 80060aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060ae:	f7ff fe9f 	bl	8005df0 <__multadd>
 80060b2:	4607      	mov	r7, r0
 80060b4:	10ad      	asrs	r5, r5, #2
 80060b6:	d03d      	beq.n	8006134 <__pow5mult+0xa0>
 80060b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80060ba:	b97c      	cbnz	r4, 80060dc <__pow5mult+0x48>
 80060bc:	2010      	movs	r0, #16
 80060be:	f7ff fe11 	bl	8005ce4 <malloc>
 80060c2:	4602      	mov	r2, r0
 80060c4:	6270      	str	r0, [r6, #36]	; 0x24
 80060c6:	b928      	cbnz	r0, 80060d4 <__pow5mult+0x40>
 80060c8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80060cc:	4b1c      	ldr	r3, [pc, #112]	; (8006140 <__pow5mult+0xac>)
 80060ce:	481d      	ldr	r0, [pc, #116]	; (8006144 <__pow5mult+0xb0>)
 80060d0:	f000 fc0a 	bl	80068e8 <__assert_func>
 80060d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060d8:	6004      	str	r4, [r0, #0]
 80060da:	60c4      	str	r4, [r0, #12]
 80060dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80060e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060e4:	b94c      	cbnz	r4, 80060fa <__pow5mult+0x66>
 80060e6:	f240 2171 	movw	r1, #625	; 0x271
 80060ea:	4630      	mov	r0, r6
 80060ec:	f7ff ff14 	bl	8005f18 <__i2b>
 80060f0:	2300      	movs	r3, #0
 80060f2:	4604      	mov	r4, r0
 80060f4:	f8c8 0008 	str.w	r0, [r8, #8]
 80060f8:	6003      	str	r3, [r0, #0]
 80060fa:	f04f 0900 	mov.w	r9, #0
 80060fe:	07eb      	lsls	r3, r5, #31
 8006100:	d50a      	bpl.n	8006118 <__pow5mult+0x84>
 8006102:	4639      	mov	r1, r7
 8006104:	4622      	mov	r2, r4
 8006106:	4630      	mov	r0, r6
 8006108:	f7ff ff1c 	bl	8005f44 <__multiply>
 800610c:	4680      	mov	r8, r0
 800610e:	4639      	mov	r1, r7
 8006110:	4630      	mov	r0, r6
 8006112:	f7ff fe4b 	bl	8005dac <_Bfree>
 8006116:	4647      	mov	r7, r8
 8006118:	106d      	asrs	r5, r5, #1
 800611a:	d00b      	beq.n	8006134 <__pow5mult+0xa0>
 800611c:	6820      	ldr	r0, [r4, #0]
 800611e:	b938      	cbnz	r0, 8006130 <__pow5mult+0x9c>
 8006120:	4622      	mov	r2, r4
 8006122:	4621      	mov	r1, r4
 8006124:	4630      	mov	r0, r6
 8006126:	f7ff ff0d 	bl	8005f44 <__multiply>
 800612a:	6020      	str	r0, [r4, #0]
 800612c:	f8c0 9000 	str.w	r9, [r0]
 8006130:	4604      	mov	r4, r0
 8006132:	e7e4      	b.n	80060fe <__pow5mult+0x6a>
 8006134:	4638      	mov	r0, r7
 8006136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800613a:	bf00      	nop
 800613c:	08007728 	.word	0x08007728
 8006140:	08007559 	.word	0x08007559
 8006144:	080075dc 	.word	0x080075dc

08006148 <__lshift>:
 8006148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800614c:	460c      	mov	r4, r1
 800614e:	4607      	mov	r7, r0
 8006150:	4691      	mov	r9, r2
 8006152:	6923      	ldr	r3, [r4, #16]
 8006154:	6849      	ldr	r1, [r1, #4]
 8006156:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800615a:	68a3      	ldr	r3, [r4, #8]
 800615c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006160:	f108 0601 	add.w	r6, r8, #1
 8006164:	42b3      	cmp	r3, r6
 8006166:	db0b      	blt.n	8006180 <__lshift+0x38>
 8006168:	4638      	mov	r0, r7
 800616a:	f7ff fddf 	bl	8005d2c <_Balloc>
 800616e:	4605      	mov	r5, r0
 8006170:	b948      	cbnz	r0, 8006186 <__lshift+0x3e>
 8006172:	4602      	mov	r2, r0
 8006174:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006178:	4b29      	ldr	r3, [pc, #164]	; (8006220 <__lshift+0xd8>)
 800617a:	482a      	ldr	r0, [pc, #168]	; (8006224 <__lshift+0xdc>)
 800617c:	f000 fbb4 	bl	80068e8 <__assert_func>
 8006180:	3101      	adds	r1, #1
 8006182:	005b      	lsls	r3, r3, #1
 8006184:	e7ee      	b.n	8006164 <__lshift+0x1c>
 8006186:	2300      	movs	r3, #0
 8006188:	f100 0114 	add.w	r1, r0, #20
 800618c:	f100 0210 	add.w	r2, r0, #16
 8006190:	4618      	mov	r0, r3
 8006192:	4553      	cmp	r3, sl
 8006194:	db37      	blt.n	8006206 <__lshift+0xbe>
 8006196:	6920      	ldr	r0, [r4, #16]
 8006198:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800619c:	f104 0314 	add.w	r3, r4, #20
 80061a0:	f019 091f 	ands.w	r9, r9, #31
 80061a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80061ac:	d02f      	beq.n	800620e <__lshift+0xc6>
 80061ae:	468a      	mov	sl, r1
 80061b0:	f04f 0c00 	mov.w	ip, #0
 80061b4:	f1c9 0e20 	rsb	lr, r9, #32
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	fa02 f209 	lsl.w	r2, r2, r9
 80061be:	ea42 020c 	orr.w	r2, r2, ip
 80061c2:	f84a 2b04 	str.w	r2, [sl], #4
 80061c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ca:	4298      	cmp	r0, r3
 80061cc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80061d0:	d8f2      	bhi.n	80061b8 <__lshift+0x70>
 80061d2:	1b03      	subs	r3, r0, r4
 80061d4:	3b15      	subs	r3, #21
 80061d6:	f023 0303 	bic.w	r3, r3, #3
 80061da:	3304      	adds	r3, #4
 80061dc:	f104 0215 	add.w	r2, r4, #21
 80061e0:	4290      	cmp	r0, r2
 80061e2:	bf38      	it	cc
 80061e4:	2304      	movcc	r3, #4
 80061e6:	f841 c003 	str.w	ip, [r1, r3]
 80061ea:	f1bc 0f00 	cmp.w	ip, #0
 80061ee:	d001      	beq.n	80061f4 <__lshift+0xac>
 80061f0:	f108 0602 	add.w	r6, r8, #2
 80061f4:	3e01      	subs	r6, #1
 80061f6:	4638      	mov	r0, r7
 80061f8:	4621      	mov	r1, r4
 80061fa:	612e      	str	r6, [r5, #16]
 80061fc:	f7ff fdd6 	bl	8005dac <_Bfree>
 8006200:	4628      	mov	r0, r5
 8006202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006206:	f842 0f04 	str.w	r0, [r2, #4]!
 800620a:	3301      	adds	r3, #1
 800620c:	e7c1      	b.n	8006192 <__lshift+0x4a>
 800620e:	3904      	subs	r1, #4
 8006210:	f853 2b04 	ldr.w	r2, [r3], #4
 8006214:	4298      	cmp	r0, r3
 8006216:	f841 2f04 	str.w	r2, [r1, #4]!
 800621a:	d8f9      	bhi.n	8006210 <__lshift+0xc8>
 800621c:	e7ea      	b.n	80061f4 <__lshift+0xac>
 800621e:	bf00      	nop
 8006220:	080075cb 	.word	0x080075cb
 8006224:	080075dc 	.word	0x080075dc

08006228 <__mcmp>:
 8006228:	4603      	mov	r3, r0
 800622a:	690a      	ldr	r2, [r1, #16]
 800622c:	6900      	ldr	r0, [r0, #16]
 800622e:	b530      	push	{r4, r5, lr}
 8006230:	1a80      	subs	r0, r0, r2
 8006232:	d10d      	bne.n	8006250 <__mcmp+0x28>
 8006234:	3314      	adds	r3, #20
 8006236:	3114      	adds	r1, #20
 8006238:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800623c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006240:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006244:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006248:	4295      	cmp	r5, r2
 800624a:	d002      	beq.n	8006252 <__mcmp+0x2a>
 800624c:	d304      	bcc.n	8006258 <__mcmp+0x30>
 800624e:	2001      	movs	r0, #1
 8006250:	bd30      	pop	{r4, r5, pc}
 8006252:	42a3      	cmp	r3, r4
 8006254:	d3f4      	bcc.n	8006240 <__mcmp+0x18>
 8006256:	e7fb      	b.n	8006250 <__mcmp+0x28>
 8006258:	f04f 30ff 	mov.w	r0, #4294967295
 800625c:	e7f8      	b.n	8006250 <__mcmp+0x28>
	...

08006260 <__mdiff>:
 8006260:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006264:	460d      	mov	r5, r1
 8006266:	4607      	mov	r7, r0
 8006268:	4611      	mov	r1, r2
 800626a:	4628      	mov	r0, r5
 800626c:	4614      	mov	r4, r2
 800626e:	f7ff ffdb 	bl	8006228 <__mcmp>
 8006272:	1e06      	subs	r6, r0, #0
 8006274:	d111      	bne.n	800629a <__mdiff+0x3a>
 8006276:	4631      	mov	r1, r6
 8006278:	4638      	mov	r0, r7
 800627a:	f7ff fd57 	bl	8005d2c <_Balloc>
 800627e:	4602      	mov	r2, r0
 8006280:	b928      	cbnz	r0, 800628e <__mdiff+0x2e>
 8006282:	f240 2132 	movw	r1, #562	; 0x232
 8006286:	4b3a      	ldr	r3, [pc, #232]	; (8006370 <__mdiff+0x110>)
 8006288:	483a      	ldr	r0, [pc, #232]	; (8006374 <__mdiff+0x114>)
 800628a:	f000 fb2d 	bl	80068e8 <__assert_func>
 800628e:	2301      	movs	r3, #1
 8006290:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006294:	4610      	mov	r0, r2
 8006296:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800629a:	bfa4      	itt	ge
 800629c:	4623      	movge	r3, r4
 800629e:	462c      	movge	r4, r5
 80062a0:	4638      	mov	r0, r7
 80062a2:	6861      	ldr	r1, [r4, #4]
 80062a4:	bfa6      	itte	ge
 80062a6:	461d      	movge	r5, r3
 80062a8:	2600      	movge	r6, #0
 80062aa:	2601      	movlt	r6, #1
 80062ac:	f7ff fd3e 	bl	8005d2c <_Balloc>
 80062b0:	4602      	mov	r2, r0
 80062b2:	b918      	cbnz	r0, 80062bc <__mdiff+0x5c>
 80062b4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80062b8:	4b2d      	ldr	r3, [pc, #180]	; (8006370 <__mdiff+0x110>)
 80062ba:	e7e5      	b.n	8006288 <__mdiff+0x28>
 80062bc:	f102 0814 	add.w	r8, r2, #20
 80062c0:	46c2      	mov	sl, r8
 80062c2:	f04f 0c00 	mov.w	ip, #0
 80062c6:	6927      	ldr	r7, [r4, #16]
 80062c8:	60c6      	str	r6, [r0, #12]
 80062ca:	692e      	ldr	r6, [r5, #16]
 80062cc:	f104 0014 	add.w	r0, r4, #20
 80062d0:	f105 0914 	add.w	r9, r5, #20
 80062d4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80062d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80062dc:	3410      	adds	r4, #16
 80062de:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80062e2:	f859 3b04 	ldr.w	r3, [r9], #4
 80062e6:	fa1f f18b 	uxth.w	r1, fp
 80062ea:	448c      	add	ip, r1
 80062ec:	b299      	uxth	r1, r3
 80062ee:	0c1b      	lsrs	r3, r3, #16
 80062f0:	ebac 0101 	sub.w	r1, ip, r1
 80062f4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80062f8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80062fc:	b289      	uxth	r1, r1
 80062fe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006302:	454e      	cmp	r6, r9
 8006304:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006308:	f84a 3b04 	str.w	r3, [sl], #4
 800630c:	d8e7      	bhi.n	80062de <__mdiff+0x7e>
 800630e:	1b73      	subs	r3, r6, r5
 8006310:	3b15      	subs	r3, #21
 8006312:	f023 0303 	bic.w	r3, r3, #3
 8006316:	3515      	adds	r5, #21
 8006318:	3304      	adds	r3, #4
 800631a:	42ae      	cmp	r6, r5
 800631c:	bf38      	it	cc
 800631e:	2304      	movcc	r3, #4
 8006320:	4418      	add	r0, r3
 8006322:	4443      	add	r3, r8
 8006324:	461e      	mov	r6, r3
 8006326:	4605      	mov	r5, r0
 8006328:	4575      	cmp	r5, lr
 800632a:	d30e      	bcc.n	800634a <__mdiff+0xea>
 800632c:	f10e 0103 	add.w	r1, lr, #3
 8006330:	1a09      	subs	r1, r1, r0
 8006332:	f021 0103 	bic.w	r1, r1, #3
 8006336:	3803      	subs	r0, #3
 8006338:	4586      	cmp	lr, r0
 800633a:	bf38      	it	cc
 800633c:	2100      	movcc	r1, #0
 800633e:	4419      	add	r1, r3
 8006340:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006344:	b18b      	cbz	r3, 800636a <__mdiff+0x10a>
 8006346:	6117      	str	r7, [r2, #16]
 8006348:	e7a4      	b.n	8006294 <__mdiff+0x34>
 800634a:	f855 8b04 	ldr.w	r8, [r5], #4
 800634e:	fa1f f188 	uxth.w	r1, r8
 8006352:	4461      	add	r1, ip
 8006354:	140c      	asrs	r4, r1, #16
 8006356:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800635a:	b289      	uxth	r1, r1
 800635c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006360:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006364:	f846 1b04 	str.w	r1, [r6], #4
 8006368:	e7de      	b.n	8006328 <__mdiff+0xc8>
 800636a:	3f01      	subs	r7, #1
 800636c:	e7e8      	b.n	8006340 <__mdiff+0xe0>
 800636e:	bf00      	nop
 8006370:	080075cb 	.word	0x080075cb
 8006374:	080075dc 	.word	0x080075dc

08006378 <__d2b>:
 8006378:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800637c:	2101      	movs	r1, #1
 800637e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006382:	4690      	mov	r8, r2
 8006384:	461d      	mov	r5, r3
 8006386:	f7ff fcd1 	bl	8005d2c <_Balloc>
 800638a:	4604      	mov	r4, r0
 800638c:	b930      	cbnz	r0, 800639c <__d2b+0x24>
 800638e:	4602      	mov	r2, r0
 8006390:	f240 310a 	movw	r1, #778	; 0x30a
 8006394:	4b24      	ldr	r3, [pc, #144]	; (8006428 <__d2b+0xb0>)
 8006396:	4825      	ldr	r0, [pc, #148]	; (800642c <__d2b+0xb4>)
 8006398:	f000 faa6 	bl	80068e8 <__assert_func>
 800639c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80063a0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80063a4:	bb2d      	cbnz	r5, 80063f2 <__d2b+0x7a>
 80063a6:	9301      	str	r3, [sp, #4]
 80063a8:	f1b8 0300 	subs.w	r3, r8, #0
 80063ac:	d026      	beq.n	80063fc <__d2b+0x84>
 80063ae:	4668      	mov	r0, sp
 80063b0:	9300      	str	r3, [sp, #0]
 80063b2:	f7ff fd83 	bl	8005ebc <__lo0bits>
 80063b6:	9900      	ldr	r1, [sp, #0]
 80063b8:	b1f0      	cbz	r0, 80063f8 <__d2b+0x80>
 80063ba:	9a01      	ldr	r2, [sp, #4]
 80063bc:	f1c0 0320 	rsb	r3, r0, #32
 80063c0:	fa02 f303 	lsl.w	r3, r2, r3
 80063c4:	430b      	orrs	r3, r1
 80063c6:	40c2      	lsrs	r2, r0
 80063c8:	6163      	str	r3, [r4, #20]
 80063ca:	9201      	str	r2, [sp, #4]
 80063cc:	9b01      	ldr	r3, [sp, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	bf14      	ite	ne
 80063d2:	2102      	movne	r1, #2
 80063d4:	2101      	moveq	r1, #1
 80063d6:	61a3      	str	r3, [r4, #24]
 80063d8:	6121      	str	r1, [r4, #16]
 80063da:	b1c5      	cbz	r5, 800640e <__d2b+0x96>
 80063dc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80063e0:	4405      	add	r5, r0
 80063e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80063e6:	603d      	str	r5, [r7, #0]
 80063e8:	6030      	str	r0, [r6, #0]
 80063ea:	4620      	mov	r0, r4
 80063ec:	b002      	add	sp, #8
 80063ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063f6:	e7d6      	b.n	80063a6 <__d2b+0x2e>
 80063f8:	6161      	str	r1, [r4, #20]
 80063fa:	e7e7      	b.n	80063cc <__d2b+0x54>
 80063fc:	a801      	add	r0, sp, #4
 80063fe:	f7ff fd5d 	bl	8005ebc <__lo0bits>
 8006402:	2101      	movs	r1, #1
 8006404:	9b01      	ldr	r3, [sp, #4]
 8006406:	6121      	str	r1, [r4, #16]
 8006408:	6163      	str	r3, [r4, #20]
 800640a:	3020      	adds	r0, #32
 800640c:	e7e5      	b.n	80063da <__d2b+0x62>
 800640e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006412:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006416:	6038      	str	r0, [r7, #0]
 8006418:	6918      	ldr	r0, [r3, #16]
 800641a:	f7ff fd2f 	bl	8005e7c <__hi0bits>
 800641e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006422:	6031      	str	r1, [r6, #0]
 8006424:	e7e1      	b.n	80063ea <__d2b+0x72>
 8006426:	bf00      	nop
 8006428:	080075cb 	.word	0x080075cb
 800642c:	080075dc 	.word	0x080075dc

08006430 <_calloc_r>:
 8006430:	b570      	push	{r4, r5, r6, lr}
 8006432:	fba1 5402 	umull	r5, r4, r1, r2
 8006436:	b934      	cbnz	r4, 8006446 <_calloc_r+0x16>
 8006438:	4629      	mov	r1, r5
 800643a:	f000 f875 	bl	8006528 <_malloc_r>
 800643e:	4606      	mov	r6, r0
 8006440:	b928      	cbnz	r0, 800644e <_calloc_r+0x1e>
 8006442:	4630      	mov	r0, r6
 8006444:	bd70      	pop	{r4, r5, r6, pc}
 8006446:	220c      	movs	r2, #12
 8006448:	2600      	movs	r6, #0
 800644a:	6002      	str	r2, [r0, #0]
 800644c:	e7f9      	b.n	8006442 <_calloc_r+0x12>
 800644e:	462a      	mov	r2, r5
 8006450:	4621      	mov	r1, r4
 8006452:	f7fe f941 	bl	80046d8 <memset>
 8006456:	e7f4      	b.n	8006442 <_calloc_r+0x12>

08006458 <_free_r>:
 8006458:	b538      	push	{r3, r4, r5, lr}
 800645a:	4605      	mov	r5, r0
 800645c:	2900      	cmp	r1, #0
 800645e:	d040      	beq.n	80064e2 <_free_r+0x8a>
 8006460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006464:	1f0c      	subs	r4, r1, #4
 8006466:	2b00      	cmp	r3, #0
 8006468:	bfb8      	it	lt
 800646a:	18e4      	addlt	r4, r4, r3
 800646c:	f000 fa98 	bl	80069a0 <__malloc_lock>
 8006470:	4a1c      	ldr	r2, [pc, #112]	; (80064e4 <_free_r+0x8c>)
 8006472:	6813      	ldr	r3, [r2, #0]
 8006474:	b933      	cbnz	r3, 8006484 <_free_r+0x2c>
 8006476:	6063      	str	r3, [r4, #4]
 8006478:	6014      	str	r4, [r2, #0]
 800647a:	4628      	mov	r0, r5
 800647c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006480:	f000 ba94 	b.w	80069ac <__malloc_unlock>
 8006484:	42a3      	cmp	r3, r4
 8006486:	d908      	bls.n	800649a <_free_r+0x42>
 8006488:	6820      	ldr	r0, [r4, #0]
 800648a:	1821      	adds	r1, r4, r0
 800648c:	428b      	cmp	r3, r1
 800648e:	bf01      	itttt	eq
 8006490:	6819      	ldreq	r1, [r3, #0]
 8006492:	685b      	ldreq	r3, [r3, #4]
 8006494:	1809      	addeq	r1, r1, r0
 8006496:	6021      	streq	r1, [r4, #0]
 8006498:	e7ed      	b.n	8006476 <_free_r+0x1e>
 800649a:	461a      	mov	r2, r3
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	b10b      	cbz	r3, 80064a4 <_free_r+0x4c>
 80064a0:	42a3      	cmp	r3, r4
 80064a2:	d9fa      	bls.n	800649a <_free_r+0x42>
 80064a4:	6811      	ldr	r1, [r2, #0]
 80064a6:	1850      	adds	r0, r2, r1
 80064a8:	42a0      	cmp	r0, r4
 80064aa:	d10b      	bne.n	80064c4 <_free_r+0x6c>
 80064ac:	6820      	ldr	r0, [r4, #0]
 80064ae:	4401      	add	r1, r0
 80064b0:	1850      	adds	r0, r2, r1
 80064b2:	4283      	cmp	r3, r0
 80064b4:	6011      	str	r1, [r2, #0]
 80064b6:	d1e0      	bne.n	800647a <_free_r+0x22>
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	4401      	add	r1, r0
 80064be:	6011      	str	r1, [r2, #0]
 80064c0:	6053      	str	r3, [r2, #4]
 80064c2:	e7da      	b.n	800647a <_free_r+0x22>
 80064c4:	d902      	bls.n	80064cc <_free_r+0x74>
 80064c6:	230c      	movs	r3, #12
 80064c8:	602b      	str	r3, [r5, #0]
 80064ca:	e7d6      	b.n	800647a <_free_r+0x22>
 80064cc:	6820      	ldr	r0, [r4, #0]
 80064ce:	1821      	adds	r1, r4, r0
 80064d0:	428b      	cmp	r3, r1
 80064d2:	bf01      	itttt	eq
 80064d4:	6819      	ldreq	r1, [r3, #0]
 80064d6:	685b      	ldreq	r3, [r3, #4]
 80064d8:	1809      	addeq	r1, r1, r0
 80064da:	6021      	streq	r1, [r4, #0]
 80064dc:	6063      	str	r3, [r4, #4]
 80064de:	6054      	str	r4, [r2, #4]
 80064e0:	e7cb      	b.n	800647a <_free_r+0x22>
 80064e2:	bd38      	pop	{r3, r4, r5, pc}
 80064e4:	20000330 	.word	0x20000330

080064e8 <sbrk_aligned>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	4e0e      	ldr	r6, [pc, #56]	; (8006524 <sbrk_aligned+0x3c>)
 80064ec:	460c      	mov	r4, r1
 80064ee:	6831      	ldr	r1, [r6, #0]
 80064f0:	4605      	mov	r5, r0
 80064f2:	b911      	cbnz	r1, 80064fa <sbrk_aligned+0x12>
 80064f4:	f000 f9e8 	bl	80068c8 <_sbrk_r>
 80064f8:	6030      	str	r0, [r6, #0]
 80064fa:	4621      	mov	r1, r4
 80064fc:	4628      	mov	r0, r5
 80064fe:	f000 f9e3 	bl	80068c8 <_sbrk_r>
 8006502:	1c43      	adds	r3, r0, #1
 8006504:	d00a      	beq.n	800651c <sbrk_aligned+0x34>
 8006506:	1cc4      	adds	r4, r0, #3
 8006508:	f024 0403 	bic.w	r4, r4, #3
 800650c:	42a0      	cmp	r0, r4
 800650e:	d007      	beq.n	8006520 <sbrk_aligned+0x38>
 8006510:	1a21      	subs	r1, r4, r0
 8006512:	4628      	mov	r0, r5
 8006514:	f000 f9d8 	bl	80068c8 <_sbrk_r>
 8006518:	3001      	adds	r0, #1
 800651a:	d101      	bne.n	8006520 <sbrk_aligned+0x38>
 800651c:	f04f 34ff 	mov.w	r4, #4294967295
 8006520:	4620      	mov	r0, r4
 8006522:	bd70      	pop	{r4, r5, r6, pc}
 8006524:	20000334 	.word	0x20000334

08006528 <_malloc_r>:
 8006528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800652c:	1ccd      	adds	r5, r1, #3
 800652e:	f025 0503 	bic.w	r5, r5, #3
 8006532:	3508      	adds	r5, #8
 8006534:	2d0c      	cmp	r5, #12
 8006536:	bf38      	it	cc
 8006538:	250c      	movcc	r5, #12
 800653a:	2d00      	cmp	r5, #0
 800653c:	4607      	mov	r7, r0
 800653e:	db01      	blt.n	8006544 <_malloc_r+0x1c>
 8006540:	42a9      	cmp	r1, r5
 8006542:	d905      	bls.n	8006550 <_malloc_r+0x28>
 8006544:	230c      	movs	r3, #12
 8006546:	2600      	movs	r6, #0
 8006548:	603b      	str	r3, [r7, #0]
 800654a:	4630      	mov	r0, r6
 800654c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006550:	4e2e      	ldr	r6, [pc, #184]	; (800660c <_malloc_r+0xe4>)
 8006552:	f000 fa25 	bl	80069a0 <__malloc_lock>
 8006556:	6833      	ldr	r3, [r6, #0]
 8006558:	461c      	mov	r4, r3
 800655a:	bb34      	cbnz	r4, 80065aa <_malloc_r+0x82>
 800655c:	4629      	mov	r1, r5
 800655e:	4638      	mov	r0, r7
 8006560:	f7ff ffc2 	bl	80064e8 <sbrk_aligned>
 8006564:	1c43      	adds	r3, r0, #1
 8006566:	4604      	mov	r4, r0
 8006568:	d14d      	bne.n	8006606 <_malloc_r+0xde>
 800656a:	6834      	ldr	r4, [r6, #0]
 800656c:	4626      	mov	r6, r4
 800656e:	2e00      	cmp	r6, #0
 8006570:	d140      	bne.n	80065f4 <_malloc_r+0xcc>
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	4631      	mov	r1, r6
 8006576:	4638      	mov	r0, r7
 8006578:	eb04 0803 	add.w	r8, r4, r3
 800657c:	f000 f9a4 	bl	80068c8 <_sbrk_r>
 8006580:	4580      	cmp	r8, r0
 8006582:	d13a      	bne.n	80065fa <_malloc_r+0xd2>
 8006584:	6821      	ldr	r1, [r4, #0]
 8006586:	3503      	adds	r5, #3
 8006588:	1a6d      	subs	r5, r5, r1
 800658a:	f025 0503 	bic.w	r5, r5, #3
 800658e:	3508      	adds	r5, #8
 8006590:	2d0c      	cmp	r5, #12
 8006592:	bf38      	it	cc
 8006594:	250c      	movcc	r5, #12
 8006596:	4638      	mov	r0, r7
 8006598:	4629      	mov	r1, r5
 800659a:	f7ff ffa5 	bl	80064e8 <sbrk_aligned>
 800659e:	3001      	adds	r0, #1
 80065a0:	d02b      	beq.n	80065fa <_malloc_r+0xd2>
 80065a2:	6823      	ldr	r3, [r4, #0]
 80065a4:	442b      	add	r3, r5
 80065a6:	6023      	str	r3, [r4, #0]
 80065a8:	e00e      	b.n	80065c8 <_malloc_r+0xa0>
 80065aa:	6822      	ldr	r2, [r4, #0]
 80065ac:	1b52      	subs	r2, r2, r5
 80065ae:	d41e      	bmi.n	80065ee <_malloc_r+0xc6>
 80065b0:	2a0b      	cmp	r2, #11
 80065b2:	d916      	bls.n	80065e2 <_malloc_r+0xba>
 80065b4:	1961      	adds	r1, r4, r5
 80065b6:	42a3      	cmp	r3, r4
 80065b8:	6025      	str	r5, [r4, #0]
 80065ba:	bf18      	it	ne
 80065bc:	6059      	strne	r1, [r3, #4]
 80065be:	6863      	ldr	r3, [r4, #4]
 80065c0:	bf08      	it	eq
 80065c2:	6031      	streq	r1, [r6, #0]
 80065c4:	5162      	str	r2, [r4, r5]
 80065c6:	604b      	str	r3, [r1, #4]
 80065c8:	4638      	mov	r0, r7
 80065ca:	f104 060b 	add.w	r6, r4, #11
 80065ce:	f000 f9ed 	bl	80069ac <__malloc_unlock>
 80065d2:	f026 0607 	bic.w	r6, r6, #7
 80065d6:	1d23      	adds	r3, r4, #4
 80065d8:	1af2      	subs	r2, r6, r3
 80065da:	d0b6      	beq.n	800654a <_malloc_r+0x22>
 80065dc:	1b9b      	subs	r3, r3, r6
 80065de:	50a3      	str	r3, [r4, r2]
 80065e0:	e7b3      	b.n	800654a <_malloc_r+0x22>
 80065e2:	6862      	ldr	r2, [r4, #4]
 80065e4:	42a3      	cmp	r3, r4
 80065e6:	bf0c      	ite	eq
 80065e8:	6032      	streq	r2, [r6, #0]
 80065ea:	605a      	strne	r2, [r3, #4]
 80065ec:	e7ec      	b.n	80065c8 <_malloc_r+0xa0>
 80065ee:	4623      	mov	r3, r4
 80065f0:	6864      	ldr	r4, [r4, #4]
 80065f2:	e7b2      	b.n	800655a <_malloc_r+0x32>
 80065f4:	4634      	mov	r4, r6
 80065f6:	6876      	ldr	r6, [r6, #4]
 80065f8:	e7b9      	b.n	800656e <_malloc_r+0x46>
 80065fa:	230c      	movs	r3, #12
 80065fc:	4638      	mov	r0, r7
 80065fe:	603b      	str	r3, [r7, #0]
 8006600:	f000 f9d4 	bl	80069ac <__malloc_unlock>
 8006604:	e7a1      	b.n	800654a <_malloc_r+0x22>
 8006606:	6025      	str	r5, [r4, #0]
 8006608:	e7de      	b.n	80065c8 <_malloc_r+0xa0>
 800660a:	bf00      	nop
 800660c:	20000330 	.word	0x20000330

08006610 <__ssputs_r>:
 8006610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006614:	688e      	ldr	r6, [r1, #8]
 8006616:	4682      	mov	sl, r0
 8006618:	429e      	cmp	r6, r3
 800661a:	460c      	mov	r4, r1
 800661c:	4690      	mov	r8, r2
 800661e:	461f      	mov	r7, r3
 8006620:	d838      	bhi.n	8006694 <__ssputs_r+0x84>
 8006622:	898a      	ldrh	r2, [r1, #12]
 8006624:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006628:	d032      	beq.n	8006690 <__ssputs_r+0x80>
 800662a:	6825      	ldr	r5, [r4, #0]
 800662c:	6909      	ldr	r1, [r1, #16]
 800662e:	3301      	adds	r3, #1
 8006630:	eba5 0901 	sub.w	r9, r5, r1
 8006634:	6965      	ldr	r5, [r4, #20]
 8006636:	444b      	add	r3, r9
 8006638:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800663c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006640:	106d      	asrs	r5, r5, #1
 8006642:	429d      	cmp	r5, r3
 8006644:	bf38      	it	cc
 8006646:	461d      	movcc	r5, r3
 8006648:	0553      	lsls	r3, r2, #21
 800664a:	d531      	bpl.n	80066b0 <__ssputs_r+0xa0>
 800664c:	4629      	mov	r1, r5
 800664e:	f7ff ff6b 	bl	8006528 <_malloc_r>
 8006652:	4606      	mov	r6, r0
 8006654:	b950      	cbnz	r0, 800666c <__ssputs_r+0x5c>
 8006656:	230c      	movs	r3, #12
 8006658:	f04f 30ff 	mov.w	r0, #4294967295
 800665c:	f8ca 3000 	str.w	r3, [sl]
 8006660:	89a3      	ldrh	r3, [r4, #12]
 8006662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006666:	81a3      	strh	r3, [r4, #12]
 8006668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800666c:	464a      	mov	r2, r9
 800666e:	6921      	ldr	r1, [r4, #16]
 8006670:	f7ff fb4e 	bl	8005d10 <memcpy>
 8006674:	89a3      	ldrh	r3, [r4, #12]
 8006676:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800667a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800667e:	81a3      	strh	r3, [r4, #12]
 8006680:	6126      	str	r6, [r4, #16]
 8006682:	444e      	add	r6, r9
 8006684:	6026      	str	r6, [r4, #0]
 8006686:	463e      	mov	r6, r7
 8006688:	6165      	str	r5, [r4, #20]
 800668a:	eba5 0509 	sub.w	r5, r5, r9
 800668e:	60a5      	str	r5, [r4, #8]
 8006690:	42be      	cmp	r6, r7
 8006692:	d900      	bls.n	8006696 <__ssputs_r+0x86>
 8006694:	463e      	mov	r6, r7
 8006696:	4632      	mov	r2, r6
 8006698:	4641      	mov	r1, r8
 800669a:	6820      	ldr	r0, [r4, #0]
 800669c:	f000 f966 	bl	800696c <memmove>
 80066a0:	68a3      	ldr	r3, [r4, #8]
 80066a2:	2000      	movs	r0, #0
 80066a4:	1b9b      	subs	r3, r3, r6
 80066a6:	60a3      	str	r3, [r4, #8]
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	4433      	add	r3, r6
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	e7db      	b.n	8006668 <__ssputs_r+0x58>
 80066b0:	462a      	mov	r2, r5
 80066b2:	f000 f981 	bl	80069b8 <_realloc_r>
 80066b6:	4606      	mov	r6, r0
 80066b8:	2800      	cmp	r0, #0
 80066ba:	d1e1      	bne.n	8006680 <__ssputs_r+0x70>
 80066bc:	4650      	mov	r0, sl
 80066be:	6921      	ldr	r1, [r4, #16]
 80066c0:	f7ff feca 	bl	8006458 <_free_r>
 80066c4:	e7c7      	b.n	8006656 <__ssputs_r+0x46>
	...

080066c8 <_svfiprintf_r>:
 80066c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066cc:	4698      	mov	r8, r3
 80066ce:	898b      	ldrh	r3, [r1, #12]
 80066d0:	4607      	mov	r7, r0
 80066d2:	061b      	lsls	r3, r3, #24
 80066d4:	460d      	mov	r5, r1
 80066d6:	4614      	mov	r4, r2
 80066d8:	b09d      	sub	sp, #116	; 0x74
 80066da:	d50e      	bpl.n	80066fa <_svfiprintf_r+0x32>
 80066dc:	690b      	ldr	r3, [r1, #16]
 80066de:	b963      	cbnz	r3, 80066fa <_svfiprintf_r+0x32>
 80066e0:	2140      	movs	r1, #64	; 0x40
 80066e2:	f7ff ff21 	bl	8006528 <_malloc_r>
 80066e6:	6028      	str	r0, [r5, #0]
 80066e8:	6128      	str	r0, [r5, #16]
 80066ea:	b920      	cbnz	r0, 80066f6 <_svfiprintf_r+0x2e>
 80066ec:	230c      	movs	r3, #12
 80066ee:	603b      	str	r3, [r7, #0]
 80066f0:	f04f 30ff 	mov.w	r0, #4294967295
 80066f4:	e0d1      	b.n	800689a <_svfiprintf_r+0x1d2>
 80066f6:	2340      	movs	r3, #64	; 0x40
 80066f8:	616b      	str	r3, [r5, #20]
 80066fa:	2300      	movs	r3, #0
 80066fc:	9309      	str	r3, [sp, #36]	; 0x24
 80066fe:	2320      	movs	r3, #32
 8006700:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006704:	2330      	movs	r3, #48	; 0x30
 8006706:	f04f 0901 	mov.w	r9, #1
 800670a:	f8cd 800c 	str.w	r8, [sp, #12]
 800670e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80068b4 <_svfiprintf_r+0x1ec>
 8006712:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006716:	4623      	mov	r3, r4
 8006718:	469a      	mov	sl, r3
 800671a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800671e:	b10a      	cbz	r2, 8006724 <_svfiprintf_r+0x5c>
 8006720:	2a25      	cmp	r2, #37	; 0x25
 8006722:	d1f9      	bne.n	8006718 <_svfiprintf_r+0x50>
 8006724:	ebba 0b04 	subs.w	fp, sl, r4
 8006728:	d00b      	beq.n	8006742 <_svfiprintf_r+0x7a>
 800672a:	465b      	mov	r3, fp
 800672c:	4622      	mov	r2, r4
 800672e:	4629      	mov	r1, r5
 8006730:	4638      	mov	r0, r7
 8006732:	f7ff ff6d 	bl	8006610 <__ssputs_r>
 8006736:	3001      	adds	r0, #1
 8006738:	f000 80aa 	beq.w	8006890 <_svfiprintf_r+0x1c8>
 800673c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800673e:	445a      	add	r2, fp
 8006740:	9209      	str	r2, [sp, #36]	; 0x24
 8006742:	f89a 3000 	ldrb.w	r3, [sl]
 8006746:	2b00      	cmp	r3, #0
 8006748:	f000 80a2 	beq.w	8006890 <_svfiprintf_r+0x1c8>
 800674c:	2300      	movs	r3, #0
 800674e:	f04f 32ff 	mov.w	r2, #4294967295
 8006752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006756:	f10a 0a01 	add.w	sl, sl, #1
 800675a:	9304      	str	r3, [sp, #16]
 800675c:	9307      	str	r3, [sp, #28]
 800675e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006762:	931a      	str	r3, [sp, #104]	; 0x68
 8006764:	4654      	mov	r4, sl
 8006766:	2205      	movs	r2, #5
 8006768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800676c:	4851      	ldr	r0, [pc, #324]	; (80068b4 <_svfiprintf_r+0x1ec>)
 800676e:	f7ff fac1 	bl	8005cf4 <memchr>
 8006772:	9a04      	ldr	r2, [sp, #16]
 8006774:	b9d8      	cbnz	r0, 80067ae <_svfiprintf_r+0xe6>
 8006776:	06d0      	lsls	r0, r2, #27
 8006778:	bf44      	itt	mi
 800677a:	2320      	movmi	r3, #32
 800677c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006780:	0711      	lsls	r1, r2, #28
 8006782:	bf44      	itt	mi
 8006784:	232b      	movmi	r3, #43	; 0x2b
 8006786:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800678a:	f89a 3000 	ldrb.w	r3, [sl]
 800678e:	2b2a      	cmp	r3, #42	; 0x2a
 8006790:	d015      	beq.n	80067be <_svfiprintf_r+0xf6>
 8006792:	4654      	mov	r4, sl
 8006794:	2000      	movs	r0, #0
 8006796:	f04f 0c0a 	mov.w	ip, #10
 800679a:	9a07      	ldr	r2, [sp, #28]
 800679c:	4621      	mov	r1, r4
 800679e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067a2:	3b30      	subs	r3, #48	; 0x30
 80067a4:	2b09      	cmp	r3, #9
 80067a6:	d94e      	bls.n	8006846 <_svfiprintf_r+0x17e>
 80067a8:	b1b0      	cbz	r0, 80067d8 <_svfiprintf_r+0x110>
 80067aa:	9207      	str	r2, [sp, #28]
 80067ac:	e014      	b.n	80067d8 <_svfiprintf_r+0x110>
 80067ae:	eba0 0308 	sub.w	r3, r0, r8
 80067b2:	fa09 f303 	lsl.w	r3, r9, r3
 80067b6:	4313      	orrs	r3, r2
 80067b8:	46a2      	mov	sl, r4
 80067ba:	9304      	str	r3, [sp, #16]
 80067bc:	e7d2      	b.n	8006764 <_svfiprintf_r+0x9c>
 80067be:	9b03      	ldr	r3, [sp, #12]
 80067c0:	1d19      	adds	r1, r3, #4
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	9103      	str	r1, [sp, #12]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	bfbb      	ittet	lt
 80067ca:	425b      	neglt	r3, r3
 80067cc:	f042 0202 	orrlt.w	r2, r2, #2
 80067d0:	9307      	strge	r3, [sp, #28]
 80067d2:	9307      	strlt	r3, [sp, #28]
 80067d4:	bfb8      	it	lt
 80067d6:	9204      	strlt	r2, [sp, #16]
 80067d8:	7823      	ldrb	r3, [r4, #0]
 80067da:	2b2e      	cmp	r3, #46	; 0x2e
 80067dc:	d10c      	bne.n	80067f8 <_svfiprintf_r+0x130>
 80067de:	7863      	ldrb	r3, [r4, #1]
 80067e0:	2b2a      	cmp	r3, #42	; 0x2a
 80067e2:	d135      	bne.n	8006850 <_svfiprintf_r+0x188>
 80067e4:	9b03      	ldr	r3, [sp, #12]
 80067e6:	3402      	adds	r4, #2
 80067e8:	1d1a      	adds	r2, r3, #4
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	9203      	str	r2, [sp, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	bfb8      	it	lt
 80067f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80067f6:	9305      	str	r3, [sp, #20]
 80067f8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80068b8 <_svfiprintf_r+0x1f0>
 80067fc:	2203      	movs	r2, #3
 80067fe:	4650      	mov	r0, sl
 8006800:	7821      	ldrb	r1, [r4, #0]
 8006802:	f7ff fa77 	bl	8005cf4 <memchr>
 8006806:	b140      	cbz	r0, 800681a <_svfiprintf_r+0x152>
 8006808:	2340      	movs	r3, #64	; 0x40
 800680a:	eba0 000a 	sub.w	r0, r0, sl
 800680e:	fa03 f000 	lsl.w	r0, r3, r0
 8006812:	9b04      	ldr	r3, [sp, #16]
 8006814:	3401      	adds	r4, #1
 8006816:	4303      	orrs	r3, r0
 8006818:	9304      	str	r3, [sp, #16]
 800681a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800681e:	2206      	movs	r2, #6
 8006820:	4826      	ldr	r0, [pc, #152]	; (80068bc <_svfiprintf_r+0x1f4>)
 8006822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006826:	f7ff fa65 	bl	8005cf4 <memchr>
 800682a:	2800      	cmp	r0, #0
 800682c:	d038      	beq.n	80068a0 <_svfiprintf_r+0x1d8>
 800682e:	4b24      	ldr	r3, [pc, #144]	; (80068c0 <_svfiprintf_r+0x1f8>)
 8006830:	bb1b      	cbnz	r3, 800687a <_svfiprintf_r+0x1b2>
 8006832:	9b03      	ldr	r3, [sp, #12]
 8006834:	3307      	adds	r3, #7
 8006836:	f023 0307 	bic.w	r3, r3, #7
 800683a:	3308      	adds	r3, #8
 800683c:	9303      	str	r3, [sp, #12]
 800683e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006840:	4433      	add	r3, r6
 8006842:	9309      	str	r3, [sp, #36]	; 0x24
 8006844:	e767      	b.n	8006716 <_svfiprintf_r+0x4e>
 8006846:	460c      	mov	r4, r1
 8006848:	2001      	movs	r0, #1
 800684a:	fb0c 3202 	mla	r2, ip, r2, r3
 800684e:	e7a5      	b.n	800679c <_svfiprintf_r+0xd4>
 8006850:	2300      	movs	r3, #0
 8006852:	f04f 0c0a 	mov.w	ip, #10
 8006856:	4619      	mov	r1, r3
 8006858:	3401      	adds	r4, #1
 800685a:	9305      	str	r3, [sp, #20]
 800685c:	4620      	mov	r0, r4
 800685e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006862:	3a30      	subs	r2, #48	; 0x30
 8006864:	2a09      	cmp	r2, #9
 8006866:	d903      	bls.n	8006870 <_svfiprintf_r+0x1a8>
 8006868:	2b00      	cmp	r3, #0
 800686a:	d0c5      	beq.n	80067f8 <_svfiprintf_r+0x130>
 800686c:	9105      	str	r1, [sp, #20]
 800686e:	e7c3      	b.n	80067f8 <_svfiprintf_r+0x130>
 8006870:	4604      	mov	r4, r0
 8006872:	2301      	movs	r3, #1
 8006874:	fb0c 2101 	mla	r1, ip, r1, r2
 8006878:	e7f0      	b.n	800685c <_svfiprintf_r+0x194>
 800687a:	ab03      	add	r3, sp, #12
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	462a      	mov	r2, r5
 8006880:	4638      	mov	r0, r7
 8006882:	4b10      	ldr	r3, [pc, #64]	; (80068c4 <_svfiprintf_r+0x1fc>)
 8006884:	a904      	add	r1, sp, #16
 8006886:	f7fd ffcd 	bl	8004824 <_printf_float>
 800688a:	1c42      	adds	r2, r0, #1
 800688c:	4606      	mov	r6, r0
 800688e:	d1d6      	bne.n	800683e <_svfiprintf_r+0x176>
 8006890:	89ab      	ldrh	r3, [r5, #12]
 8006892:	065b      	lsls	r3, r3, #25
 8006894:	f53f af2c 	bmi.w	80066f0 <_svfiprintf_r+0x28>
 8006898:	9809      	ldr	r0, [sp, #36]	; 0x24
 800689a:	b01d      	add	sp, #116	; 0x74
 800689c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a0:	ab03      	add	r3, sp, #12
 80068a2:	9300      	str	r3, [sp, #0]
 80068a4:	462a      	mov	r2, r5
 80068a6:	4638      	mov	r0, r7
 80068a8:	4b06      	ldr	r3, [pc, #24]	; (80068c4 <_svfiprintf_r+0x1fc>)
 80068aa:	a904      	add	r1, sp, #16
 80068ac:	f7fe fa56 	bl	8004d5c <_printf_i>
 80068b0:	e7eb      	b.n	800688a <_svfiprintf_r+0x1c2>
 80068b2:	bf00      	nop
 80068b4:	08007734 	.word	0x08007734
 80068b8:	0800773a 	.word	0x0800773a
 80068bc:	0800773e 	.word	0x0800773e
 80068c0:	08004825 	.word	0x08004825
 80068c4:	08006611 	.word	0x08006611

080068c8 <_sbrk_r>:
 80068c8:	b538      	push	{r3, r4, r5, lr}
 80068ca:	2300      	movs	r3, #0
 80068cc:	4d05      	ldr	r5, [pc, #20]	; (80068e4 <_sbrk_r+0x1c>)
 80068ce:	4604      	mov	r4, r0
 80068d0:	4608      	mov	r0, r1
 80068d2:	602b      	str	r3, [r5, #0]
 80068d4:	f7fb f832 	bl	800193c <_sbrk>
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	d102      	bne.n	80068e2 <_sbrk_r+0x1a>
 80068dc:	682b      	ldr	r3, [r5, #0]
 80068de:	b103      	cbz	r3, 80068e2 <_sbrk_r+0x1a>
 80068e0:	6023      	str	r3, [r4, #0]
 80068e2:	bd38      	pop	{r3, r4, r5, pc}
 80068e4:	20000338 	.word	0x20000338

080068e8 <__assert_func>:
 80068e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80068ea:	4614      	mov	r4, r2
 80068ec:	461a      	mov	r2, r3
 80068ee:	4b09      	ldr	r3, [pc, #36]	; (8006914 <__assert_func+0x2c>)
 80068f0:	4605      	mov	r5, r0
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68d8      	ldr	r0, [r3, #12]
 80068f6:	b14c      	cbz	r4, 800690c <__assert_func+0x24>
 80068f8:	4b07      	ldr	r3, [pc, #28]	; (8006918 <__assert_func+0x30>)
 80068fa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80068fe:	9100      	str	r1, [sp, #0]
 8006900:	462b      	mov	r3, r5
 8006902:	4906      	ldr	r1, [pc, #24]	; (800691c <__assert_func+0x34>)
 8006904:	f000 f80e 	bl	8006924 <fiprintf>
 8006908:	f000 faaa 	bl	8006e60 <abort>
 800690c:	4b04      	ldr	r3, [pc, #16]	; (8006920 <__assert_func+0x38>)
 800690e:	461c      	mov	r4, r3
 8006910:	e7f3      	b.n	80068fa <__assert_func+0x12>
 8006912:	bf00      	nop
 8006914:	2000002c 	.word	0x2000002c
 8006918:	08007745 	.word	0x08007745
 800691c:	08007752 	.word	0x08007752
 8006920:	08007780 	.word	0x08007780

08006924 <fiprintf>:
 8006924:	b40e      	push	{r1, r2, r3}
 8006926:	b503      	push	{r0, r1, lr}
 8006928:	4601      	mov	r1, r0
 800692a:	ab03      	add	r3, sp, #12
 800692c:	4805      	ldr	r0, [pc, #20]	; (8006944 <fiprintf+0x20>)
 800692e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006932:	6800      	ldr	r0, [r0, #0]
 8006934:	9301      	str	r3, [sp, #4]
 8006936:	f000 f895 	bl	8006a64 <_vfiprintf_r>
 800693a:	b002      	add	sp, #8
 800693c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006940:	b003      	add	sp, #12
 8006942:	4770      	bx	lr
 8006944:	2000002c 	.word	0x2000002c

08006948 <__ascii_mbtowc>:
 8006948:	b082      	sub	sp, #8
 800694a:	b901      	cbnz	r1, 800694e <__ascii_mbtowc+0x6>
 800694c:	a901      	add	r1, sp, #4
 800694e:	b142      	cbz	r2, 8006962 <__ascii_mbtowc+0x1a>
 8006950:	b14b      	cbz	r3, 8006966 <__ascii_mbtowc+0x1e>
 8006952:	7813      	ldrb	r3, [r2, #0]
 8006954:	600b      	str	r3, [r1, #0]
 8006956:	7812      	ldrb	r2, [r2, #0]
 8006958:	1e10      	subs	r0, r2, #0
 800695a:	bf18      	it	ne
 800695c:	2001      	movne	r0, #1
 800695e:	b002      	add	sp, #8
 8006960:	4770      	bx	lr
 8006962:	4610      	mov	r0, r2
 8006964:	e7fb      	b.n	800695e <__ascii_mbtowc+0x16>
 8006966:	f06f 0001 	mvn.w	r0, #1
 800696a:	e7f8      	b.n	800695e <__ascii_mbtowc+0x16>

0800696c <memmove>:
 800696c:	4288      	cmp	r0, r1
 800696e:	b510      	push	{r4, lr}
 8006970:	eb01 0402 	add.w	r4, r1, r2
 8006974:	d902      	bls.n	800697c <memmove+0x10>
 8006976:	4284      	cmp	r4, r0
 8006978:	4623      	mov	r3, r4
 800697a:	d807      	bhi.n	800698c <memmove+0x20>
 800697c:	1e43      	subs	r3, r0, #1
 800697e:	42a1      	cmp	r1, r4
 8006980:	d008      	beq.n	8006994 <memmove+0x28>
 8006982:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006986:	f803 2f01 	strb.w	r2, [r3, #1]!
 800698a:	e7f8      	b.n	800697e <memmove+0x12>
 800698c:	4601      	mov	r1, r0
 800698e:	4402      	add	r2, r0
 8006990:	428a      	cmp	r2, r1
 8006992:	d100      	bne.n	8006996 <memmove+0x2a>
 8006994:	bd10      	pop	{r4, pc}
 8006996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800699a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800699e:	e7f7      	b.n	8006990 <memmove+0x24>

080069a0 <__malloc_lock>:
 80069a0:	4801      	ldr	r0, [pc, #4]	; (80069a8 <__malloc_lock+0x8>)
 80069a2:	f000 bc19 	b.w	80071d8 <__retarget_lock_acquire_recursive>
 80069a6:	bf00      	nop
 80069a8:	2000033c 	.word	0x2000033c

080069ac <__malloc_unlock>:
 80069ac:	4801      	ldr	r0, [pc, #4]	; (80069b4 <__malloc_unlock+0x8>)
 80069ae:	f000 bc14 	b.w	80071da <__retarget_lock_release_recursive>
 80069b2:	bf00      	nop
 80069b4:	2000033c 	.word	0x2000033c

080069b8 <_realloc_r>:
 80069b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069bc:	4680      	mov	r8, r0
 80069be:	4614      	mov	r4, r2
 80069c0:	460e      	mov	r6, r1
 80069c2:	b921      	cbnz	r1, 80069ce <_realloc_r+0x16>
 80069c4:	4611      	mov	r1, r2
 80069c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069ca:	f7ff bdad 	b.w	8006528 <_malloc_r>
 80069ce:	b92a      	cbnz	r2, 80069dc <_realloc_r+0x24>
 80069d0:	f7ff fd42 	bl	8006458 <_free_r>
 80069d4:	4625      	mov	r5, r4
 80069d6:	4628      	mov	r0, r5
 80069d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069dc:	f000 fc64 	bl	80072a8 <_malloc_usable_size_r>
 80069e0:	4284      	cmp	r4, r0
 80069e2:	4607      	mov	r7, r0
 80069e4:	d802      	bhi.n	80069ec <_realloc_r+0x34>
 80069e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80069ea:	d812      	bhi.n	8006a12 <_realloc_r+0x5a>
 80069ec:	4621      	mov	r1, r4
 80069ee:	4640      	mov	r0, r8
 80069f0:	f7ff fd9a 	bl	8006528 <_malloc_r>
 80069f4:	4605      	mov	r5, r0
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d0ed      	beq.n	80069d6 <_realloc_r+0x1e>
 80069fa:	42bc      	cmp	r4, r7
 80069fc:	4622      	mov	r2, r4
 80069fe:	4631      	mov	r1, r6
 8006a00:	bf28      	it	cs
 8006a02:	463a      	movcs	r2, r7
 8006a04:	f7ff f984 	bl	8005d10 <memcpy>
 8006a08:	4631      	mov	r1, r6
 8006a0a:	4640      	mov	r0, r8
 8006a0c:	f7ff fd24 	bl	8006458 <_free_r>
 8006a10:	e7e1      	b.n	80069d6 <_realloc_r+0x1e>
 8006a12:	4635      	mov	r5, r6
 8006a14:	e7df      	b.n	80069d6 <_realloc_r+0x1e>

08006a16 <__sfputc_r>:
 8006a16:	6893      	ldr	r3, [r2, #8]
 8006a18:	b410      	push	{r4}
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	6093      	str	r3, [r2, #8]
 8006a20:	da07      	bge.n	8006a32 <__sfputc_r+0x1c>
 8006a22:	6994      	ldr	r4, [r2, #24]
 8006a24:	42a3      	cmp	r3, r4
 8006a26:	db01      	blt.n	8006a2c <__sfputc_r+0x16>
 8006a28:	290a      	cmp	r1, #10
 8006a2a:	d102      	bne.n	8006a32 <__sfputc_r+0x1c>
 8006a2c:	bc10      	pop	{r4}
 8006a2e:	f000 b949 	b.w	8006cc4 <__swbuf_r>
 8006a32:	6813      	ldr	r3, [r2, #0]
 8006a34:	1c58      	adds	r0, r3, #1
 8006a36:	6010      	str	r0, [r2, #0]
 8006a38:	7019      	strb	r1, [r3, #0]
 8006a3a:	4608      	mov	r0, r1
 8006a3c:	bc10      	pop	{r4}
 8006a3e:	4770      	bx	lr

08006a40 <__sfputs_r>:
 8006a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a42:	4606      	mov	r6, r0
 8006a44:	460f      	mov	r7, r1
 8006a46:	4614      	mov	r4, r2
 8006a48:	18d5      	adds	r5, r2, r3
 8006a4a:	42ac      	cmp	r4, r5
 8006a4c:	d101      	bne.n	8006a52 <__sfputs_r+0x12>
 8006a4e:	2000      	movs	r0, #0
 8006a50:	e007      	b.n	8006a62 <__sfputs_r+0x22>
 8006a52:	463a      	mov	r2, r7
 8006a54:	4630      	mov	r0, r6
 8006a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a5a:	f7ff ffdc 	bl	8006a16 <__sfputc_r>
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	d1f3      	bne.n	8006a4a <__sfputs_r+0xa>
 8006a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a64 <_vfiprintf_r>:
 8006a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a68:	460d      	mov	r5, r1
 8006a6a:	4614      	mov	r4, r2
 8006a6c:	4698      	mov	r8, r3
 8006a6e:	4606      	mov	r6, r0
 8006a70:	b09d      	sub	sp, #116	; 0x74
 8006a72:	b118      	cbz	r0, 8006a7c <_vfiprintf_r+0x18>
 8006a74:	6983      	ldr	r3, [r0, #24]
 8006a76:	b90b      	cbnz	r3, 8006a7c <_vfiprintf_r+0x18>
 8006a78:	f000 fb10 	bl	800709c <__sinit>
 8006a7c:	4b89      	ldr	r3, [pc, #548]	; (8006ca4 <_vfiprintf_r+0x240>)
 8006a7e:	429d      	cmp	r5, r3
 8006a80:	d11b      	bne.n	8006aba <_vfiprintf_r+0x56>
 8006a82:	6875      	ldr	r5, [r6, #4]
 8006a84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a86:	07d9      	lsls	r1, r3, #31
 8006a88:	d405      	bmi.n	8006a96 <_vfiprintf_r+0x32>
 8006a8a:	89ab      	ldrh	r3, [r5, #12]
 8006a8c:	059a      	lsls	r2, r3, #22
 8006a8e:	d402      	bmi.n	8006a96 <_vfiprintf_r+0x32>
 8006a90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a92:	f000 fba1 	bl	80071d8 <__retarget_lock_acquire_recursive>
 8006a96:	89ab      	ldrh	r3, [r5, #12]
 8006a98:	071b      	lsls	r3, r3, #28
 8006a9a:	d501      	bpl.n	8006aa0 <_vfiprintf_r+0x3c>
 8006a9c:	692b      	ldr	r3, [r5, #16]
 8006a9e:	b9eb      	cbnz	r3, 8006adc <_vfiprintf_r+0x78>
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f000 f96e 	bl	8006d84 <__swsetup_r>
 8006aa8:	b1c0      	cbz	r0, 8006adc <_vfiprintf_r+0x78>
 8006aaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006aac:	07dc      	lsls	r4, r3, #31
 8006aae:	d50e      	bpl.n	8006ace <_vfiprintf_r+0x6a>
 8006ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab4:	b01d      	add	sp, #116	; 0x74
 8006ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aba:	4b7b      	ldr	r3, [pc, #492]	; (8006ca8 <_vfiprintf_r+0x244>)
 8006abc:	429d      	cmp	r5, r3
 8006abe:	d101      	bne.n	8006ac4 <_vfiprintf_r+0x60>
 8006ac0:	68b5      	ldr	r5, [r6, #8]
 8006ac2:	e7df      	b.n	8006a84 <_vfiprintf_r+0x20>
 8006ac4:	4b79      	ldr	r3, [pc, #484]	; (8006cac <_vfiprintf_r+0x248>)
 8006ac6:	429d      	cmp	r5, r3
 8006ac8:	bf08      	it	eq
 8006aca:	68f5      	ldreq	r5, [r6, #12]
 8006acc:	e7da      	b.n	8006a84 <_vfiprintf_r+0x20>
 8006ace:	89ab      	ldrh	r3, [r5, #12]
 8006ad0:	0598      	lsls	r0, r3, #22
 8006ad2:	d4ed      	bmi.n	8006ab0 <_vfiprintf_r+0x4c>
 8006ad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ad6:	f000 fb80 	bl	80071da <__retarget_lock_release_recursive>
 8006ada:	e7e9      	b.n	8006ab0 <_vfiprintf_r+0x4c>
 8006adc:	2300      	movs	r3, #0
 8006ade:	9309      	str	r3, [sp, #36]	; 0x24
 8006ae0:	2320      	movs	r3, #32
 8006ae2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ae6:	2330      	movs	r3, #48	; 0x30
 8006ae8:	f04f 0901 	mov.w	r9, #1
 8006aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8006af0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006cb0 <_vfiprintf_r+0x24c>
 8006af4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006af8:	4623      	mov	r3, r4
 8006afa:	469a      	mov	sl, r3
 8006afc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b00:	b10a      	cbz	r2, 8006b06 <_vfiprintf_r+0xa2>
 8006b02:	2a25      	cmp	r2, #37	; 0x25
 8006b04:	d1f9      	bne.n	8006afa <_vfiprintf_r+0x96>
 8006b06:	ebba 0b04 	subs.w	fp, sl, r4
 8006b0a:	d00b      	beq.n	8006b24 <_vfiprintf_r+0xc0>
 8006b0c:	465b      	mov	r3, fp
 8006b0e:	4622      	mov	r2, r4
 8006b10:	4629      	mov	r1, r5
 8006b12:	4630      	mov	r0, r6
 8006b14:	f7ff ff94 	bl	8006a40 <__sfputs_r>
 8006b18:	3001      	adds	r0, #1
 8006b1a:	f000 80aa 	beq.w	8006c72 <_vfiprintf_r+0x20e>
 8006b1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b20:	445a      	add	r2, fp
 8006b22:	9209      	str	r2, [sp, #36]	; 0x24
 8006b24:	f89a 3000 	ldrb.w	r3, [sl]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 80a2 	beq.w	8006c72 <_vfiprintf_r+0x20e>
 8006b2e:	2300      	movs	r3, #0
 8006b30:	f04f 32ff 	mov.w	r2, #4294967295
 8006b34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b38:	f10a 0a01 	add.w	sl, sl, #1
 8006b3c:	9304      	str	r3, [sp, #16]
 8006b3e:	9307      	str	r3, [sp, #28]
 8006b40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b44:	931a      	str	r3, [sp, #104]	; 0x68
 8006b46:	4654      	mov	r4, sl
 8006b48:	2205      	movs	r2, #5
 8006b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b4e:	4858      	ldr	r0, [pc, #352]	; (8006cb0 <_vfiprintf_r+0x24c>)
 8006b50:	f7ff f8d0 	bl	8005cf4 <memchr>
 8006b54:	9a04      	ldr	r2, [sp, #16]
 8006b56:	b9d8      	cbnz	r0, 8006b90 <_vfiprintf_r+0x12c>
 8006b58:	06d1      	lsls	r1, r2, #27
 8006b5a:	bf44      	itt	mi
 8006b5c:	2320      	movmi	r3, #32
 8006b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b62:	0713      	lsls	r3, r2, #28
 8006b64:	bf44      	itt	mi
 8006b66:	232b      	movmi	r3, #43	; 0x2b
 8006b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b70:	2b2a      	cmp	r3, #42	; 0x2a
 8006b72:	d015      	beq.n	8006ba0 <_vfiprintf_r+0x13c>
 8006b74:	4654      	mov	r4, sl
 8006b76:	2000      	movs	r0, #0
 8006b78:	f04f 0c0a 	mov.w	ip, #10
 8006b7c:	9a07      	ldr	r2, [sp, #28]
 8006b7e:	4621      	mov	r1, r4
 8006b80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b84:	3b30      	subs	r3, #48	; 0x30
 8006b86:	2b09      	cmp	r3, #9
 8006b88:	d94e      	bls.n	8006c28 <_vfiprintf_r+0x1c4>
 8006b8a:	b1b0      	cbz	r0, 8006bba <_vfiprintf_r+0x156>
 8006b8c:	9207      	str	r2, [sp, #28]
 8006b8e:	e014      	b.n	8006bba <_vfiprintf_r+0x156>
 8006b90:	eba0 0308 	sub.w	r3, r0, r8
 8006b94:	fa09 f303 	lsl.w	r3, r9, r3
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	46a2      	mov	sl, r4
 8006b9c:	9304      	str	r3, [sp, #16]
 8006b9e:	e7d2      	b.n	8006b46 <_vfiprintf_r+0xe2>
 8006ba0:	9b03      	ldr	r3, [sp, #12]
 8006ba2:	1d19      	adds	r1, r3, #4
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	9103      	str	r1, [sp, #12]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	bfbb      	ittet	lt
 8006bac:	425b      	neglt	r3, r3
 8006bae:	f042 0202 	orrlt.w	r2, r2, #2
 8006bb2:	9307      	strge	r3, [sp, #28]
 8006bb4:	9307      	strlt	r3, [sp, #28]
 8006bb6:	bfb8      	it	lt
 8006bb8:	9204      	strlt	r2, [sp, #16]
 8006bba:	7823      	ldrb	r3, [r4, #0]
 8006bbc:	2b2e      	cmp	r3, #46	; 0x2e
 8006bbe:	d10c      	bne.n	8006bda <_vfiprintf_r+0x176>
 8006bc0:	7863      	ldrb	r3, [r4, #1]
 8006bc2:	2b2a      	cmp	r3, #42	; 0x2a
 8006bc4:	d135      	bne.n	8006c32 <_vfiprintf_r+0x1ce>
 8006bc6:	9b03      	ldr	r3, [sp, #12]
 8006bc8:	3402      	adds	r4, #2
 8006bca:	1d1a      	adds	r2, r3, #4
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	9203      	str	r2, [sp, #12]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	bfb8      	it	lt
 8006bd4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bd8:	9305      	str	r3, [sp, #20]
 8006bda:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006cb4 <_vfiprintf_r+0x250>
 8006bde:	2203      	movs	r2, #3
 8006be0:	4650      	mov	r0, sl
 8006be2:	7821      	ldrb	r1, [r4, #0]
 8006be4:	f7ff f886 	bl	8005cf4 <memchr>
 8006be8:	b140      	cbz	r0, 8006bfc <_vfiprintf_r+0x198>
 8006bea:	2340      	movs	r3, #64	; 0x40
 8006bec:	eba0 000a 	sub.w	r0, r0, sl
 8006bf0:	fa03 f000 	lsl.w	r0, r3, r0
 8006bf4:	9b04      	ldr	r3, [sp, #16]
 8006bf6:	3401      	adds	r4, #1
 8006bf8:	4303      	orrs	r3, r0
 8006bfa:	9304      	str	r3, [sp, #16]
 8006bfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c00:	2206      	movs	r2, #6
 8006c02:	482d      	ldr	r0, [pc, #180]	; (8006cb8 <_vfiprintf_r+0x254>)
 8006c04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c08:	f7ff f874 	bl	8005cf4 <memchr>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	d03f      	beq.n	8006c90 <_vfiprintf_r+0x22c>
 8006c10:	4b2a      	ldr	r3, [pc, #168]	; (8006cbc <_vfiprintf_r+0x258>)
 8006c12:	bb1b      	cbnz	r3, 8006c5c <_vfiprintf_r+0x1f8>
 8006c14:	9b03      	ldr	r3, [sp, #12]
 8006c16:	3307      	adds	r3, #7
 8006c18:	f023 0307 	bic.w	r3, r3, #7
 8006c1c:	3308      	adds	r3, #8
 8006c1e:	9303      	str	r3, [sp, #12]
 8006c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c22:	443b      	add	r3, r7
 8006c24:	9309      	str	r3, [sp, #36]	; 0x24
 8006c26:	e767      	b.n	8006af8 <_vfiprintf_r+0x94>
 8006c28:	460c      	mov	r4, r1
 8006c2a:	2001      	movs	r0, #1
 8006c2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c30:	e7a5      	b.n	8006b7e <_vfiprintf_r+0x11a>
 8006c32:	2300      	movs	r3, #0
 8006c34:	f04f 0c0a 	mov.w	ip, #10
 8006c38:	4619      	mov	r1, r3
 8006c3a:	3401      	adds	r4, #1
 8006c3c:	9305      	str	r3, [sp, #20]
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c44:	3a30      	subs	r2, #48	; 0x30
 8006c46:	2a09      	cmp	r2, #9
 8006c48:	d903      	bls.n	8006c52 <_vfiprintf_r+0x1ee>
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d0c5      	beq.n	8006bda <_vfiprintf_r+0x176>
 8006c4e:	9105      	str	r1, [sp, #20]
 8006c50:	e7c3      	b.n	8006bda <_vfiprintf_r+0x176>
 8006c52:	4604      	mov	r4, r0
 8006c54:	2301      	movs	r3, #1
 8006c56:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c5a:	e7f0      	b.n	8006c3e <_vfiprintf_r+0x1da>
 8006c5c:	ab03      	add	r3, sp, #12
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	462a      	mov	r2, r5
 8006c62:	4630      	mov	r0, r6
 8006c64:	4b16      	ldr	r3, [pc, #88]	; (8006cc0 <_vfiprintf_r+0x25c>)
 8006c66:	a904      	add	r1, sp, #16
 8006c68:	f7fd fddc 	bl	8004824 <_printf_float>
 8006c6c:	4607      	mov	r7, r0
 8006c6e:	1c78      	adds	r0, r7, #1
 8006c70:	d1d6      	bne.n	8006c20 <_vfiprintf_r+0x1bc>
 8006c72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c74:	07d9      	lsls	r1, r3, #31
 8006c76:	d405      	bmi.n	8006c84 <_vfiprintf_r+0x220>
 8006c78:	89ab      	ldrh	r3, [r5, #12]
 8006c7a:	059a      	lsls	r2, r3, #22
 8006c7c:	d402      	bmi.n	8006c84 <_vfiprintf_r+0x220>
 8006c7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c80:	f000 faab 	bl	80071da <__retarget_lock_release_recursive>
 8006c84:	89ab      	ldrh	r3, [r5, #12]
 8006c86:	065b      	lsls	r3, r3, #25
 8006c88:	f53f af12 	bmi.w	8006ab0 <_vfiprintf_r+0x4c>
 8006c8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c8e:	e711      	b.n	8006ab4 <_vfiprintf_r+0x50>
 8006c90:	ab03      	add	r3, sp, #12
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	462a      	mov	r2, r5
 8006c96:	4630      	mov	r0, r6
 8006c98:	4b09      	ldr	r3, [pc, #36]	; (8006cc0 <_vfiprintf_r+0x25c>)
 8006c9a:	a904      	add	r1, sp, #16
 8006c9c:	f7fe f85e 	bl	8004d5c <_printf_i>
 8006ca0:	e7e4      	b.n	8006c6c <_vfiprintf_r+0x208>
 8006ca2:	bf00      	nop
 8006ca4:	080078ac 	.word	0x080078ac
 8006ca8:	080078cc 	.word	0x080078cc
 8006cac:	0800788c 	.word	0x0800788c
 8006cb0:	08007734 	.word	0x08007734
 8006cb4:	0800773a 	.word	0x0800773a
 8006cb8:	0800773e 	.word	0x0800773e
 8006cbc:	08004825 	.word	0x08004825
 8006cc0:	08006a41 	.word	0x08006a41

08006cc4 <__swbuf_r>:
 8006cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cc6:	460e      	mov	r6, r1
 8006cc8:	4614      	mov	r4, r2
 8006cca:	4605      	mov	r5, r0
 8006ccc:	b118      	cbz	r0, 8006cd6 <__swbuf_r+0x12>
 8006cce:	6983      	ldr	r3, [r0, #24]
 8006cd0:	b90b      	cbnz	r3, 8006cd6 <__swbuf_r+0x12>
 8006cd2:	f000 f9e3 	bl	800709c <__sinit>
 8006cd6:	4b21      	ldr	r3, [pc, #132]	; (8006d5c <__swbuf_r+0x98>)
 8006cd8:	429c      	cmp	r4, r3
 8006cda:	d12b      	bne.n	8006d34 <__swbuf_r+0x70>
 8006cdc:	686c      	ldr	r4, [r5, #4]
 8006cde:	69a3      	ldr	r3, [r4, #24]
 8006ce0:	60a3      	str	r3, [r4, #8]
 8006ce2:	89a3      	ldrh	r3, [r4, #12]
 8006ce4:	071a      	lsls	r2, r3, #28
 8006ce6:	d52f      	bpl.n	8006d48 <__swbuf_r+0x84>
 8006ce8:	6923      	ldr	r3, [r4, #16]
 8006cea:	b36b      	cbz	r3, 8006d48 <__swbuf_r+0x84>
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	6820      	ldr	r0, [r4, #0]
 8006cf0:	b2f6      	uxtb	r6, r6
 8006cf2:	1ac0      	subs	r0, r0, r3
 8006cf4:	6963      	ldr	r3, [r4, #20]
 8006cf6:	4637      	mov	r7, r6
 8006cf8:	4283      	cmp	r3, r0
 8006cfa:	dc04      	bgt.n	8006d06 <__swbuf_r+0x42>
 8006cfc:	4621      	mov	r1, r4
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f000 f938 	bl	8006f74 <_fflush_r>
 8006d04:	bb30      	cbnz	r0, 8006d54 <__swbuf_r+0x90>
 8006d06:	68a3      	ldr	r3, [r4, #8]
 8006d08:	3001      	adds	r0, #1
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	60a3      	str	r3, [r4, #8]
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	1c5a      	adds	r2, r3, #1
 8006d12:	6022      	str	r2, [r4, #0]
 8006d14:	701e      	strb	r6, [r3, #0]
 8006d16:	6963      	ldr	r3, [r4, #20]
 8006d18:	4283      	cmp	r3, r0
 8006d1a:	d004      	beq.n	8006d26 <__swbuf_r+0x62>
 8006d1c:	89a3      	ldrh	r3, [r4, #12]
 8006d1e:	07db      	lsls	r3, r3, #31
 8006d20:	d506      	bpl.n	8006d30 <__swbuf_r+0x6c>
 8006d22:	2e0a      	cmp	r6, #10
 8006d24:	d104      	bne.n	8006d30 <__swbuf_r+0x6c>
 8006d26:	4621      	mov	r1, r4
 8006d28:	4628      	mov	r0, r5
 8006d2a:	f000 f923 	bl	8006f74 <_fflush_r>
 8006d2e:	b988      	cbnz	r0, 8006d54 <__swbuf_r+0x90>
 8006d30:	4638      	mov	r0, r7
 8006d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d34:	4b0a      	ldr	r3, [pc, #40]	; (8006d60 <__swbuf_r+0x9c>)
 8006d36:	429c      	cmp	r4, r3
 8006d38:	d101      	bne.n	8006d3e <__swbuf_r+0x7a>
 8006d3a:	68ac      	ldr	r4, [r5, #8]
 8006d3c:	e7cf      	b.n	8006cde <__swbuf_r+0x1a>
 8006d3e:	4b09      	ldr	r3, [pc, #36]	; (8006d64 <__swbuf_r+0xa0>)
 8006d40:	429c      	cmp	r4, r3
 8006d42:	bf08      	it	eq
 8006d44:	68ec      	ldreq	r4, [r5, #12]
 8006d46:	e7ca      	b.n	8006cde <__swbuf_r+0x1a>
 8006d48:	4621      	mov	r1, r4
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	f000 f81a 	bl	8006d84 <__swsetup_r>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	d0cb      	beq.n	8006cec <__swbuf_r+0x28>
 8006d54:	f04f 37ff 	mov.w	r7, #4294967295
 8006d58:	e7ea      	b.n	8006d30 <__swbuf_r+0x6c>
 8006d5a:	bf00      	nop
 8006d5c:	080078ac 	.word	0x080078ac
 8006d60:	080078cc 	.word	0x080078cc
 8006d64:	0800788c 	.word	0x0800788c

08006d68 <__ascii_wctomb>:
 8006d68:	4603      	mov	r3, r0
 8006d6a:	4608      	mov	r0, r1
 8006d6c:	b141      	cbz	r1, 8006d80 <__ascii_wctomb+0x18>
 8006d6e:	2aff      	cmp	r2, #255	; 0xff
 8006d70:	d904      	bls.n	8006d7c <__ascii_wctomb+0x14>
 8006d72:	228a      	movs	r2, #138	; 0x8a
 8006d74:	f04f 30ff 	mov.w	r0, #4294967295
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	4770      	bx	lr
 8006d7c:	2001      	movs	r0, #1
 8006d7e:	700a      	strb	r2, [r1, #0]
 8006d80:	4770      	bx	lr
	...

08006d84 <__swsetup_r>:
 8006d84:	4b32      	ldr	r3, [pc, #200]	; (8006e50 <__swsetup_r+0xcc>)
 8006d86:	b570      	push	{r4, r5, r6, lr}
 8006d88:	681d      	ldr	r5, [r3, #0]
 8006d8a:	4606      	mov	r6, r0
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	b125      	cbz	r5, 8006d9a <__swsetup_r+0x16>
 8006d90:	69ab      	ldr	r3, [r5, #24]
 8006d92:	b913      	cbnz	r3, 8006d9a <__swsetup_r+0x16>
 8006d94:	4628      	mov	r0, r5
 8006d96:	f000 f981 	bl	800709c <__sinit>
 8006d9a:	4b2e      	ldr	r3, [pc, #184]	; (8006e54 <__swsetup_r+0xd0>)
 8006d9c:	429c      	cmp	r4, r3
 8006d9e:	d10f      	bne.n	8006dc0 <__swsetup_r+0x3c>
 8006da0:	686c      	ldr	r4, [r5, #4]
 8006da2:	89a3      	ldrh	r3, [r4, #12]
 8006da4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006da8:	0719      	lsls	r1, r3, #28
 8006daa:	d42c      	bmi.n	8006e06 <__swsetup_r+0x82>
 8006dac:	06dd      	lsls	r5, r3, #27
 8006dae:	d411      	bmi.n	8006dd4 <__swsetup_r+0x50>
 8006db0:	2309      	movs	r3, #9
 8006db2:	6033      	str	r3, [r6, #0]
 8006db4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006db8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dbc:	81a3      	strh	r3, [r4, #12]
 8006dbe:	e03e      	b.n	8006e3e <__swsetup_r+0xba>
 8006dc0:	4b25      	ldr	r3, [pc, #148]	; (8006e58 <__swsetup_r+0xd4>)
 8006dc2:	429c      	cmp	r4, r3
 8006dc4:	d101      	bne.n	8006dca <__swsetup_r+0x46>
 8006dc6:	68ac      	ldr	r4, [r5, #8]
 8006dc8:	e7eb      	b.n	8006da2 <__swsetup_r+0x1e>
 8006dca:	4b24      	ldr	r3, [pc, #144]	; (8006e5c <__swsetup_r+0xd8>)
 8006dcc:	429c      	cmp	r4, r3
 8006dce:	bf08      	it	eq
 8006dd0:	68ec      	ldreq	r4, [r5, #12]
 8006dd2:	e7e6      	b.n	8006da2 <__swsetup_r+0x1e>
 8006dd4:	0758      	lsls	r0, r3, #29
 8006dd6:	d512      	bpl.n	8006dfe <__swsetup_r+0x7a>
 8006dd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dda:	b141      	cbz	r1, 8006dee <__swsetup_r+0x6a>
 8006ddc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006de0:	4299      	cmp	r1, r3
 8006de2:	d002      	beq.n	8006dea <__swsetup_r+0x66>
 8006de4:	4630      	mov	r0, r6
 8006de6:	f7ff fb37 	bl	8006458 <_free_r>
 8006dea:	2300      	movs	r3, #0
 8006dec:	6363      	str	r3, [r4, #52]	; 0x34
 8006dee:	89a3      	ldrh	r3, [r4, #12]
 8006df0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006df4:	81a3      	strh	r3, [r4, #12]
 8006df6:	2300      	movs	r3, #0
 8006df8:	6063      	str	r3, [r4, #4]
 8006dfa:	6923      	ldr	r3, [r4, #16]
 8006dfc:	6023      	str	r3, [r4, #0]
 8006dfe:	89a3      	ldrh	r3, [r4, #12]
 8006e00:	f043 0308 	orr.w	r3, r3, #8
 8006e04:	81a3      	strh	r3, [r4, #12]
 8006e06:	6923      	ldr	r3, [r4, #16]
 8006e08:	b94b      	cbnz	r3, 8006e1e <__swsetup_r+0x9a>
 8006e0a:	89a3      	ldrh	r3, [r4, #12]
 8006e0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e14:	d003      	beq.n	8006e1e <__swsetup_r+0x9a>
 8006e16:	4621      	mov	r1, r4
 8006e18:	4630      	mov	r0, r6
 8006e1a:	f000 fa05 	bl	8007228 <__smakebuf_r>
 8006e1e:	89a0      	ldrh	r0, [r4, #12]
 8006e20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e24:	f010 0301 	ands.w	r3, r0, #1
 8006e28:	d00a      	beq.n	8006e40 <__swsetup_r+0xbc>
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	60a3      	str	r3, [r4, #8]
 8006e2e:	6963      	ldr	r3, [r4, #20]
 8006e30:	425b      	negs	r3, r3
 8006e32:	61a3      	str	r3, [r4, #24]
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	b943      	cbnz	r3, 8006e4a <__swsetup_r+0xc6>
 8006e38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e3c:	d1ba      	bne.n	8006db4 <__swsetup_r+0x30>
 8006e3e:	bd70      	pop	{r4, r5, r6, pc}
 8006e40:	0781      	lsls	r1, r0, #30
 8006e42:	bf58      	it	pl
 8006e44:	6963      	ldrpl	r3, [r4, #20]
 8006e46:	60a3      	str	r3, [r4, #8]
 8006e48:	e7f4      	b.n	8006e34 <__swsetup_r+0xb0>
 8006e4a:	2000      	movs	r0, #0
 8006e4c:	e7f7      	b.n	8006e3e <__swsetup_r+0xba>
 8006e4e:	bf00      	nop
 8006e50:	2000002c 	.word	0x2000002c
 8006e54:	080078ac 	.word	0x080078ac
 8006e58:	080078cc 	.word	0x080078cc
 8006e5c:	0800788c 	.word	0x0800788c

08006e60 <abort>:
 8006e60:	2006      	movs	r0, #6
 8006e62:	b508      	push	{r3, lr}
 8006e64:	f000 fa50 	bl	8007308 <raise>
 8006e68:	2001      	movs	r0, #1
 8006e6a:	f7fa fcf3 	bl	8001854 <_exit>
	...

08006e70 <__sflush_r>:
 8006e70:	898a      	ldrh	r2, [r1, #12]
 8006e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e74:	4605      	mov	r5, r0
 8006e76:	0710      	lsls	r0, r2, #28
 8006e78:	460c      	mov	r4, r1
 8006e7a:	d457      	bmi.n	8006f2c <__sflush_r+0xbc>
 8006e7c:	684b      	ldr	r3, [r1, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	dc04      	bgt.n	8006e8c <__sflush_r+0x1c>
 8006e82:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	dc01      	bgt.n	8006e8c <__sflush_r+0x1c>
 8006e88:	2000      	movs	r0, #0
 8006e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e8e:	2e00      	cmp	r6, #0
 8006e90:	d0fa      	beq.n	8006e88 <__sflush_r+0x18>
 8006e92:	2300      	movs	r3, #0
 8006e94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e98:	682f      	ldr	r7, [r5, #0]
 8006e9a:	602b      	str	r3, [r5, #0]
 8006e9c:	d032      	beq.n	8006f04 <__sflush_r+0x94>
 8006e9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ea0:	89a3      	ldrh	r3, [r4, #12]
 8006ea2:	075a      	lsls	r2, r3, #29
 8006ea4:	d505      	bpl.n	8006eb2 <__sflush_r+0x42>
 8006ea6:	6863      	ldr	r3, [r4, #4]
 8006ea8:	1ac0      	subs	r0, r0, r3
 8006eaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006eac:	b10b      	cbz	r3, 8006eb2 <__sflush_r+0x42>
 8006eae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006eb0:	1ac0      	subs	r0, r0, r3
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eb8:	4628      	mov	r0, r5
 8006eba:	6a21      	ldr	r1, [r4, #32]
 8006ebc:	47b0      	blx	r6
 8006ebe:	1c43      	adds	r3, r0, #1
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	d106      	bne.n	8006ed2 <__sflush_r+0x62>
 8006ec4:	6829      	ldr	r1, [r5, #0]
 8006ec6:	291d      	cmp	r1, #29
 8006ec8:	d82c      	bhi.n	8006f24 <__sflush_r+0xb4>
 8006eca:	4a29      	ldr	r2, [pc, #164]	; (8006f70 <__sflush_r+0x100>)
 8006ecc:	40ca      	lsrs	r2, r1
 8006ece:	07d6      	lsls	r6, r2, #31
 8006ed0:	d528      	bpl.n	8006f24 <__sflush_r+0xb4>
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	6062      	str	r2, [r4, #4]
 8006ed6:	6922      	ldr	r2, [r4, #16]
 8006ed8:	04d9      	lsls	r1, r3, #19
 8006eda:	6022      	str	r2, [r4, #0]
 8006edc:	d504      	bpl.n	8006ee8 <__sflush_r+0x78>
 8006ede:	1c42      	adds	r2, r0, #1
 8006ee0:	d101      	bne.n	8006ee6 <__sflush_r+0x76>
 8006ee2:	682b      	ldr	r3, [r5, #0]
 8006ee4:	b903      	cbnz	r3, 8006ee8 <__sflush_r+0x78>
 8006ee6:	6560      	str	r0, [r4, #84]	; 0x54
 8006ee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006eea:	602f      	str	r7, [r5, #0]
 8006eec:	2900      	cmp	r1, #0
 8006eee:	d0cb      	beq.n	8006e88 <__sflush_r+0x18>
 8006ef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ef4:	4299      	cmp	r1, r3
 8006ef6:	d002      	beq.n	8006efe <__sflush_r+0x8e>
 8006ef8:	4628      	mov	r0, r5
 8006efa:	f7ff faad 	bl	8006458 <_free_r>
 8006efe:	2000      	movs	r0, #0
 8006f00:	6360      	str	r0, [r4, #52]	; 0x34
 8006f02:	e7c2      	b.n	8006e8a <__sflush_r+0x1a>
 8006f04:	6a21      	ldr	r1, [r4, #32]
 8006f06:	2301      	movs	r3, #1
 8006f08:	4628      	mov	r0, r5
 8006f0a:	47b0      	blx	r6
 8006f0c:	1c41      	adds	r1, r0, #1
 8006f0e:	d1c7      	bne.n	8006ea0 <__sflush_r+0x30>
 8006f10:	682b      	ldr	r3, [r5, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d0c4      	beq.n	8006ea0 <__sflush_r+0x30>
 8006f16:	2b1d      	cmp	r3, #29
 8006f18:	d001      	beq.n	8006f1e <__sflush_r+0xae>
 8006f1a:	2b16      	cmp	r3, #22
 8006f1c:	d101      	bne.n	8006f22 <__sflush_r+0xb2>
 8006f1e:	602f      	str	r7, [r5, #0]
 8006f20:	e7b2      	b.n	8006e88 <__sflush_r+0x18>
 8006f22:	89a3      	ldrh	r3, [r4, #12]
 8006f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f28:	81a3      	strh	r3, [r4, #12]
 8006f2a:	e7ae      	b.n	8006e8a <__sflush_r+0x1a>
 8006f2c:	690f      	ldr	r7, [r1, #16]
 8006f2e:	2f00      	cmp	r7, #0
 8006f30:	d0aa      	beq.n	8006e88 <__sflush_r+0x18>
 8006f32:	0793      	lsls	r3, r2, #30
 8006f34:	bf18      	it	ne
 8006f36:	2300      	movne	r3, #0
 8006f38:	680e      	ldr	r6, [r1, #0]
 8006f3a:	bf08      	it	eq
 8006f3c:	694b      	ldreq	r3, [r1, #20]
 8006f3e:	1bf6      	subs	r6, r6, r7
 8006f40:	600f      	str	r7, [r1, #0]
 8006f42:	608b      	str	r3, [r1, #8]
 8006f44:	2e00      	cmp	r6, #0
 8006f46:	dd9f      	ble.n	8006e88 <__sflush_r+0x18>
 8006f48:	4633      	mov	r3, r6
 8006f4a:	463a      	mov	r2, r7
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	6a21      	ldr	r1, [r4, #32]
 8006f50:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006f54:	47e0      	blx	ip
 8006f56:	2800      	cmp	r0, #0
 8006f58:	dc06      	bgt.n	8006f68 <__sflush_r+0xf8>
 8006f5a:	89a3      	ldrh	r3, [r4, #12]
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f64:	81a3      	strh	r3, [r4, #12]
 8006f66:	e790      	b.n	8006e8a <__sflush_r+0x1a>
 8006f68:	4407      	add	r7, r0
 8006f6a:	1a36      	subs	r6, r6, r0
 8006f6c:	e7ea      	b.n	8006f44 <__sflush_r+0xd4>
 8006f6e:	bf00      	nop
 8006f70:	20400001 	.word	0x20400001

08006f74 <_fflush_r>:
 8006f74:	b538      	push	{r3, r4, r5, lr}
 8006f76:	690b      	ldr	r3, [r1, #16]
 8006f78:	4605      	mov	r5, r0
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	b913      	cbnz	r3, 8006f84 <_fflush_r+0x10>
 8006f7e:	2500      	movs	r5, #0
 8006f80:	4628      	mov	r0, r5
 8006f82:	bd38      	pop	{r3, r4, r5, pc}
 8006f84:	b118      	cbz	r0, 8006f8e <_fflush_r+0x1a>
 8006f86:	6983      	ldr	r3, [r0, #24]
 8006f88:	b90b      	cbnz	r3, 8006f8e <_fflush_r+0x1a>
 8006f8a:	f000 f887 	bl	800709c <__sinit>
 8006f8e:	4b14      	ldr	r3, [pc, #80]	; (8006fe0 <_fflush_r+0x6c>)
 8006f90:	429c      	cmp	r4, r3
 8006f92:	d11b      	bne.n	8006fcc <_fflush_r+0x58>
 8006f94:	686c      	ldr	r4, [r5, #4]
 8006f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0ef      	beq.n	8006f7e <_fflush_r+0xa>
 8006f9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fa0:	07d0      	lsls	r0, r2, #31
 8006fa2:	d404      	bmi.n	8006fae <_fflush_r+0x3a>
 8006fa4:	0599      	lsls	r1, r3, #22
 8006fa6:	d402      	bmi.n	8006fae <_fflush_r+0x3a>
 8006fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006faa:	f000 f915 	bl	80071d8 <__retarget_lock_acquire_recursive>
 8006fae:	4628      	mov	r0, r5
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	f7ff ff5d 	bl	8006e70 <__sflush_r>
 8006fb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fb8:	4605      	mov	r5, r0
 8006fba:	07da      	lsls	r2, r3, #31
 8006fbc:	d4e0      	bmi.n	8006f80 <_fflush_r+0xc>
 8006fbe:	89a3      	ldrh	r3, [r4, #12]
 8006fc0:	059b      	lsls	r3, r3, #22
 8006fc2:	d4dd      	bmi.n	8006f80 <_fflush_r+0xc>
 8006fc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fc6:	f000 f908 	bl	80071da <__retarget_lock_release_recursive>
 8006fca:	e7d9      	b.n	8006f80 <_fflush_r+0xc>
 8006fcc:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <_fflush_r+0x70>)
 8006fce:	429c      	cmp	r4, r3
 8006fd0:	d101      	bne.n	8006fd6 <_fflush_r+0x62>
 8006fd2:	68ac      	ldr	r4, [r5, #8]
 8006fd4:	e7df      	b.n	8006f96 <_fflush_r+0x22>
 8006fd6:	4b04      	ldr	r3, [pc, #16]	; (8006fe8 <_fflush_r+0x74>)
 8006fd8:	429c      	cmp	r4, r3
 8006fda:	bf08      	it	eq
 8006fdc:	68ec      	ldreq	r4, [r5, #12]
 8006fde:	e7da      	b.n	8006f96 <_fflush_r+0x22>
 8006fe0:	080078ac 	.word	0x080078ac
 8006fe4:	080078cc 	.word	0x080078cc
 8006fe8:	0800788c 	.word	0x0800788c

08006fec <std>:
 8006fec:	2300      	movs	r3, #0
 8006fee:	b510      	push	{r4, lr}
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ffa:	6083      	str	r3, [r0, #8]
 8006ffc:	8181      	strh	r1, [r0, #12]
 8006ffe:	6643      	str	r3, [r0, #100]	; 0x64
 8007000:	81c2      	strh	r2, [r0, #14]
 8007002:	6183      	str	r3, [r0, #24]
 8007004:	4619      	mov	r1, r3
 8007006:	2208      	movs	r2, #8
 8007008:	305c      	adds	r0, #92	; 0x5c
 800700a:	f7fd fb65 	bl	80046d8 <memset>
 800700e:	4b05      	ldr	r3, [pc, #20]	; (8007024 <std+0x38>)
 8007010:	6224      	str	r4, [r4, #32]
 8007012:	6263      	str	r3, [r4, #36]	; 0x24
 8007014:	4b04      	ldr	r3, [pc, #16]	; (8007028 <std+0x3c>)
 8007016:	62a3      	str	r3, [r4, #40]	; 0x28
 8007018:	4b04      	ldr	r3, [pc, #16]	; (800702c <std+0x40>)
 800701a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800701c:	4b04      	ldr	r3, [pc, #16]	; (8007030 <std+0x44>)
 800701e:	6323      	str	r3, [r4, #48]	; 0x30
 8007020:	bd10      	pop	{r4, pc}
 8007022:	bf00      	nop
 8007024:	08007341 	.word	0x08007341
 8007028:	08007363 	.word	0x08007363
 800702c:	0800739b 	.word	0x0800739b
 8007030:	080073bf 	.word	0x080073bf

08007034 <_cleanup_r>:
 8007034:	4901      	ldr	r1, [pc, #4]	; (800703c <_cleanup_r+0x8>)
 8007036:	f000 b8af 	b.w	8007198 <_fwalk_reent>
 800703a:	bf00      	nop
 800703c:	08006f75 	.word	0x08006f75

08007040 <__sfmoreglue>:
 8007040:	2268      	movs	r2, #104	; 0x68
 8007042:	b570      	push	{r4, r5, r6, lr}
 8007044:	1e4d      	subs	r5, r1, #1
 8007046:	4355      	muls	r5, r2
 8007048:	460e      	mov	r6, r1
 800704a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800704e:	f7ff fa6b 	bl	8006528 <_malloc_r>
 8007052:	4604      	mov	r4, r0
 8007054:	b140      	cbz	r0, 8007068 <__sfmoreglue+0x28>
 8007056:	2100      	movs	r1, #0
 8007058:	e9c0 1600 	strd	r1, r6, [r0]
 800705c:	300c      	adds	r0, #12
 800705e:	60a0      	str	r0, [r4, #8]
 8007060:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007064:	f7fd fb38 	bl	80046d8 <memset>
 8007068:	4620      	mov	r0, r4
 800706a:	bd70      	pop	{r4, r5, r6, pc}

0800706c <__sfp_lock_acquire>:
 800706c:	4801      	ldr	r0, [pc, #4]	; (8007074 <__sfp_lock_acquire+0x8>)
 800706e:	f000 b8b3 	b.w	80071d8 <__retarget_lock_acquire_recursive>
 8007072:	bf00      	nop
 8007074:	2000033d 	.word	0x2000033d

08007078 <__sfp_lock_release>:
 8007078:	4801      	ldr	r0, [pc, #4]	; (8007080 <__sfp_lock_release+0x8>)
 800707a:	f000 b8ae 	b.w	80071da <__retarget_lock_release_recursive>
 800707e:	bf00      	nop
 8007080:	2000033d 	.word	0x2000033d

08007084 <__sinit_lock_acquire>:
 8007084:	4801      	ldr	r0, [pc, #4]	; (800708c <__sinit_lock_acquire+0x8>)
 8007086:	f000 b8a7 	b.w	80071d8 <__retarget_lock_acquire_recursive>
 800708a:	bf00      	nop
 800708c:	2000033e 	.word	0x2000033e

08007090 <__sinit_lock_release>:
 8007090:	4801      	ldr	r0, [pc, #4]	; (8007098 <__sinit_lock_release+0x8>)
 8007092:	f000 b8a2 	b.w	80071da <__retarget_lock_release_recursive>
 8007096:	bf00      	nop
 8007098:	2000033e 	.word	0x2000033e

0800709c <__sinit>:
 800709c:	b510      	push	{r4, lr}
 800709e:	4604      	mov	r4, r0
 80070a0:	f7ff fff0 	bl	8007084 <__sinit_lock_acquire>
 80070a4:	69a3      	ldr	r3, [r4, #24]
 80070a6:	b11b      	cbz	r3, 80070b0 <__sinit+0x14>
 80070a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070ac:	f7ff bff0 	b.w	8007090 <__sinit_lock_release>
 80070b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070b4:	6523      	str	r3, [r4, #80]	; 0x50
 80070b6:	4b13      	ldr	r3, [pc, #76]	; (8007104 <__sinit+0x68>)
 80070b8:	4a13      	ldr	r2, [pc, #76]	; (8007108 <__sinit+0x6c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80070be:	42a3      	cmp	r3, r4
 80070c0:	bf08      	it	eq
 80070c2:	2301      	moveq	r3, #1
 80070c4:	4620      	mov	r0, r4
 80070c6:	bf08      	it	eq
 80070c8:	61a3      	streq	r3, [r4, #24]
 80070ca:	f000 f81f 	bl	800710c <__sfp>
 80070ce:	6060      	str	r0, [r4, #4]
 80070d0:	4620      	mov	r0, r4
 80070d2:	f000 f81b 	bl	800710c <__sfp>
 80070d6:	60a0      	str	r0, [r4, #8]
 80070d8:	4620      	mov	r0, r4
 80070da:	f000 f817 	bl	800710c <__sfp>
 80070de:	2200      	movs	r2, #0
 80070e0:	2104      	movs	r1, #4
 80070e2:	60e0      	str	r0, [r4, #12]
 80070e4:	6860      	ldr	r0, [r4, #4]
 80070e6:	f7ff ff81 	bl	8006fec <std>
 80070ea:	2201      	movs	r2, #1
 80070ec:	2109      	movs	r1, #9
 80070ee:	68a0      	ldr	r0, [r4, #8]
 80070f0:	f7ff ff7c 	bl	8006fec <std>
 80070f4:	2202      	movs	r2, #2
 80070f6:	2112      	movs	r1, #18
 80070f8:	68e0      	ldr	r0, [r4, #12]
 80070fa:	f7ff ff77 	bl	8006fec <std>
 80070fe:	2301      	movs	r3, #1
 8007100:	61a3      	str	r3, [r4, #24]
 8007102:	e7d1      	b.n	80070a8 <__sinit+0xc>
 8007104:	08007514 	.word	0x08007514
 8007108:	08007035 	.word	0x08007035

0800710c <__sfp>:
 800710c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800710e:	4607      	mov	r7, r0
 8007110:	f7ff ffac 	bl	800706c <__sfp_lock_acquire>
 8007114:	4b1e      	ldr	r3, [pc, #120]	; (8007190 <__sfp+0x84>)
 8007116:	681e      	ldr	r6, [r3, #0]
 8007118:	69b3      	ldr	r3, [r6, #24]
 800711a:	b913      	cbnz	r3, 8007122 <__sfp+0x16>
 800711c:	4630      	mov	r0, r6
 800711e:	f7ff ffbd 	bl	800709c <__sinit>
 8007122:	3648      	adds	r6, #72	; 0x48
 8007124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007128:	3b01      	subs	r3, #1
 800712a:	d503      	bpl.n	8007134 <__sfp+0x28>
 800712c:	6833      	ldr	r3, [r6, #0]
 800712e:	b30b      	cbz	r3, 8007174 <__sfp+0x68>
 8007130:	6836      	ldr	r6, [r6, #0]
 8007132:	e7f7      	b.n	8007124 <__sfp+0x18>
 8007134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007138:	b9d5      	cbnz	r5, 8007170 <__sfp+0x64>
 800713a:	4b16      	ldr	r3, [pc, #88]	; (8007194 <__sfp+0x88>)
 800713c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007140:	60e3      	str	r3, [r4, #12]
 8007142:	6665      	str	r5, [r4, #100]	; 0x64
 8007144:	f000 f847 	bl	80071d6 <__retarget_lock_init_recursive>
 8007148:	f7ff ff96 	bl	8007078 <__sfp_lock_release>
 800714c:	2208      	movs	r2, #8
 800714e:	4629      	mov	r1, r5
 8007150:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007154:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007158:	6025      	str	r5, [r4, #0]
 800715a:	61a5      	str	r5, [r4, #24]
 800715c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007160:	f7fd faba 	bl	80046d8 <memset>
 8007164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800716c:	4620      	mov	r0, r4
 800716e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007170:	3468      	adds	r4, #104	; 0x68
 8007172:	e7d9      	b.n	8007128 <__sfp+0x1c>
 8007174:	2104      	movs	r1, #4
 8007176:	4638      	mov	r0, r7
 8007178:	f7ff ff62 	bl	8007040 <__sfmoreglue>
 800717c:	4604      	mov	r4, r0
 800717e:	6030      	str	r0, [r6, #0]
 8007180:	2800      	cmp	r0, #0
 8007182:	d1d5      	bne.n	8007130 <__sfp+0x24>
 8007184:	f7ff ff78 	bl	8007078 <__sfp_lock_release>
 8007188:	230c      	movs	r3, #12
 800718a:	603b      	str	r3, [r7, #0]
 800718c:	e7ee      	b.n	800716c <__sfp+0x60>
 800718e:	bf00      	nop
 8007190:	08007514 	.word	0x08007514
 8007194:	ffff0001 	.word	0xffff0001

08007198 <_fwalk_reent>:
 8007198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800719c:	4606      	mov	r6, r0
 800719e:	4688      	mov	r8, r1
 80071a0:	2700      	movs	r7, #0
 80071a2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071aa:	f1b9 0901 	subs.w	r9, r9, #1
 80071ae:	d505      	bpl.n	80071bc <_fwalk_reent+0x24>
 80071b0:	6824      	ldr	r4, [r4, #0]
 80071b2:	2c00      	cmp	r4, #0
 80071b4:	d1f7      	bne.n	80071a6 <_fwalk_reent+0xe>
 80071b6:	4638      	mov	r0, r7
 80071b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071bc:	89ab      	ldrh	r3, [r5, #12]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d907      	bls.n	80071d2 <_fwalk_reent+0x3a>
 80071c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071c6:	3301      	adds	r3, #1
 80071c8:	d003      	beq.n	80071d2 <_fwalk_reent+0x3a>
 80071ca:	4629      	mov	r1, r5
 80071cc:	4630      	mov	r0, r6
 80071ce:	47c0      	blx	r8
 80071d0:	4307      	orrs	r7, r0
 80071d2:	3568      	adds	r5, #104	; 0x68
 80071d4:	e7e9      	b.n	80071aa <_fwalk_reent+0x12>

080071d6 <__retarget_lock_init_recursive>:
 80071d6:	4770      	bx	lr

080071d8 <__retarget_lock_acquire_recursive>:
 80071d8:	4770      	bx	lr

080071da <__retarget_lock_release_recursive>:
 80071da:	4770      	bx	lr

080071dc <__swhatbuf_r>:
 80071dc:	b570      	push	{r4, r5, r6, lr}
 80071de:	460e      	mov	r6, r1
 80071e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e4:	4614      	mov	r4, r2
 80071e6:	2900      	cmp	r1, #0
 80071e8:	461d      	mov	r5, r3
 80071ea:	b096      	sub	sp, #88	; 0x58
 80071ec:	da08      	bge.n	8007200 <__swhatbuf_r+0x24>
 80071ee:	2200      	movs	r2, #0
 80071f0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80071f4:	602a      	str	r2, [r5, #0]
 80071f6:	061a      	lsls	r2, r3, #24
 80071f8:	d410      	bmi.n	800721c <__swhatbuf_r+0x40>
 80071fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071fe:	e00e      	b.n	800721e <__swhatbuf_r+0x42>
 8007200:	466a      	mov	r2, sp
 8007202:	f000 f903 	bl	800740c <_fstat_r>
 8007206:	2800      	cmp	r0, #0
 8007208:	dbf1      	blt.n	80071ee <__swhatbuf_r+0x12>
 800720a:	9a01      	ldr	r2, [sp, #4]
 800720c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007210:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007214:	425a      	negs	r2, r3
 8007216:	415a      	adcs	r2, r3
 8007218:	602a      	str	r2, [r5, #0]
 800721a:	e7ee      	b.n	80071fa <__swhatbuf_r+0x1e>
 800721c:	2340      	movs	r3, #64	; 0x40
 800721e:	2000      	movs	r0, #0
 8007220:	6023      	str	r3, [r4, #0]
 8007222:	b016      	add	sp, #88	; 0x58
 8007224:	bd70      	pop	{r4, r5, r6, pc}
	...

08007228 <__smakebuf_r>:
 8007228:	898b      	ldrh	r3, [r1, #12]
 800722a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800722c:	079d      	lsls	r5, r3, #30
 800722e:	4606      	mov	r6, r0
 8007230:	460c      	mov	r4, r1
 8007232:	d507      	bpl.n	8007244 <__smakebuf_r+0x1c>
 8007234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007238:	6023      	str	r3, [r4, #0]
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	2301      	movs	r3, #1
 800723e:	6163      	str	r3, [r4, #20]
 8007240:	b002      	add	sp, #8
 8007242:	bd70      	pop	{r4, r5, r6, pc}
 8007244:	466a      	mov	r2, sp
 8007246:	ab01      	add	r3, sp, #4
 8007248:	f7ff ffc8 	bl	80071dc <__swhatbuf_r>
 800724c:	9900      	ldr	r1, [sp, #0]
 800724e:	4605      	mov	r5, r0
 8007250:	4630      	mov	r0, r6
 8007252:	f7ff f969 	bl	8006528 <_malloc_r>
 8007256:	b948      	cbnz	r0, 800726c <__smakebuf_r+0x44>
 8007258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800725c:	059a      	lsls	r2, r3, #22
 800725e:	d4ef      	bmi.n	8007240 <__smakebuf_r+0x18>
 8007260:	f023 0303 	bic.w	r3, r3, #3
 8007264:	f043 0302 	orr.w	r3, r3, #2
 8007268:	81a3      	strh	r3, [r4, #12]
 800726a:	e7e3      	b.n	8007234 <__smakebuf_r+0xc>
 800726c:	4b0d      	ldr	r3, [pc, #52]	; (80072a4 <__smakebuf_r+0x7c>)
 800726e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007270:	89a3      	ldrh	r3, [r4, #12]
 8007272:	6020      	str	r0, [r4, #0]
 8007274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007278:	81a3      	strh	r3, [r4, #12]
 800727a:	9b00      	ldr	r3, [sp, #0]
 800727c:	6120      	str	r0, [r4, #16]
 800727e:	6163      	str	r3, [r4, #20]
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	b15b      	cbz	r3, 800729c <__smakebuf_r+0x74>
 8007284:	4630      	mov	r0, r6
 8007286:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800728a:	f000 f8d1 	bl	8007430 <_isatty_r>
 800728e:	b128      	cbz	r0, 800729c <__smakebuf_r+0x74>
 8007290:	89a3      	ldrh	r3, [r4, #12]
 8007292:	f023 0303 	bic.w	r3, r3, #3
 8007296:	f043 0301 	orr.w	r3, r3, #1
 800729a:	81a3      	strh	r3, [r4, #12]
 800729c:	89a0      	ldrh	r0, [r4, #12]
 800729e:	4305      	orrs	r5, r0
 80072a0:	81a5      	strh	r5, [r4, #12]
 80072a2:	e7cd      	b.n	8007240 <__smakebuf_r+0x18>
 80072a4:	08007035 	.word	0x08007035

080072a8 <_malloc_usable_size_r>:
 80072a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072ac:	1f18      	subs	r0, r3, #4
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	bfbc      	itt	lt
 80072b2:	580b      	ldrlt	r3, [r1, r0]
 80072b4:	18c0      	addlt	r0, r0, r3
 80072b6:	4770      	bx	lr

080072b8 <_raise_r>:
 80072b8:	291f      	cmp	r1, #31
 80072ba:	b538      	push	{r3, r4, r5, lr}
 80072bc:	4604      	mov	r4, r0
 80072be:	460d      	mov	r5, r1
 80072c0:	d904      	bls.n	80072cc <_raise_r+0x14>
 80072c2:	2316      	movs	r3, #22
 80072c4:	6003      	str	r3, [r0, #0]
 80072c6:	f04f 30ff 	mov.w	r0, #4294967295
 80072ca:	bd38      	pop	{r3, r4, r5, pc}
 80072cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80072ce:	b112      	cbz	r2, 80072d6 <_raise_r+0x1e>
 80072d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072d4:	b94b      	cbnz	r3, 80072ea <_raise_r+0x32>
 80072d6:	4620      	mov	r0, r4
 80072d8:	f000 f830 	bl	800733c <_getpid_r>
 80072dc:	462a      	mov	r2, r5
 80072de:	4601      	mov	r1, r0
 80072e0:	4620      	mov	r0, r4
 80072e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072e6:	f000 b817 	b.w	8007318 <_kill_r>
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d00a      	beq.n	8007304 <_raise_r+0x4c>
 80072ee:	1c59      	adds	r1, r3, #1
 80072f0:	d103      	bne.n	80072fa <_raise_r+0x42>
 80072f2:	2316      	movs	r3, #22
 80072f4:	6003      	str	r3, [r0, #0]
 80072f6:	2001      	movs	r0, #1
 80072f8:	e7e7      	b.n	80072ca <_raise_r+0x12>
 80072fa:	2400      	movs	r4, #0
 80072fc:	4628      	mov	r0, r5
 80072fe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007302:	4798      	blx	r3
 8007304:	2000      	movs	r0, #0
 8007306:	e7e0      	b.n	80072ca <_raise_r+0x12>

08007308 <raise>:
 8007308:	4b02      	ldr	r3, [pc, #8]	; (8007314 <raise+0xc>)
 800730a:	4601      	mov	r1, r0
 800730c:	6818      	ldr	r0, [r3, #0]
 800730e:	f7ff bfd3 	b.w	80072b8 <_raise_r>
 8007312:	bf00      	nop
 8007314:	2000002c 	.word	0x2000002c

08007318 <_kill_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	2300      	movs	r3, #0
 800731c:	4d06      	ldr	r5, [pc, #24]	; (8007338 <_kill_r+0x20>)
 800731e:	4604      	mov	r4, r0
 8007320:	4608      	mov	r0, r1
 8007322:	4611      	mov	r1, r2
 8007324:	602b      	str	r3, [r5, #0]
 8007326:	f7fa fa85 	bl	8001834 <_kill>
 800732a:	1c43      	adds	r3, r0, #1
 800732c:	d102      	bne.n	8007334 <_kill_r+0x1c>
 800732e:	682b      	ldr	r3, [r5, #0]
 8007330:	b103      	cbz	r3, 8007334 <_kill_r+0x1c>
 8007332:	6023      	str	r3, [r4, #0]
 8007334:	bd38      	pop	{r3, r4, r5, pc}
 8007336:	bf00      	nop
 8007338:	20000338 	.word	0x20000338

0800733c <_getpid_r>:
 800733c:	f7fa ba73 	b.w	8001826 <_getpid>

08007340 <__sread>:
 8007340:	b510      	push	{r4, lr}
 8007342:	460c      	mov	r4, r1
 8007344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007348:	f000 f894 	bl	8007474 <_read_r>
 800734c:	2800      	cmp	r0, #0
 800734e:	bfab      	itete	ge
 8007350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007352:	89a3      	ldrhlt	r3, [r4, #12]
 8007354:	181b      	addge	r3, r3, r0
 8007356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800735a:	bfac      	ite	ge
 800735c:	6563      	strge	r3, [r4, #84]	; 0x54
 800735e:	81a3      	strhlt	r3, [r4, #12]
 8007360:	bd10      	pop	{r4, pc}

08007362 <__swrite>:
 8007362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007366:	461f      	mov	r7, r3
 8007368:	898b      	ldrh	r3, [r1, #12]
 800736a:	4605      	mov	r5, r0
 800736c:	05db      	lsls	r3, r3, #23
 800736e:	460c      	mov	r4, r1
 8007370:	4616      	mov	r6, r2
 8007372:	d505      	bpl.n	8007380 <__swrite+0x1e>
 8007374:	2302      	movs	r3, #2
 8007376:	2200      	movs	r2, #0
 8007378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800737c:	f000 f868 	bl	8007450 <_lseek_r>
 8007380:	89a3      	ldrh	r3, [r4, #12]
 8007382:	4632      	mov	r2, r6
 8007384:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007388:	81a3      	strh	r3, [r4, #12]
 800738a:	4628      	mov	r0, r5
 800738c:	463b      	mov	r3, r7
 800738e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007396:	f000 b817 	b.w	80073c8 <_write_r>

0800739a <__sseek>:
 800739a:	b510      	push	{r4, lr}
 800739c:	460c      	mov	r4, r1
 800739e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073a2:	f000 f855 	bl	8007450 <_lseek_r>
 80073a6:	1c43      	adds	r3, r0, #1
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	bf15      	itete	ne
 80073ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80073ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80073b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80073b6:	81a3      	strheq	r3, [r4, #12]
 80073b8:	bf18      	it	ne
 80073ba:	81a3      	strhne	r3, [r4, #12]
 80073bc:	bd10      	pop	{r4, pc}

080073be <__sclose>:
 80073be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c2:	f000 b813 	b.w	80073ec <_close_r>
	...

080073c8 <_write_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	4604      	mov	r4, r0
 80073cc:	4608      	mov	r0, r1
 80073ce:	4611      	mov	r1, r2
 80073d0:	2200      	movs	r2, #0
 80073d2:	4d05      	ldr	r5, [pc, #20]	; (80073e8 <_write_r+0x20>)
 80073d4:	602a      	str	r2, [r5, #0]
 80073d6:	461a      	mov	r2, r3
 80073d8:	f7fa fa63 	bl	80018a2 <_write>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	d102      	bne.n	80073e6 <_write_r+0x1e>
 80073e0:	682b      	ldr	r3, [r5, #0]
 80073e2:	b103      	cbz	r3, 80073e6 <_write_r+0x1e>
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	bd38      	pop	{r3, r4, r5, pc}
 80073e8:	20000338 	.word	0x20000338

080073ec <_close_r>:
 80073ec:	b538      	push	{r3, r4, r5, lr}
 80073ee:	2300      	movs	r3, #0
 80073f0:	4d05      	ldr	r5, [pc, #20]	; (8007408 <_close_r+0x1c>)
 80073f2:	4604      	mov	r4, r0
 80073f4:	4608      	mov	r0, r1
 80073f6:	602b      	str	r3, [r5, #0]
 80073f8:	f7fa fa6f 	bl	80018da <_close>
 80073fc:	1c43      	adds	r3, r0, #1
 80073fe:	d102      	bne.n	8007406 <_close_r+0x1a>
 8007400:	682b      	ldr	r3, [r5, #0]
 8007402:	b103      	cbz	r3, 8007406 <_close_r+0x1a>
 8007404:	6023      	str	r3, [r4, #0]
 8007406:	bd38      	pop	{r3, r4, r5, pc}
 8007408:	20000338 	.word	0x20000338

0800740c <_fstat_r>:
 800740c:	b538      	push	{r3, r4, r5, lr}
 800740e:	2300      	movs	r3, #0
 8007410:	4d06      	ldr	r5, [pc, #24]	; (800742c <_fstat_r+0x20>)
 8007412:	4604      	mov	r4, r0
 8007414:	4608      	mov	r0, r1
 8007416:	4611      	mov	r1, r2
 8007418:	602b      	str	r3, [r5, #0]
 800741a:	f7fa fa69 	bl	80018f0 <_fstat>
 800741e:	1c43      	adds	r3, r0, #1
 8007420:	d102      	bne.n	8007428 <_fstat_r+0x1c>
 8007422:	682b      	ldr	r3, [r5, #0]
 8007424:	b103      	cbz	r3, 8007428 <_fstat_r+0x1c>
 8007426:	6023      	str	r3, [r4, #0]
 8007428:	bd38      	pop	{r3, r4, r5, pc}
 800742a:	bf00      	nop
 800742c:	20000338 	.word	0x20000338

08007430 <_isatty_r>:
 8007430:	b538      	push	{r3, r4, r5, lr}
 8007432:	2300      	movs	r3, #0
 8007434:	4d05      	ldr	r5, [pc, #20]	; (800744c <_isatty_r+0x1c>)
 8007436:	4604      	mov	r4, r0
 8007438:	4608      	mov	r0, r1
 800743a:	602b      	str	r3, [r5, #0]
 800743c:	f7fa fa67 	bl	800190e <_isatty>
 8007440:	1c43      	adds	r3, r0, #1
 8007442:	d102      	bne.n	800744a <_isatty_r+0x1a>
 8007444:	682b      	ldr	r3, [r5, #0]
 8007446:	b103      	cbz	r3, 800744a <_isatty_r+0x1a>
 8007448:	6023      	str	r3, [r4, #0]
 800744a:	bd38      	pop	{r3, r4, r5, pc}
 800744c:	20000338 	.word	0x20000338

08007450 <_lseek_r>:
 8007450:	b538      	push	{r3, r4, r5, lr}
 8007452:	4604      	mov	r4, r0
 8007454:	4608      	mov	r0, r1
 8007456:	4611      	mov	r1, r2
 8007458:	2200      	movs	r2, #0
 800745a:	4d05      	ldr	r5, [pc, #20]	; (8007470 <_lseek_r+0x20>)
 800745c:	602a      	str	r2, [r5, #0]
 800745e:	461a      	mov	r2, r3
 8007460:	f7fa fa5f 	bl	8001922 <_lseek>
 8007464:	1c43      	adds	r3, r0, #1
 8007466:	d102      	bne.n	800746e <_lseek_r+0x1e>
 8007468:	682b      	ldr	r3, [r5, #0]
 800746a:	b103      	cbz	r3, 800746e <_lseek_r+0x1e>
 800746c:	6023      	str	r3, [r4, #0]
 800746e:	bd38      	pop	{r3, r4, r5, pc}
 8007470:	20000338 	.word	0x20000338

08007474 <_read_r>:
 8007474:	b538      	push	{r3, r4, r5, lr}
 8007476:	4604      	mov	r4, r0
 8007478:	4608      	mov	r0, r1
 800747a:	4611      	mov	r1, r2
 800747c:	2200      	movs	r2, #0
 800747e:	4d05      	ldr	r5, [pc, #20]	; (8007494 <_read_r+0x20>)
 8007480:	602a      	str	r2, [r5, #0]
 8007482:	461a      	mov	r2, r3
 8007484:	f7fa f9f0 	bl	8001868 <_read>
 8007488:	1c43      	adds	r3, r0, #1
 800748a:	d102      	bne.n	8007492 <_read_r+0x1e>
 800748c:	682b      	ldr	r3, [r5, #0]
 800748e:	b103      	cbz	r3, 8007492 <_read_r+0x1e>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	bd38      	pop	{r3, r4, r5, pc}
 8007494:	20000338 	.word	0x20000338

08007498 <_init>:
 8007498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749a:	bf00      	nop
 800749c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749e:	bc08      	pop	{r3}
 80074a0:	469e      	mov	lr, r3
 80074a2:	4770      	bx	lr

080074a4 <_fini>:
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	bf00      	nop
 80074a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074aa:	bc08      	pop	{r3}
 80074ac:	469e      	mov	lr, r3
 80074ae:	4770      	bx	lr
