// Seed: 40923599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_8;
  tri0 id_9 = id_8 == id_8;
  for (id_10 = id_8; id_4; id_10 = 1'h0) begin : LABEL_0
    assign id_6 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  nor primCall (id_2, id_6, id_7, id_1, id_3, id_4);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_1,
      id_6
  );
endmodule
