TimeQuest Timing Analyzer report for prueba2
Sat May 18 22:16:20 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prueba2                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 136.97 MHz ; 136.97 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -6.301 ; -114.749      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.064 ; -140.895              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.301 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; clk          ; clk         ; 1.000        ; -0.120     ; 7.219      ;
; -6.221 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; clk          ; clk         ; 1.000        ; -0.120     ; 7.139      ;
; -6.141 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; clk          ; clk         ; 1.000        ; -0.120     ; 7.059      ;
; -6.061 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; clk          ; clk         ; 1.000        ; -0.120     ; 6.979      ;
; -5.981 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; clk          ; clk         ; 1.000        ; -0.120     ; 6.899      ;
; -5.901 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; clk          ; clk         ; 1.000        ; -0.120     ; 6.819      ;
; -5.821 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.739      ;
; -5.741 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.659      ;
; -5.567 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.485      ;
; -5.487 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.405      ;
; -5.407 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.325      ;
; -5.327 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.245      ;
; -5.247 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 6.165      ;
; -4.815 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 5.733      ;
; -4.280 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; clk          ; clk         ; 1.000        ; -0.120     ; 5.198      ;
; -3.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; clk          ; clk         ; 1.000        ; -0.115     ; 4.386      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 4.215 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; clk          ; clk         ; 0.000        ; -0.115     ; 4.386      ;
; 4.226 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; clk          ; clk         ; 0.000        ; -0.120     ; 4.392      ;
; 4.502 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 4.668      ;
; 4.558 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 4.724      ;
; 4.563 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 4.729      ;
; 4.563 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; clk          ; clk         ; 0.000        ; -0.120     ; 4.729      ;
; 4.608 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; clk          ; clk         ; 0.000        ; -0.120     ; 4.774      ;
; 4.609 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 4.775      ;
; 4.611 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 4.777      ;
; 4.612 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 4.778      ;
; 4.613 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; clk          ; clk         ; 0.000        ; -0.120     ; 4.779      ;
; 4.880 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; clk          ; clk         ; 0.000        ; -0.120     ; 5.046      ;
; 4.946 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; clk          ; clk         ; 0.000        ; -0.120     ; 5.112      ;
; 5.032 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 5.198      ;
; 5.469 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 5.635      ;
; 5.549 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; clk          ; clk         ; 0.000        ; -0.120     ; 5.715      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; regAluOut|temp[10]|clk                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; memToReg  ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
; muxA      ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
; muxB[*]   ; clk        ; 7.621 ; 7.621 ; Rise       ; clk             ;
;  muxB[0]  ; clk        ; 7.361 ; 7.361 ; Rise       ; clk             ;
;  muxB[1]  ; clk        ; 7.621 ; 7.621 ; Rise       ; clk             ;
; regWrite  ; clk        ; 4.078 ; 4.078 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; memToReg  ; clk        ; -3.844 ; -3.844 ; Rise       ; clk             ;
; muxA      ; clk        ; -4.269 ; -4.269 ; Rise       ; clk             ;
; muxB[*]   ; clk        ; -3.810 ; -3.810 ; Rise       ; clk             ;
;  muxB[0]  ; clk        ; -3.810 ; -3.810 ; Rise       ; clk             ;
;  muxB[1]  ; clk        ; -4.027 ; -4.027 ; Rise       ; clk             ;
; regWrite  ; clk        ; -3.788 ; -3.788 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; salidaPrueba[*]   ; clk        ; 7.818 ; 7.818 ; Rise       ; clk             ;
;  salidaPrueba[0]  ; clk        ; 7.520 ; 7.520 ; Rise       ; clk             ;
;  salidaPrueba[1]  ; clk        ; 7.567 ; 7.567 ; Rise       ; clk             ;
;  salidaPrueba[2]  ; clk        ; 7.544 ; 7.544 ; Rise       ; clk             ;
;  salidaPrueba[3]  ; clk        ; 7.520 ; 7.520 ; Rise       ; clk             ;
;  salidaPrueba[4]  ; clk        ; 7.626 ; 7.626 ; Rise       ; clk             ;
;  salidaPrueba[5]  ; clk        ; 7.268 ; 7.268 ; Rise       ; clk             ;
;  salidaPrueba[6]  ; clk        ; 7.818 ; 7.818 ; Rise       ; clk             ;
;  salidaPrueba[7]  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
;  salidaPrueba[8]  ; clk        ; 7.579 ; 7.579 ; Rise       ; clk             ;
;  salidaPrueba[9]  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
;  salidaPrueba[10] ; clk        ; 7.554 ; 7.554 ; Rise       ; clk             ;
;  salidaPrueba[11] ; clk        ; 7.531 ; 7.531 ; Rise       ; clk             ;
;  salidaPrueba[12] ; clk        ; 7.533 ; 7.533 ; Rise       ; clk             ;
;  salidaPrueba[13] ; clk        ; 7.571 ; 7.571 ; Rise       ; clk             ;
;  salidaPrueba[14] ; clk        ; 7.527 ; 7.527 ; Rise       ; clk             ;
;  salidaPrueba[15] ; clk        ; 7.314 ; 7.314 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; salidaPrueba[*]   ; clk        ; 7.268 ; 7.268 ; Rise       ; clk             ;
;  salidaPrueba[0]  ; clk        ; 7.520 ; 7.520 ; Rise       ; clk             ;
;  salidaPrueba[1]  ; clk        ; 7.567 ; 7.567 ; Rise       ; clk             ;
;  salidaPrueba[2]  ; clk        ; 7.544 ; 7.544 ; Rise       ; clk             ;
;  salidaPrueba[3]  ; clk        ; 7.520 ; 7.520 ; Rise       ; clk             ;
;  salidaPrueba[4]  ; clk        ; 7.626 ; 7.626 ; Rise       ; clk             ;
;  salidaPrueba[5]  ; clk        ; 7.268 ; 7.268 ; Rise       ; clk             ;
;  salidaPrueba[6]  ; clk        ; 7.818 ; 7.818 ; Rise       ; clk             ;
;  salidaPrueba[7]  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
;  salidaPrueba[8]  ; clk        ; 7.579 ; 7.579 ; Rise       ; clk             ;
;  salidaPrueba[9]  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
;  salidaPrueba[10] ; clk        ; 7.554 ; 7.554 ; Rise       ; clk             ;
;  salidaPrueba[11] ; clk        ; 7.531 ; 7.531 ; Rise       ; clk             ;
;  salidaPrueba[12] ; clk        ; 7.533 ; 7.533 ; Rise       ; clk             ;
;  salidaPrueba[13] ; clk        ; 7.571 ; 7.571 ; Rise       ; clk             ;
;  salidaPrueba[14] ; clk        ; 7.527 ; 7.527 ; Rise       ; clk             ;
;  salidaPrueba[15] ; clk        ; 7.314 ; 7.314 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.471 ; -52.954       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.248 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -111.746              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.471 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 3.428      ;
; -2.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 3.393      ;
; -2.401 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 3.358      ;
; -2.366 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 3.323      ;
; -2.331 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 3.288      ;
; -2.296 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; clk          ; clk         ; 1.000        ; -0.075     ; 3.253      ;
; -2.261 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 3.218      ;
; -2.226 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 3.183      ;
; -2.132 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 3.089      ;
; -2.097 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 3.054      ;
; -2.062 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 3.019      ;
; -2.027 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 2.984      ;
; -1.992 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 2.949      ;
; -1.854 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 2.811      ;
; -1.654 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; clk          ; clk         ; 1.000        ; -0.075     ; 2.611      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.368 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; clk          ; clk         ; 1.000        ; -0.071     ; 2.329      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.248 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; clk          ; clk         ; 0.000        ; -0.071     ; 2.329      ;
; 2.255 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; clk          ; clk         ; 0.000        ; -0.075     ; 2.332      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.355 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.432      ;
; 2.366 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.443      ;
; 2.369 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.446      ;
; 2.369 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; clk          ; clk         ; 0.000        ; -0.075     ; 2.446      ;
; 2.382 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; clk          ; clk         ; 0.000        ; -0.075     ; 2.459      ;
; 2.383 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.460      ;
; 2.385 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.462      ;
; 2.386 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.463      ;
; 2.386 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; clk          ; clk         ; 0.000        ; -0.075     ; 2.463      ;
; 2.482 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; clk          ; clk         ; 0.000        ; -0.075     ; 2.559      ;
; 2.517 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; clk          ; clk         ; 0.000        ; -0.075     ; 2.594      ;
; 2.534 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.611      ;
; 2.672 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.749      ;
; 2.707 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; clk          ; clk         ; 0.000        ; -0.075     ; 2.784      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; regAluOut|temp[10]|clk                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; memToReg  ; clk        ; 2.071 ; 2.071 ; Rise       ; clk             ;
; muxA      ; clk        ; 2.672 ; 2.672 ; Rise       ; clk             ;
; muxB[*]   ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
;  muxB[0]  ; clk        ; 3.123 ; 3.123 ; Rise       ; clk             ;
;  muxB[1]  ; clk        ; 3.189 ; 3.189 ; Rise       ; clk             ;
; regWrite  ; clk        ; 1.814 ; 1.814 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; memToReg  ; clk        ; -1.677 ; -1.677 ; Rise       ; clk             ;
; muxA      ; clk        ; -1.897 ; -1.897 ; Rise       ; clk             ;
; muxB[*]   ; clk        ; -1.707 ; -1.707 ; Rise       ; clk             ;
;  muxB[0]  ; clk        ; -1.707 ; -1.707 ; Rise       ; clk             ;
;  muxB[1]  ; clk        ; -1.776 ; -1.776 ; Rise       ; clk             ;
; regWrite  ; clk        ; -1.675 ; -1.675 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; salidaPrueba[*]   ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  salidaPrueba[0]  ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
;  salidaPrueba[1]  ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  salidaPrueba[2]  ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
;  salidaPrueba[3]  ; clk        ; 4.006 ; 4.006 ; Rise       ; clk             ;
;  salidaPrueba[4]  ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
;  salidaPrueba[5]  ; clk        ; 3.927 ; 3.927 ; Rise       ; clk             ;
;  salidaPrueba[6]  ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  salidaPrueba[7]  ; clk        ; 3.925 ; 3.925 ; Rise       ; clk             ;
;  salidaPrueba[8]  ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  salidaPrueba[9]  ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  salidaPrueba[10] ; clk        ; 4.028 ; 4.028 ; Rise       ; clk             ;
;  salidaPrueba[11] ; clk        ; 4.013 ; 4.013 ; Rise       ; clk             ;
;  salidaPrueba[12] ; clk        ; 4.009 ; 4.009 ; Rise       ; clk             ;
;  salidaPrueba[13] ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
;  salidaPrueba[14] ; clk        ; 4.012 ; 4.012 ; Rise       ; clk             ;
;  salidaPrueba[15] ; clk        ; 3.954 ; 3.954 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; salidaPrueba[*]   ; clk        ; 3.925 ; 3.925 ; Rise       ; clk             ;
;  salidaPrueba[0]  ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
;  salidaPrueba[1]  ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  salidaPrueba[2]  ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
;  salidaPrueba[3]  ; clk        ; 4.006 ; 4.006 ; Rise       ; clk             ;
;  salidaPrueba[4]  ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
;  salidaPrueba[5]  ; clk        ; 3.927 ; 3.927 ; Rise       ; clk             ;
;  salidaPrueba[6]  ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  salidaPrueba[7]  ; clk        ; 3.925 ; 3.925 ; Rise       ; clk             ;
;  salidaPrueba[8]  ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  salidaPrueba[9]  ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  salidaPrueba[10] ; clk        ; 4.028 ; 4.028 ; Rise       ; clk             ;
;  salidaPrueba[11] ; clk        ; 4.013 ; 4.013 ; Rise       ; clk             ;
;  salidaPrueba[12] ; clk        ; 4.009 ; 4.009 ; Rise       ; clk             ;
;  salidaPrueba[13] ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
;  salidaPrueba[14] ; clk        ; 4.012 ; 4.012 ; Rise       ; clk             ;
;  salidaPrueba[15] ; clk        ; 3.954 ; 3.954 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.301   ; 2.248 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -6.301   ; 2.248 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -114.749 ; 0.0   ; 0.0      ; 0.0     ; -140.895            ;
;  clk             ; -114.749 ; 0.000 ; N/A      ; N/A     ; -140.895            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; memToReg  ; clk        ; 4.812 ; 4.812 ; Rise       ; clk             ;
; muxA      ; clk        ; 6.114 ; 6.114 ; Rise       ; clk             ;
; muxB[*]   ; clk        ; 7.621 ; 7.621 ; Rise       ; clk             ;
;  muxB[0]  ; clk        ; 7.361 ; 7.361 ; Rise       ; clk             ;
;  muxB[1]  ; clk        ; 7.621 ; 7.621 ; Rise       ; clk             ;
; regWrite  ; clk        ; 4.078 ; 4.078 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; memToReg  ; clk        ; -1.677 ; -1.677 ; Rise       ; clk             ;
; muxA      ; clk        ; -1.897 ; -1.897 ; Rise       ; clk             ;
; muxB[*]   ; clk        ; -1.707 ; -1.707 ; Rise       ; clk             ;
;  muxB[0]  ; clk        ; -1.707 ; -1.707 ; Rise       ; clk             ;
;  muxB[1]  ; clk        ; -1.776 ; -1.776 ; Rise       ; clk             ;
; regWrite  ; clk        ; -1.675 ; -1.675 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; salidaPrueba[*]   ; clk        ; 7.818 ; 7.818 ; Rise       ; clk             ;
;  salidaPrueba[0]  ; clk        ; 7.520 ; 7.520 ; Rise       ; clk             ;
;  salidaPrueba[1]  ; clk        ; 7.567 ; 7.567 ; Rise       ; clk             ;
;  salidaPrueba[2]  ; clk        ; 7.544 ; 7.544 ; Rise       ; clk             ;
;  salidaPrueba[3]  ; clk        ; 7.520 ; 7.520 ; Rise       ; clk             ;
;  salidaPrueba[4]  ; clk        ; 7.626 ; 7.626 ; Rise       ; clk             ;
;  salidaPrueba[5]  ; clk        ; 7.268 ; 7.268 ; Rise       ; clk             ;
;  salidaPrueba[6]  ; clk        ; 7.818 ; 7.818 ; Rise       ; clk             ;
;  salidaPrueba[7]  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
;  salidaPrueba[8]  ; clk        ; 7.579 ; 7.579 ; Rise       ; clk             ;
;  salidaPrueba[9]  ; clk        ; 7.274 ; 7.274 ; Rise       ; clk             ;
;  salidaPrueba[10] ; clk        ; 7.554 ; 7.554 ; Rise       ; clk             ;
;  salidaPrueba[11] ; clk        ; 7.531 ; 7.531 ; Rise       ; clk             ;
;  salidaPrueba[12] ; clk        ; 7.533 ; 7.533 ; Rise       ; clk             ;
;  salidaPrueba[13] ; clk        ; 7.571 ; 7.571 ; Rise       ; clk             ;
;  salidaPrueba[14] ; clk        ; 7.527 ; 7.527 ; Rise       ; clk             ;
;  salidaPrueba[15] ; clk        ; 7.314 ; 7.314 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; salidaPrueba[*]   ; clk        ; 3.925 ; 3.925 ; Rise       ; clk             ;
;  salidaPrueba[0]  ; clk        ; 4.008 ; 4.008 ; Rise       ; clk             ;
;  salidaPrueba[1]  ; clk        ; 4.048 ; 4.048 ; Rise       ; clk             ;
;  salidaPrueba[2]  ; clk        ; 4.030 ; 4.030 ; Rise       ; clk             ;
;  salidaPrueba[3]  ; clk        ; 4.006 ; 4.006 ; Rise       ; clk             ;
;  salidaPrueba[4]  ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
;  salidaPrueba[5]  ; clk        ; 3.927 ; 3.927 ; Rise       ; clk             ;
;  salidaPrueba[6]  ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  salidaPrueba[7]  ; clk        ; 3.925 ; 3.925 ; Rise       ; clk             ;
;  salidaPrueba[8]  ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  salidaPrueba[9]  ; clk        ; 3.931 ; 3.931 ; Rise       ; clk             ;
;  salidaPrueba[10] ; clk        ; 4.028 ; 4.028 ; Rise       ; clk             ;
;  salidaPrueba[11] ; clk        ; 4.013 ; 4.013 ; Rise       ; clk             ;
;  salidaPrueba[12] ; clk        ; 4.009 ; 4.009 ; Rise       ; clk             ;
;  salidaPrueba[13] ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
;  salidaPrueba[14] ; clk        ; 4.012 ; 4.012 ; Rise       ; clk             ;
;  salidaPrueba[15] ; clk        ; 3.954 ; 3.954 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 134      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 134      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 18 22:16:18 2019
Info: Command: quartus_sta prueba2 -c prueba2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prueba2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.301
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.301      -114.749 clk 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -140.895 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.471       -52.954 clk 
Info (332146): Worst-case hold slack is 2.248
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.248         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -111.746 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4555 megabytes
    Info: Processing ended: Sat May 18 22:16:20 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


