<profile>

<section name = "Vitis HLS Report for 'fcc_combined'" level="0">
<item name = "Date">Sun Jun  5 21:44:29 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">fcc_combined</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_37_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_41_2">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_45_3">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_51_4">1, ?, 1, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_55_5">4, ?, 4 ~ ?, -, -, 1 ~ ?, no</column>
<column name=" + VITIS_LOOP_56_6">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- LOOP1">3, ?, 3 ~ ?, -, -, 1 ~ ?, no</column>
<column name=" + LOOP2">5, ?, 6, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_71_7">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_80_8">4, ?, 4 ~ ?, -, -, 1 ~ ?, no</column>
<column name=" + VITIS_LOOP_81_9">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_86_10_VITIS_LOOP_87_11">?, ?, 8, 1, 1, ?, yes</column>
<column name="- VITIS_LOOP_93_12">1, ?, 2, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_97_13">4, ?, 4 ~ ?, -, -, 1 ~ ?, no</column>
<column name=" + VITIS_LOOP_98_14">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_106_15">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 1402, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 0, 2085, 2362, -</column>
<column name="Memory">8, -, 192, 78, -</column>
<column name="Multiplexer">-, -, -, 1187, -</column>
<column name="Register">-, -, 2354, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 1, 4, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 423, 682, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 2, 0, 537, 677, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 537, 677, 0</column>
<column name="mul_31ns_32ns_63_2_1_U2">mul_31ns_32ns_63_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_31s_31s_31_2_1_U1">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_31s_31s_31_2_1_U4">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_31s_31s_31_2_1_U6">mul_31s_31s_31_2_1, 0, 0, 141, 48, 0</column>
<column name="mul_6ns_7ns_12_1_1_U3">mul_6ns_7ns_12_1_1, 0, 0, 0, 33, 0</column>
<column name="mul_6ns_7ns_12_1_1_U5">mul_6ns_7ns_12_1_1, 0, 0, 0, 33, 0</column>
<column name="mul_6ns_7ns_12_1_1_U7">mul_6ns_7ns_12_1_1, 0, 0, 0, 33, 0</column>
<column name="mul_6ns_7ns_12_1_1_U8">mul_6ns_7ns_12_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U10">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U11">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_29ns_29_4_1_U12">mac_muladd_16s_16s_29ns_29_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_6ns_7ns_12ns_12_4_1_U9">mac_muladd_6ns_7ns_12ns_12_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dwbuf_V_U">dwbuf_V, 4, 0, 0, 0, 2500, 16, 1, 40000</column>
<column name="dxbuf_V_U">dxbuf_V, 0, 32, 13, 0, 50, 16, 1, 800</column>
<column name="dbbuf_V_U">dxbuf_V, 0, 32, 13, 0, 50, 16, 1, 800</column>
<column name="wbuf_V_U">wbuf_V, 4, 0, 0, 0, 2500, 16, 1, 40000</column>
<column name="xbuf_V_U">xbuf_V, 0, 32, 13, 0, 50, 16, 1, 800</column>
<column name="bbuf_V_U">xbuf_V, 0, 32, 13, 0, 50, 16, 1, 800</column>
<column name="ybuf_V_U">xbuf_V, 0, 32, 13, 0, 50, 16, 1, 800</column>
<column name="dybuf_V_U">xbuf_V, 0, 32, 13, 0, 50, 16, 1, 800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln106_fu_1542_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln1116_fu_1466_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln37_fu_814_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln41_fu_853_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln45_fu_891_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln51_fu_1269_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln55_fu_1299_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln56_fu_1370_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln57_fu_1389_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln62_fu_1398_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln66_fu_1447_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln71_fu_1499_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln80_fu_916_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln81_fu_989_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln82_fu_1008_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln86_1_fu_1017_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln86_fu_1037_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln87_fu_1083_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln93_fu_1151_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln97_fu_1179_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln98_fu_1240_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln99_fu_1259_p2">+, 0, 0, 12, 12, 12</column>
<column name="dbbuf_V_d0">+, 0, 0, 23, 16, 16</column>
<column name="empty_54_fu_1345_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_67_fu_964_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_74_fu_1215_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp10_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp11_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp6_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp8_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp9_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state107_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state112">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state112_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state115_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state120">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state45_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state67_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state86_pp8_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state90_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state98_pp9_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op569_writeresp_state112">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln106_fu_1548_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln37_1_fu_820_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln37_fu_785_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln41_fu_859_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln45_1_fu_897_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln45_fu_872_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln51_fu_1279_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln55_fu_1305_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln56_fu_1380_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln62_fu_1404_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln66_fu_1457_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln71_fu_1505_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln80_fu_922_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln81_fu_999_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln86_fu_1032_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="icmp_ln87_fu_1027_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln93_fu_1157_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln97_fu_1185_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln98_fu_1250_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="select_ln86_2_fu_1059_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln86_3_fu_1071_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln86_fu_1043_p3">select, 0, 0, 31, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp10">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp11">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp6">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp8">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp9">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp10_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp11_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp6_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp8_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">462, 92, 1, 92</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp10_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp10_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp11_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp11_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter7">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp6_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp6_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp8_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp8_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp9_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp9_iter5">9, 2, 1, 2</column>
<column name="ap_phi_mux_rhs_phi_fu_747_p4">9, 2, 16, 32</column>
<column name="bbuf_V_address0">14, 3, 6, 18</column>
<column name="dwbuf_V_address0">14, 3, 12, 36</column>
<column name="dwbuf_V_address1">14, 3, 12, 36</column>
<column name="dwbuf_V_d0">14, 3, 16, 48</column>
<column name="dxbuf_V_address0">14, 3, 6, 18</column>
<column name="dxbuf_V_address1">14, 3, 6, 18</column>
<column name="dxbuf_V_d0">14, 3, 16, 48</column>
<column name="dybuf_V_address0">20, 4, 6, 24</column>
<column name="gmem2_ARADDR">14, 3, 32, 96</column>
<column name="gmem2_AWADDR">14, 3, 32, 96</column>
<column name="gmem2_WDATA">14, 3, 16, 48</column>
<column name="gmem2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_ARADDR">25, 5, 32, 160</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_10_reg_664">9, 2, 31, 62</column>
<column name="i_11_reg_765">9, 2, 31, 62</column>
<column name="i_1_reg_575">9, 2, 31, 62</column>
<column name="i_2_reg_586">9, 2, 31, 62</column>
<column name="i_3_reg_687">9, 2, 31, 62</column>
<column name="i_4_reg_597">9, 2, 31, 62</column>
<column name="i_5_reg_698">9, 2, 31, 62</column>
<column name="i_6_reg_631">9, 2, 31, 62</column>
<column name="i_7_reg_721">9, 2, 31, 62</column>
<column name="i_8_reg_653">9, 2, 31, 62</column>
<column name="i_9_reg_754">9, 2, 31, 62</column>
<column name="i_reg_564">9, 2, 31, 62</column>
<column name="indvar_flatten_reg_620">9, 2, 63, 126</column>
<column name="j_1_reg_642">9, 2, 31, 62</column>
<column name="j_2_reg_710">9, 2, 31, 62</column>
<column name="j_3_reg_732">9, 2, 31, 62</column>
<column name="j_4_reg_676">9, 2, 31, 62</column>
<column name="j_reg_609">9, 2, 31, 62</column>
<column name="rhs_reg_743">9, 2, 16, 32</column>
<column name="wbuf_V_address0">20, 4, 12, 48</column>
<column name="xbuf_V_address0">14, 3, 6, 18</column>
<column name="ybuf_V_address0">14, 3, 6, 18</column>
<column name="ybuf_V_d0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1116_reg_2112">12, 0, 12, 0</column>
<column name="add_ln55_reg_2010">31, 0, 31, 0</column>
<column name="add_ln57_reg_2054">12, 0, 12, 0</column>
<column name="add_ln57_reg_2054_pp8_iter1_reg">12, 0, 12, 0</column>
<column name="add_ln62_reg_2064">31, 0, 31, 0</column>
<column name="add_ln80_reg_1771">31, 0, 31, 0</column>
<column name="add_ln82_reg_1819">12, 0, 12, 0</column>
<column name="add_ln82_reg_1819_pp3_iter1_reg">12, 0, 12, 0</column>
<column name="add_ln97_reg_1942">31, 0, 31, 0</column>
<column name="ap_CS_fsm">91, 0, 91, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp10_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp10_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp10_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp11_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp11_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp11_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp6_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp8_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp9_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp9_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp9_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp9_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp9_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp9_iter5">1, 0, 1, 0</column>
<column name="bbuf_V_load_reg_2098">16, 0, 16, 0</column>
<column name="dbbuf_V_addr_reg_1931">6, 0, 6, 0</column>
<column name="dwbuf_V_addr_1_reg_1901">12, 0, 12, 0</column>
<column name="dwbuf_V_addr_1_reg_1901_pp4_iter4_reg">12, 0, 12, 0</column>
<column name="dwbuf_V_load_reg_1985">16, 0, 16, 0</column>
<column name="dwt_read_reg_1642">32, 0, 32, 0</column>
<column name="dx_read_reg_1653">32, 0, 32, 0</column>
<column name="dxbuf_V_addr_1_reg_1874">6, 0, 6, 0</column>
<column name="dxbuf_V_load_reg_2191">16, 0, 16, 0</column>
<column name="dy_read_reg_1632">32, 0, 32, 0</column>
<column name="empty_49_reg_1998">31, 0, 31, 0</column>
<column name="empty_50_reg_2005">31, 0, 31, 0</column>
<column name="empty_52_reg_2018">6, 0, 6, 0</column>
<column name="empty_53_reg_2029">31, 0, 31, 0</column>
<column name="empty_62_reg_1757">31, 0, 31, 0</column>
<column name="empty_63_reg_1765">31, 0, 31, 0</column>
<column name="empty_65_reg_1779">6, 0, 6, 0</column>
<column name="empty_66_reg_1794">31, 0, 31, 0</column>
<column name="empty_72_reg_1950">6, 0, 6, 0</column>
<column name="empty_73_reg_1955">31, 0, 31, 0</column>
<column name="fwprop_read_reg_1596">1, 0, 1, 0</column>
<column name="gmem2_addr_1_read_reg_2059">16, 0, 16, 0</column>
<column name="gmem2_addr_1_reg_2039">32, 0, 32, 0</column>
<column name="gmem2_addr_2_reg_1965">32, 0, 32, 0</column>
<column name="gmem2_addr_read_reg_1824">16, 0, 16, 0</column>
<column name="gmem2_addr_reg_1804">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_1718">16, 0, 16, 0</column>
<column name="gmem_addr_2_read_reg_1752">16, 0, 16, 0</column>
<column name="gmem_addr_3_read_reg_2122">16, 0, 16, 0</column>
<column name="gmem_addr_3_reg_2023">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_2087">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1693">16, 0, 16, 0</column>
<column name="gmem_addr_reg_1667">32, 0, 32, 0</column>
<column name="i_10_reg_664">31, 0, 31, 0</column>
<column name="i_11_reg_765">31, 0, 31, 0</column>
<column name="i_1_reg_575">31, 0, 31, 0</column>
<column name="i_2_reg_586">31, 0, 31, 0</column>
<column name="i_3_reg_687">31, 0, 31, 0</column>
<column name="i_4_reg_597">31, 0, 31, 0</column>
<column name="i_5_reg_698">31, 0, 31, 0</column>
<column name="i_6_reg_631">31, 0, 31, 0</column>
<column name="i_7_reg_721">31, 0, 31, 0</column>
<column name="i_8_reg_653">31, 0, 31, 0</column>
<column name="i_9_reg_754">31, 0, 31, 0</column>
<column name="i_reg_564">31, 0, 31, 0</column>
<column name="icmp_ln106_reg_2182">1, 0, 1, 0</column>
<column name="icmp_ln106_reg_2182_pp11_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln37_1_reg_1684">1, 0, 1, 0</column>
<column name="icmp_ln37_1_reg_1684_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_1663">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_1709">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_1709_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln45_1_reg_1743">1, 0, 1, 0</column>
<column name="icmp_ln45_1_reg_1743_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln45_reg_1723">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_2050">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_2050_pp8_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln66_reg_2108">1, 0, 1, 0</column>
<column name="icmp_ln71_reg_2152">1, 0, 1, 0</column>
<column name="icmp_ln71_reg_2152_pp10_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln81_reg_1815">1, 0, 1, 0</column>
<column name="icmp_ln81_reg_1815_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln86_reg_1839">1, 0, 1, 0</column>
<column name="icmp_ln93_reg_1927">1, 0, 1, 0</column>
<column name="icmp_ln98_reg_1976">1, 0, 1, 0</column>
<column name="icmp_ln98_reg_1976_pp6_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_620">63, 0, 63, 0</column>
<column name="j_1_reg_642">31, 0, 31, 0</column>
<column name="j_2_reg_710">31, 0, 31, 0</column>
<column name="j_3_reg_732">31, 0, 31, 0</column>
<column name="j_4_reg_676">31, 0, 31, 0</column>
<column name="j_reg_609">31, 0, 31, 0</column>
<column name="mul_ln1116_reg_2093">12, 0, 12, 0</column>
<column name="mul_ln57_reg_2034">12, 0, 12, 0</column>
<column name="mul_ln82_reg_1799">12, 0, 12, 0</column>
<column name="mul_ln86_reg_1829">63, 0, 63, 0</column>
<column name="mul_ln99_reg_1960">12, 0, 12, 0</column>
<column name="rhs_reg_743">16, 0, 16, 0</column>
<column name="select_ln86_2_reg_1843">6, 0, 6, 0</column>
<column name="sext_ln86_reg_1885">29, 0, 29, 0</column>
<column name="sext_ln86_reg_1885_pp4_iter3_reg">29, 0, 29, 0</column>
<column name="trunc_ln106_reg_2166">31, 0, 31, 0</column>
<column name="trunc_ln1118_reg_1858">12, 0, 12, 0</column>
<column name="trunc_ln1118_reg_1858_pp4_iter1_reg">12, 0, 12, 0</column>
<column name="trunc_ln37_reg_1673">31, 0, 31, 0</column>
<column name="trunc_ln38_reg_1688">6, 0, 6, 0</column>
<column name="trunc_ln38_reg_1688_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="trunc_ln42_reg_1713">6, 0, 6, 0</column>
<column name="trunc_ln42_reg_1713_pp1_iter1_reg">6, 0, 6, 0</column>
<column name="trunc_ln45_reg_1733">31, 0, 31, 0</column>
<column name="trunc_ln46_reg_1747">6, 0, 6, 0</column>
<column name="trunc_ln46_reg_1747_pp2_iter1_reg">6, 0, 6, 0</column>
<column name="trunc_ln64_reg_2072">6, 0, 6, 0</column>
<column name="wt_read_reg_1648">32, 0, 32, 0</column>
<column name="x_read_reg_1658">32, 0, 32, 0</column>
<column name="xdim_read_reg_1610">32, 0, 32, 0</column>
<column name="y_read_reg_1637">32, 0, 32, 0</column>
<column name="ybuf_V_addr_reg_2082">6, 0, 6, 0</column>
<column name="ybuf_V_load_reg_2161">16, 0, 16, 0</column>
<column name="ydim_read_reg_1600">32, 0, 32, 0</column>
<column name="dxbuf_V_addr_1_reg_1874">64, 32, 6, 0</column>
<column name="icmp_ln66_reg_2108">64, 32, 1, 0</column>
<column name="icmp_ln86_reg_1839">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fcc_combined, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
