//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_8,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_9
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<110>;
	.reg .b16 	%rs<99>;
	.reg .b32 	%r<329>;
	.reg .f32 	%f<136>;
	.reg .b64 	%rd<40>;
	.loc	1 19 0                          // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_0];
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_1];
$L__tmp0:
	.loc	1 22 28                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:22:33
	shl.b32 	%r162, %r1, 8;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_2];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_3];
	.loc	1 23 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:23:44
	mov.u32 	%r163, %tid.x;
	shr.u32 	%r164, %r163, 2;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_4];
	bfe.u32 	%r165, %r163, 2, 6;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_5];
	shl.b32 	%r166, %r163, 4;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_6];
	and.b32  	%r167, %r166, 240;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_rrelu_with_noise_functional_24_param_7];
	shl.b32 	%r168, %r163, 2;
	and.b32  	%r169, %r168, 12;
	and.b32  	%r170, %r163, 255;
	.loc	1 23 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:23:23
	or.b32  	%r171, %r162, %r165;
	or.b32  	%r172, %r171, 64;
	or.b32  	%r173, %r171, 128;
	or.b32  	%r174, %r171, 192;
	or.b32  	%r175, %r162, %r167;
	or.b32  	%r176, %r175, 4;
	or.b32  	%r177, %r175, 8;
	or.b32  	%r178, %r175, 12;
	or.b32  	%r179, %r162, %r170;
	.loc	1 24 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:24:21
	setp.lt.s32 	%p70, %r171, 256;
	setp.lt.s32 	%p71, %r172, 256;
	setp.lt.s32 	%p72, %r173, 256;
	setp.lt.s32 	%p73, %r174, 256;
	setp.lt.s32 	%p29, %r179, 256;
	.loc	1 25 28                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:25:33
	shl.b32 	%r180, %r2, 4;
	.loc	1 26 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:44
	bfe.u32 	%r181, %r163, 4, 4;
	.loc	1 26 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:23
	or.b32  	%r182, %r180, %r169;
	or.b32  	%r183, %r180, %r181;
	.loc	1 27 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:27:21
	setp.lt.s32 	%p74, %r182, 256;
	.loc	1 31 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:31:19
	shr.s32 	%r185, %r175, 31;
	shr.u32 	%r186, %r185, 26;
	add.s32 	%r187, %r175, %r186;
	.loc	1 30 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:30:19
	and.b32  	%r188, %r187, -64;
	sub.s32 	%r189, %r175, %r188;
	bfe.s32 	%r190, %r1, 23, 1;
	shr.u32 	%r191, %r190, 26;
	add.s32 	%r192, %r176, %r191;
	and.b32  	%r193, %r192, -64;
	sub.s32 	%r194, %r176, %r193;
	add.s32 	%r195, %r177, %r191;
	and.b32  	%r196, %r195, -64;
	sub.s32 	%r197, %r177, %r196;
	add.s32 	%r198, %r178, %r191;
	and.b32  	%r199, %r198, -64;
	sub.s32 	%r200, %r178, %r199;
	add.s32 	%r201, %r179, %r191;
	and.b32  	%r202, %r201, -64;
	sub.s32 	%r203, %r179, %r202;
	.loc	1 32 39                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:39
	shl.b32 	%r204, %r171, 8;
	shl.b32 	%r205, %r172, 8;
	shl.b32 	%r206, %r173, 8;
	shl.b32 	%r207, %r174, 8;
	.loc	1 32 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:35
	add.s32 	%r208, %r182, %r204;
	add.s32 	%r209, %r182, %r205;
	add.s32 	%r210, %r182, %r206;
	add.s32 	%r211, %r182, %r207;
	.loc	1 32 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:30
	mul.wide.s32 	%rd26, %r208, 4;
	add.s64 	%rd1, %rd18, %rd26;
	mul.wide.s32 	%rd27, %r209, 4;
	add.s64 	%rd2, %rd18, %rd27;
	mul.wide.s32 	%rd28, %r210, 4;
	add.s64 	%rd3, %rd18, %rd28;
	mul.wide.s32 	%rd29, %r211, 4;
	add.s64 	%rd4, %rd18, %rd29;
	.loc	1 32 52                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:52
	and.pred  	%p1, %p70, %p74;
	and.pred  	%p2, %p71, %p74;
	and.pred  	%p3, %p72, %p74;
	and.pred  	%p4, %p73, %p74;
	max.s32 	%r212, %r175, %r183;
	setp.lt.s32 	%p22, %r212, 256;
	.loc	1 32 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:44
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p2 ld.global.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p3 ld.global.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r50, 0x0;
	@%p4 ld.global.v4.b32 { %r44, %r46, %r48, %r50 }, [ %rd4 + 0 ];
	// end inline asm
	shl.b32 	%r213, %r163, 10;
	and.b32  	%r214, %r213, 3072;
	or.b32  	%r215, %r214, %r165;
	shr.u32 	%r216, %r214, 6;
	mov.u32 	%r217, global_smem;
	add.s32 	%r218, %r217, %r216;
	shl.b32 	%r219, %r215, 2;
	add.s32 	%r19, %r218, %r219;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	or.b32  	%r220, %r214, 256;
	shr.u32 	%r221, %r220, 6;
	add.s32 	%r222, %r217, %r221;
	add.s32 	%r223, %r222, %r219;
	add.s32 	%r21, %r223, 1024;
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	or.b32  	%r224, %r214, 512;
	shr.u32 	%r225, %r224, 6;
	add.s32 	%r226, %r217, %r225;
	add.s32 	%r227, %r226, %r219;
	add.s32 	%r23, %r227, 2048;
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	or.b32  	%r228, %r214, 768;
	shr.u32 	%r229, %r228, 6;
	add.s32 	%r230, %r217, %r229;
	add.s32 	%r231, %r230, %r219;
	add.s32 	%r25, %r231, 3072;
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	add.s32 	%r27, %r19, 256;
	// begin inline asm
	@%p5 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r223, 1280;
	// begin inline asm
	@%p5 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r227, 2304;
	// begin inline asm
	@%p5 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r231, 3328;
	// begin inline asm
	@%p5 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	add.s32 	%r35, %r19, 512;
	// begin inline asm
	@%p5 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	add.s32 	%r37, %r223, 1536;
	// begin inline asm
	@%p5 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r227, 2560;
	// begin inline asm
	@%p5 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r231, 3584;
	// begin inline asm
	@%p5 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r19, 768;
	// begin inline asm
	@%p5 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r223, 1792;
	// begin inline asm
	@%p5 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r227, 2816;
	// begin inline asm
	@%p5 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r231, 3840;
	// begin inline asm
	@%p5 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r232, %r170, 2;
	add.s32 	%r114, %r217, %r232;
	ld.shared.f32 	%f1, [%r114];
	ld.shared.f32 	%f2, [%r114+1028];
	ld.shared.f32 	%f3, [%r114+2056];
	ld.shared.f32 	%f4, [%r114+3084];
	ld.shared.f32 	%f5, [%r114+4112];
	ld.shared.f32 	%f6, [%r114+5140];
	ld.shared.f32 	%f7, [%r114+6168];
	ld.shared.f32 	%f8, [%r114+7196];
	ld.shared.f32 	%f9, [%r114+8224];
	ld.shared.f32 	%f10, [%r114+9252];
	ld.shared.f32 	%f11, [%r114+10280];
	ld.shared.f32 	%f12, [%r114+11308];
	ld.shared.f32 	%f13, [%r114+12336];
	ld.shared.f32 	%f14, [%r114+13364];
	ld.shared.f32 	%f15, [%r114+14392];
	ld.shared.f32 	%f16, [%r114+15420];
	.loc	1 33 38                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:38
	shl.b32 	%r233, %r183, 6;
	.loc	1 33 49                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:49
	shl.b32 	%r234, %r187, 8;
	and.b32  	%r235, %r234, -16384;
	.loc	1 33 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:35
	add.s32 	%r236, %r235, %r233;
	.loc	1 33 43                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:43
	add.s32 	%r237, %r236, %r189;
	add.s32 	%r238, %r236, %r194;
	add.s32 	%r239, %r236, %r197;
	add.s32 	%r240, %r236, %r200;
	.loc	1 33 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:30
	cvt.s64.s32 	%rd30, %r237;
	mul.wide.s32 	%rd31, %r237, 4;
	add.s64 	%rd5, %rd19, %rd31;
	mul.wide.s32 	%rd32, %r238, 4;
	add.s64 	%rd6, %rd19, %rd32;
	mul.wide.s32 	%rd33, %r239, 4;
	add.s64 	%rd7, %rd19, %rd33;
	mul.wide.s32 	%rd34, %r240, 4;
	add.s64 	%rd8, %rd19, %rd34;
	.loc	1 33 54                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:54
	// begin inline asm
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	mov.u32 %r70, 0x0;
	mov.u32 %r71, 0x0;
	@%p22 ld.global.v4.b32 { %r68, %r69, %r70, %r71 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r73, 0x0;
	mov.u32 %r74, 0x0;
	mov.u32 %r75, 0x0;
	mov.u32 %r76, 0x0;
	@%p22 ld.global.v4.b32 { %r73, %r74, %r75, %r76 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r78, 0x0;
	mov.u32 %r79, 0x0;
	mov.u32 %r80, 0x0;
	mov.u32 %r81, 0x0;
	@%p22 ld.global.v4.b32 { %r78, %r79, %r80, %r81 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	mov.u32 %r86, 0x0;
	@%p22 ld.global.v4.b32 { %r83, %r84, %r85, %r86 }, [ %rd8 + 0 ];
	// end inline asm
	bar.sync 	0;
	and.b32  	%r241, %r166, 4080;
	and.b32  	%r242, %r163, 240;
	add.s32 	%r243, %r241, %r242;
	shl.b32 	%r244, %r243, 2;
	add.s32 	%r67, %r217, %r244;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r67 + 0 ], { %r68, %r69, %r70, %r71 };
	// end inline asm
	add.s32 	%r72, %r67, 16;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r72 + 0 ], { %r73, %r74, %r75, %r76 };
	// end inline asm
	add.s32 	%r77, %r67, 32;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r77 + 0 ], { %r78, %r79, %r80, %r81 };
	// end inline asm
	add.s32 	%r82, %r67, 48;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r82 + 0 ], { %r83, %r84, %r85, %r86 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f17, [%r114];
	ld.shared.f32 	%f18, [%r114+1088];
	ld.shared.f32 	%f19, [%r114+2176];
	ld.shared.f32 	%f20, [%r114+3264];
	ld.shared.f32 	%f21, [%r114+4352];
	ld.shared.f32 	%f22, [%r114+5440];
	ld.shared.f32 	%f23, [%r114+6528];
	ld.shared.f32 	%f24, [%r114+7616];
	ld.shared.f32 	%f25, [%r114+8704];
	ld.shared.f32 	%f26, [%r114+9792];
	ld.shared.f32 	%f27, [%r114+10880];
	ld.shared.f32 	%f28, [%r114+11968];
	ld.shared.f32 	%f29, [%r114+13056];
	ld.shared.f32 	%f30, [%r114+14144];
	ld.shared.f32 	%f31, [%r114+15232];
	ld.shared.f32 	%f32, [%r114+16320];
	.loc	1 34 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:34:30
	mul.wide.s32 	%rd35, %r203, 4;
	add.s64 	%rd9, %rd20, %rd35;
	.loc	1 34 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:34:35
	// begin inline asm
	mov.u32 %r87, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r87 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 35 30                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:35:30
	add.s64 	%rd10, %rd21, %rd35;
	.loc	1 35 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:35:35
	// begin inline asm
	mov.u32 %r88, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r88 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f33, %r88;
	.loc	1 36 31                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:36:31
	add.s64 	%rd11, %rd22, %rd35;
	.loc	1 36 36                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:36:36
	// begin inline asm
	mov.u32 %r89, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r89 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:37:31
	add.s64 	%rd12, %rd23, %rd35;
	.loc	1 37 36                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:37:36
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r90 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 40 18                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:40:18
	add.f32 	%f34, %f33, 0f3727C5AC;
	.loc	1 41 26                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:41:26
	sqrt.approx.ftz.f32 	%f35, %f34;
	.loc	1 23 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:23:44
	and.b32  	%r245, %r168, 252;
	.loc	1 23 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:23:23
	or.b32  	%r246, %r162, %r245;
	.loc	1 31 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:31:19
	shr.s32 	%r248, %r246, 31;
	shr.u32 	%r249, %r248, 26;
	add.s32 	%r250, %r246, %r249;
	.loc	1 30 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:30:19
	and.b32  	%r251, %r250, -64;
	sub.s32 	%r252, %r246, %r251;
	.loc	1 26 44                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:44
	bfe.u32 	%r253, %r163, 6, 2;
	.loc	1 26 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:23
	or.b32  	%r254, %r253, %r180;
	or.b32  	%r255, %r254, 12;
	.loc	1 33 38                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:38
	shl.b32 	%r256, %r255, 6;
	.loc	1 33 49                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:49
	shl.b32 	%r257, %r250, 8;
	and.b32  	%r258, %r257, -16384;
	.loc	1 33 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:35
	add.s32 	%r259, %r258, %r252;
	.loc	1 33 43                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:43
	add.s32 	%r260, %r259, %r256;
	.loc	1 26 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:23
	or.b32  	%r261, %r254, 8;
	.loc	1 33 38                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:38
	shl.b32 	%r262, %r261, 6;
	.loc	1 33 43                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:43
	add.s32 	%r263, %r259, %r262;
	.loc	1 26 23                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:26:23
	or.b32  	%r264, %r254, 4;
	.loc	1 33 38                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:38
	shl.b32 	%r265, %r264, 6;
	.loc	1 33 43                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:43
	add.s32 	%r266, %r259, %r265;
	.loc	1 33 38                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:38
	shl.b32 	%r267, %r254, 6;
	.loc	1 33 43                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:33:43
	add.s32 	%r268, %r259, %r267;
	.loc	1 27 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:27:21
	setp.lt.s32 	%p75, %r255, 256;
	.loc	1 24 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:24:21
	setp.lt.s32 	%p76, %r246, 256;
	.loc	1 32 52                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:52
	and.pred  	%p69, %p76, %p75;
	.loc	1 27 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:27:21
	setp.lt.s32 	%p77, %r261, 256;
	.loc	1 32 52                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:52
	and.pred  	%p68, %p76, %p77;
	.loc	1 27 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:27:21
	setp.lt.s32 	%p78, %r264, 256;
	.loc	1 32 52                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:52
	and.pred  	%p67, %p76, %p78;
	.loc	1 27 21                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:27:21
	setp.lt.s32 	%p79, %r254, 256;
	.loc	1 32 52                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:32:52
	and.pred  	%p66, %p76, %p79;
	.loc	1 43 18                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:43:18
	mov.b32 	%r93, %f35;
	mov.b32 	%r92, 1065353216;
	// begin inline asm
	div.full.f32 %r91, %r92, %r93;
	// end inline asm
	mov.b32 	%f36, %r91;
	.loc	1 38 18                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:38:18
	mov.b32 	%f37, %r87;
	sub.f32 	%f38, %f18, %f37;
	sub.f32 	%f39, %f17, %f37;
	sub.f32 	%f40, %f20, %f37;
	sub.f32 	%f41, %f19, %f37;
	sub.f32 	%f42, %f22, %f37;
	sub.f32 	%f43, %f21, %f37;
	sub.f32 	%f44, %f24, %f37;
	sub.f32 	%f45, %f23, %f37;
	sub.f32 	%f46, %f26, %f37;
	sub.f32 	%f47, %f25, %f37;
	sub.f32 	%f48, %f28, %f37;
	sub.f32 	%f49, %f27, %f37;
	sub.f32 	%f50, %f30, %f37;
	sub.f32 	%f51, %f29, %f37;
	sub.f32 	%f52, %f31, %f37;
	sub.f32 	%f53, %f32, %f37;
	.loc	1 46 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:46:19
	mul.f32 	%f54, %f53, %f36;
	mul.f32 	%f55, %f52, %f36;
	mul.f32 	%f56, %f51, %f36;
	mul.f32 	%f57, %f50, %f36;
	mul.f32 	%f58, %f49, %f36;
	mul.f32 	%f59, %f48, %f36;
	mul.f32 	%f60, %f47, %f36;
	mul.f32 	%f61, %f46, %f36;
	mul.f32 	%f62, %f45, %f36;
	mul.f32 	%f63, %f44, %f36;
	mul.f32 	%f64, %f43, %f36;
	mul.f32 	%f65, %f42, %f36;
	mul.f32 	%f66, %f41, %f36;
	mul.f32 	%f67, %f40, %f36;
	mul.f32 	%f68, %f39, %f36;
	mul.f32 	%f69, %f38, %f36;
	.loc	1 47 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:47:20
	mov.b32 	%f70, %r89;
	.loc	1 48 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:48:20
	mov.b32 	%f71, %r90;
	fma.rn.f32 	%f72, %f69, %f70, %f71;
	fma.rn.f32 	%f73, %f68, %f70, %f71;
	fma.rn.f32 	%f74, %f67, %f70, %f71;
	fma.rn.f32 	%f75, %f66, %f70, %f71;
	fma.rn.f32 	%f76, %f65, %f70, %f71;
	fma.rn.f32 	%f77, %f64, %f70, %f71;
	fma.rn.f32 	%f78, %f63, %f70, %f71;
	fma.rn.f32 	%f79, %f62, %f70, %f71;
	fma.rn.f32 	%f80, %f61, %f70, %f71;
	fma.rn.f32 	%f81, %f60, %f70, %f71;
	fma.rn.f32 	%f82, %f59, %f70, %f71;
	fma.rn.f32 	%f83, %f58, %f70, %f71;
	fma.rn.f32 	%f84, %f57, %f70, %f71;
	fma.rn.f32 	%f85, %f56, %f70, %f71;
	fma.rn.f32 	%f86, %f55, %f70, %f71;
	fma.rn.f32 	%f87, %f54, %f70, %f71;
	.loc	1 49 19                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:49:19
	add.f32 	%f88, %f16, %f87;
	add.f32 	%f89, %f15, %f86;
	add.f32 	%f90, %f13, %f85;
	add.f32 	%f91, %f14, %f84;
	add.f32 	%f92, %f11, %f83;
	add.f32 	%f93, %f12, %f82;
	add.f32 	%f94, %f9, %f81;
	add.f32 	%f95, %f10, %f80;
	add.f32 	%f96, %f7, %f79;
	add.f32 	%f97, %f8, %f78;
	add.f32 	%f98, %f5, %f77;
	add.f32 	%f99, %f6, %f76;
	add.f32 	%f100, %f3, %f75;
	add.f32 	%f101, %f4, %f74;
	add.f32 	%f102, %f1, %f73;
	add.f32 	%f103, %f2, %f72;
	.loc	1 51 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:51:20
	setp.gt.f32 	%p80, %f103, 0f00000000;
	selp.u16 	%rs17, 1, 0, %p80;
	shl.b16 	%rs18, %rs17, 2;
	setp.gt.f32 	%p81, %f102, 0f00000000;
	selp.u16 	%rs19, -1, 0, %p81;
	shl.b16 	%rs20, %rs19, 3;
	or.b16  	%rs21, %rs20, %rs18;
	setp.gt.f32 	%p82, %f101, 0f00000000;
	selp.u16 	%rs22, 1, 0, %p82;
	setp.gt.f32 	%p83, %f100, 0f00000000;
	selp.u16 	%rs23, -1, 0, %p83;
	shl.b16 	%rs24, %rs23, 1;
	or.b16  	%rs25, %rs22, %rs24;
	and.b16  	%rs26, %rs25, 3;
	or.b16  	%rs27, %rs26, %rs21;
	shl.b16 	%rs28, %rs27, 12;
	setp.gt.f32 	%p84, %f99, 0f00000000;
	selp.u16 	%rs29, 1, 0, %p84;
	shl.b16 	%rs30, %rs29, 2;
	setp.gt.f32 	%p85, %f98, 0f00000000;
	selp.u16 	%rs31, -1, 0, %p85;
	shl.b16 	%rs32, %rs31, 3;
	or.b16  	%rs33, %rs32, %rs30;
	setp.gt.f32 	%p86, %f97, 0f00000000;
	selp.u16 	%rs34, 1, 0, %p86;
	setp.gt.f32 	%p87, %f96, 0f00000000;
	selp.u16 	%rs35, -1, 0, %p87;
	shl.b16 	%rs36, %rs35, 1;
	or.b16  	%rs37, %rs34, %rs36;
	and.b16  	%rs38, %rs37, 3;
	or.b16  	%rs39, %rs38, %rs33;
	and.b16  	%rs40, %rs39, 15;
	shl.b16 	%rs41, %rs40, 8;
	or.b16  	%rs42, %rs28, %rs41;
	setp.gt.f32 	%p88, %f95, 0f00000000;
	selp.u16 	%rs43, 1, 0, %p88;
	shl.b16 	%rs44, %rs43, 2;
	setp.gt.f32 	%p89, %f94, 0f00000000;
	selp.u16 	%rs45, -1, 0, %p89;
	shl.b16 	%rs46, %rs45, 3;
	or.b16  	%rs47, %rs46, %rs44;
	setp.gt.f32 	%p90, %f93, 0f00000000;
	selp.u16 	%rs48, 1, 0, %p90;
	setp.gt.f32 	%p91, %f92, 0f00000000;
	selp.u16 	%rs49, -1, 0, %p91;
	shl.b16 	%rs50, %rs49, 1;
	or.b16  	%rs51, %rs48, %rs50;
	and.b16  	%rs52, %rs51, 3;
	or.b16  	%rs53, %rs52, %rs47;
	shl.b16 	%rs54, %rs53, 4;
	setp.gt.f32 	%p92, %f91, 0f00000000;
	selp.u16 	%rs55, 1, 0, %p92;
	shl.b16 	%rs56, %rs55, 2;
	setp.gt.f32 	%p93, %f90, 0f00000000;
	selp.u16 	%rs57, -1, 0, %p93;
	shl.b16 	%rs58, %rs57, 3;
	or.b16  	%rs59, %rs58, %rs56;
	setp.gt.f32 	%p94, %f89, 0f00000000;
	selp.u16 	%rs60, -1, 0, %p94;
	shl.b16 	%rs61, %rs60, 1;
	setp.gt.f32 	%p95, %f88, 0f00000000;
	selp.u16 	%rs16, 1, 0, %p95;
	or.b16  	%rs62, %rs16, %rs61;
	and.b16  	%rs63, %rs62, 3;
	or.b16  	%rs64, %rs63, %rs59;
	and.b16  	%rs65, %rs64, 15;
	or.b16  	%rs66, %rs65, %rs54;
	and.b16  	%rs67, %rs66, 255;
	or.b16  	%rs68, %rs67, %rs42;
	.loc	1 53 20                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:53:20
	mul.f32 	%f104, %f102, 0f3E6AAAAB;
	mul.f32 	%f105, %f103, 0f3E6AAAAB;
	mul.f32 	%f106, %f100, 0f3E6AAAAB;
	mul.f32 	%f107, %f101, 0f3E6AAAAB;
	mul.f32 	%f108, %f98, 0f3E6AAAAB;
	mul.f32 	%f109, %f99, 0f3E6AAAAB;
	mul.f32 	%f110, %f96, 0f3E6AAAAB;
	mul.f32 	%f111, %f97, 0f3E6AAAAB;
	mul.f32 	%f112, %f94, 0f3E6AAAAB;
	mul.f32 	%f113, %f95, 0f3E6AAAAB;
	mul.f32 	%f114, %f92, 0f3E6AAAAB;
	mul.f32 	%f115, %f93, 0f3E6AAAAB;
	mul.f32 	%f116, %f90, 0f3E6AAAAB;
	mul.f32 	%f117, %f91, 0f3E6AAAAB;
	mul.f32 	%f118, %f89, 0f3E6AAAAB;
	mul.f32 	%f119, %f88, 0f3E6AAAAB;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs1, %rs28, 15;
	and.b16  	%rs69, %rs1, 1;
	setp.eq.b16 	%p96, %rs69, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f120, %f102, %f104, %p96;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs70, %rs28, 14;
	and.b16  	%rs2, %rs70, 1;
	setp.eq.b16 	%p97, %rs2, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f121, %f103, %f105, %p97;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs71, %rs28, 13;
	and.b16  	%rs3, %rs71, 1;
	setp.eq.b16 	%p98, %rs3, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f122, %f100, %f106, %p98;
	selp.f32 	%f123, %f101, %f107, %p82;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs72, %rs42, 11;
	and.b16  	%rs5, %rs72, 1;
	setp.eq.b16 	%p99, %rs5, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f124, %f98, %f108, %p99;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs73, %rs42, 10;
	and.b16  	%rs6, %rs73, 1;
	setp.eq.b16 	%p100, %rs6, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f125, %f99, %f109, %p100;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs74, %rs42, 9;
	and.b16  	%rs7, %rs74, 1;
	setp.eq.b16 	%p101, %rs7, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f126, %f96, %f110, %p101;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs75, %rs42, 8;
	and.b16  	%rs8, %rs75, 1;
	setp.eq.b16 	%p102, %rs8, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f127, %f97, %f111, %p102;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs76, %rs68, 7;
	and.b16  	%rs9, %rs76, 1;
	setp.eq.b16 	%p103, %rs9, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f128, %f94, %f112, %p103;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs77, %rs68, 6;
	and.b16  	%rs10, %rs77, 1;
	setp.eq.b16 	%p104, %rs10, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f129, %f95, %f113, %p104;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs78, %rs68, 5;
	and.b16  	%rs11, %rs78, 1;
	setp.eq.b16 	%p105, %rs11, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f130, %f92, %f114, %p105;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs79, %rs68, 4;
	and.b16  	%rs12, %rs79, 1;
	setp.eq.b16 	%p106, %rs12, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f131, %f93, %f115, %p106;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs80, %rs68, 3;
	and.b16  	%rs13, %rs80, 1;
	setp.eq.b16 	%p107, %rs13, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f132, %f90, %f116, %p107;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs81, %rs68, 2;
	and.b16  	%rs14, %rs81, 1;
	setp.eq.b16 	%p108, %rs14, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f133, %f91, %f117, %p108;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	shr.u16 	%rs82, %rs68, 1;
	and.b16  	%rs15, %rs82, 1;
	setp.eq.b16 	%p109, %rs15, 1;
	.loc	1 54 35                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:54:35
	selp.f32 	%f134, %f89, %f118, %p109;
	selp.f32 	%f135, %f88, %f119, %p95;
	.loc	1 55 25                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:25
	add.s64 	%rd13, %rd24, %rd30;
	.loc	1 55 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:55:56
	bar.sync 	0;
	add.s32 	%r94, %r217, %r170;
	// begin inline asm
	@%p5 st.shared.b8 [ %r94 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r95, %r94, 272;
	// begin inline asm
	@%p5 st.shared.b8 [ %r95 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r96, %r94, 544;
	// begin inline asm
	@%p5 st.shared.b8 [ %r96 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r97, %r94, 816;
	and.b16  	%rs4, %rs27, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r97 + 0 ], %rs4;
	// end inline asm
	add.s32 	%r98, %r94, 1088;
	// begin inline asm
	@%p5 st.shared.b8 [ %r98 + 0 ], %rs5;
	// end inline asm
	add.s32 	%r99, %r94, 1360;
	// begin inline asm
	@%p5 st.shared.b8 [ %r99 + 0 ], %rs6;
	// end inline asm
	add.s32 	%r100, %r94, 1632;
	// begin inline asm
	@%p5 st.shared.b8 [ %r100 + 0 ], %rs7;
	// end inline asm
	add.s32 	%r101, %r94, 1904;
	// begin inline asm
	@%p5 st.shared.b8 [ %r101 + 0 ], %rs8;
	// end inline asm
	add.s32 	%r102, %r94, 2176;
	// begin inline asm
	@%p5 st.shared.b8 [ %r102 + 0 ], %rs9;
	// end inline asm
	add.s32 	%r103, %r94, 2448;
	// begin inline asm
	@%p5 st.shared.b8 [ %r103 + 0 ], %rs10;
	// end inline asm
	add.s32 	%r104, %r94, 2720;
	// begin inline asm
	@%p5 st.shared.b8 [ %r104 + 0 ], %rs11;
	// end inline asm
	add.s32 	%r105, %r94, 2992;
	// begin inline asm
	@%p5 st.shared.b8 [ %r105 + 0 ], %rs12;
	// end inline asm
	add.s32 	%r106, %r94, 3264;
	// begin inline asm
	@%p5 st.shared.b8 [ %r106 + 0 ], %rs13;
	// end inline asm
	add.s32 	%r107, %r94, 3536;
	// begin inline asm
	@%p5 st.shared.b8 [ %r107 + 0 ], %rs14;
	// end inline asm
	add.s32 	%r108, %r94, 3808;
	// begin inline asm
	@%p5 st.shared.b8 [ %r108 + 0 ], %rs15;
	// end inline asm
	add.s32 	%r109, %r94, 4080;
	// begin inline asm
	@%p5 st.shared.b8 [ %r109 + 0 ], %rs16;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r269, %r217, %r243;
	ld.shared.v4.u32 	{%r270, %r271, %r272, %r273}, [%r269];
	bfe.u32 	%r278, %r270, 0, 8;
	bfe.u32 	%r279, %r270, 16, 8;
	cvt.u16.u32 	%rs83, %r279;
	bfe.u32 	%r280, %r270, 8, 8;
	cvt.u16.u32 	%rs84, %r280;
	mov.b32 	%r281, {%rs84, %rs83};
	and.b32  	%r282, %r281, 65537;
	bfe.u32 	%r283, %r271, 0, 8;
	bfe.u32 	%r284, %r271, 16, 8;
	cvt.u16.u32 	%rs85, %r284;
	bfe.u32 	%r285, %r271, 8, 8;
	cvt.u16.u32 	%rs86, %r285;
	mov.b32 	%r286, {%rs86, %rs85};
	and.b32  	%r287, %r286, 65537;
	bfe.u32 	%r288, %r272, 0, 8;
	bfe.u32 	%r289, %r272, 16, 8;
	cvt.u16.u32 	%rs87, %r289;
	bfe.u32 	%r290, %r272, 8, 8;
	cvt.u16.u32 	%rs88, %r290;
	mov.b32 	%r291, {%rs88, %rs87};
	and.b32  	%r292, %r291, 65537;
	bfe.u32 	%r293, %r273, 0, 8;
	bfe.u32 	%r294, %r273, 16, 8;
	cvt.u16.u32 	%rs89, %r294;
	bfe.u32 	%r295, %r273, 8, 8;
	cvt.u16.u32 	%rs90, %r295;
	mov.b32 	%r296, {%rs90, %rs89};
	and.b32  	%r297, %r296, 65537;
	mov.b32 	{%rs91, %rs92}, %r282;
	cvt.u32.u16 	%r298, %rs92;
	bfe.u32 	%r299, %r270, 24, 1;
	prmt.b32 	%r300, %r298, %r299, 0x3340U;
	cvt.u32.u16 	%r301, %rs91;
	and.b32  	%r302, %r278, 1;
	prmt.b32 	%r303, %r302, %r301, 0x3340U;
	prmt.b32 	%r304, %r303, %r300, 0x5410U;
	mov.b32 	{%rs93, %rs94}, %r287;
	cvt.u32.u16 	%r305, %rs94;
	bfe.u32 	%r306, %r271, 24, 1;
	prmt.b32 	%r307, %r305, %r306, 0x3340U;
	cvt.u32.u16 	%r308, %rs93;
	and.b32  	%r309, %r283, 1;
	prmt.b32 	%r310, %r309, %r308, 0x3340U;
	prmt.b32 	%r311, %r310, %r307, 0x5410U;
	mov.b32 	{%rs95, %rs96}, %r292;
	cvt.u32.u16 	%r312, %rs96;
	bfe.u32 	%r313, %r272, 24, 1;
	prmt.b32 	%r314, %r312, %r313, 0x3340U;
	cvt.u32.u16 	%r315, %rs95;
	and.b32  	%r316, %r288, 1;
	prmt.b32 	%r317, %r316, %r315, 0x3340U;
	prmt.b32 	%r318, %r317, %r314, 0x5410U;
	mov.b32 	{%rs97, %rs98}, %r297;
	cvt.u32.u16 	%r319, %rs98;
	bfe.u32 	%r320, %r273, 24, 1;
	prmt.b32 	%r321, %r319, %r320, 0x3340U;
	cvt.u32.u16 	%r322, %rs97;
	and.b32  	%r323, %r293, 1;
	prmt.b32 	%r324, %r323, %r322, 0x3340U;
	prmt.b32 	%r325, %r324, %r321, 0x5410U;
	// begin inline asm
	@%p22 st.global.v4.b32 [ %rd13 + 0 ], { %r304, %r311, %r318, %r325 };
	// end inline asm
	.loc	1 56 25                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:56:25
	mul.wide.s32 	%rd36, %r268, 4;
	add.s64 	%rd14, %rd25, %rd36;
	mul.wide.s32 	%rd37, %r266, 4;
	add.s64 	%rd15, %rd25, %rd37;
	mul.wide.s32 	%rd38, %r263, 4;
	add.s64 	%rd16, %rd25, %rd38;
	mul.wide.s32 	%rd39, %r260, 4;
	add.s64 	%rd17, %rd25, %rd39;
	.loc	1 56 56                         // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:56:56
	bar.sync 	0;
	mov.b32 	%r115, %f120;
	// begin inline asm
	@%p5 st.shared.b32 [ %r114 + 0 ], %r115;
	// end inline asm
	add.s32 	%r116, %r114, 1040;
	mov.b32 	%r117, %f121;
	// begin inline asm
	@%p5 st.shared.b32 [ %r116 + 0 ], %r117;
	// end inline asm
	add.s32 	%r118, %r114, 2080;
	mov.b32 	%r119, %f122;
	// begin inline asm
	@%p5 st.shared.b32 [ %r118 + 0 ], %r119;
	// end inline asm
	add.s32 	%r120, %r114, 3120;
	mov.b32 	%r121, %f123;
	// begin inline asm
	@%p5 st.shared.b32 [ %r120 + 0 ], %r121;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r326, %r164, 48;
	add.s32 	%r327, %r217, %r326;
	add.s32 	%r328, %r327, %r241;
	ld.shared.v4.u32 	{%r146, %r147, %r148, %r149}, [%r328];
	bar.sync 	0;
	mov.b32 	%r123, %f124;
	// begin inline asm
	@%p5 st.shared.b32 [ %r114 + 0 ], %r123;
	// end inline asm
	mov.b32 	%r125, %f125;
	// begin inline asm
	@%p5 st.shared.b32 [ %r116 + 0 ], %r125;
	// end inline asm
	mov.b32 	%r127, %f126;
	// begin inline asm
	@%p5 st.shared.b32 [ %r118 + 0 ], %r127;
	// end inline asm
	mov.b32 	%r129, %f127;
	// begin inline asm
	@%p5 st.shared.b32 [ %r120 + 0 ], %r129;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r150, %r151, %r152, %r153}, [%r328];
	bar.sync 	0;
	mov.b32 	%r131, %f128;
	// begin inline asm
	@%p5 st.shared.b32 [ %r114 + 0 ], %r131;
	// end inline asm
	mov.b32 	%r133, %f129;
	// begin inline asm
	@%p5 st.shared.b32 [ %r116 + 0 ], %r133;
	// end inline asm
	mov.b32 	%r135, %f130;
	// begin inline asm
	@%p5 st.shared.b32 [ %r118 + 0 ], %r135;
	// end inline asm
	mov.b32 	%r137, %f131;
	// begin inline asm
	@%p5 st.shared.b32 [ %r120 + 0 ], %r137;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r154, %r155, %r156, %r157}, [%r328];
	bar.sync 	0;
	mov.b32 	%r139, %f132;
	// begin inline asm
	@%p5 st.shared.b32 [ %r114 + 0 ], %r139;
	// end inline asm
	mov.b32 	%r141, %f133;
	// begin inline asm
	@%p5 st.shared.b32 [ %r116 + 0 ], %r141;
	// end inline asm
	mov.b32 	%r143, %f134;
	// begin inline asm
	@%p5 st.shared.b32 [ %r118 + 0 ], %r143;
	// end inline asm
	mov.b32 	%r145, %f135;
	// begin inline asm
	@%p5 st.shared.b32 [ %r120 + 0 ], %r145;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r158, %r159, %r160, %r161}, [%r328];
	// begin inline asm
	@%p66 st.global.v4.b32 [ %rd14 + 0 ], { %r146, %r147, %r148, %r149 };
	// end inline asm
	// begin inline asm
	@%p67 st.global.v4.b32 [ %rd15 + 0 ], { %r150, %r151, %r152, %r153 };
	// end inline asm
	// begin inline asm
	@%p68 st.global.v4.b32 [ %rd16 + 0 ], { %r154, %r155, %r156, %r157 };
	// end inline asm
	// begin inline asm
	@%p69 st.global.v4.b32 [ %rd17 + 0 ], { %r158, %r159, %r160, %r161 };
	// end inline asm
	.loc	1 56 4                          // cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py:56:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/s4/cs4huljedcbbnwcyftnr7a5vqbtraeeg5nqflqc6jyzr5emvn3gt.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 52
.b8 104
.b8 117
.b8 108
.b8 106
.b8 101
.b8 100
.b8 99
.b8 98
.b8 98
.b8 110
.b8 119
.b8 99
.b8 121
.b8 102
.b8 116
.b8 110
.b8 114
.b8 55
.b8 97
.b8 53
.b8 118
.b8 113
.b8 98
.b8 116
.b8 114
.b8 97
.b8 101
.b8 101
.b8 103
.b8 53
.b8 110
.b8 113
.b8 102
.b8 108
.b8 113
.b8 99
.b8 54
.b8 106
.b8 121
.b8 122
.b8 114
.b8 53
.b8 101
.b8 109
.b8 118
.b8 110
.b8 51
.b8 103
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
