{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "3373cadc_af3f454f",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 30
      },
      "lineNbr": 0,
      "author": {
        "id": 1323125
      },
      "writtenOn": "2022-03-01T15:07:54Z",
      "side": 1,
      "message": "Hello,\n\nI just wanted bring up two questions related to this topic;\n\n- Why can\u0027t you use the current implementation and interpret the allocated FP register number as a Simd register? i.e the allocator returns FP register 5 and you simply use Simd register 5 instead. Of course this method wont work if a direct 1-1 match can\u0027t be made and certain vector registers can\u0027t be used. I can also see how using separate Simd registers could avoid register spilling.\n\n- Some builtins such a `WasmDebugBreak` need to push Vector/FP registers before making a runtime call: https://chromium.googlesource.com/v8/v8.git/+/refs/heads/main/src/builtins/x64/builtins-x64.cc#2860\nAfter this change, do Simd registers need to also be pushed/popped onto the stack separately from FP registers?",
      "revId": "807445751cd17dcc8279127a97da10fe288f03ea",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "2e37f9a5_57358231",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 30
      },
      "lineNbr": 0,
      "author": {
        "id": 1374077
      },
      "writtenOn": "2022-03-02T16:34:07Z",
      "side": 1,
      "message": "My comments seem addressed, thanks. Can you give a short explainer to Milad\u0027s questions, please?\n\nThanks",
      "revId": "807445751cd17dcc8279127a97da10fe288f03ea",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "3cb833a6_d1bd2783",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 30
      },
      "lineNbr": 0,
      "author": {
        "id": 1464828
      },
      "writtenOn": "2022-03-07T01:11:28Z",
      "side": 1,
      "message": "In RISCV-V, V0 is mask register which value used to control execution of a masked vector instruction.\n\n\nNo matter before or after the change, push/pop riscv simd register is required. I will to fix this issue.",
      "parentUuid": "3373cadc_af3f454f",
      "revId": "807445751cd17dcc8279127a97da10fe288f03ea",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "4a30da26_d891a48d",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 30
      },
      "lineNbr": 0,
      "author": {
        "id": 1323125
      },
      "writtenOn": "2022-03-07T13:25:46Z",
      "side": 1,
      "message": "Ack",
      "parentUuid": "3cb833a6_d1bd2783",
      "revId": "807445751cd17dcc8279127a97da10fe288f03ea",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "837b9411_49bd3f70",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 30
      },
      "lineNbr": 0,
      "author": {
        "id": 1464828
      },
      "writtenOn": "2022-03-09T08:07:57Z",
      "side": 1,
      "message": "Hi Nico \nI had reply to Milad, can you review this again?",
      "parentUuid": "2e37f9a5_57358231",
      "revId": "807445751cd17dcc8279127a97da10fe288f03ea",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "55f334d9_c91a1ded",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 30
      },
      "lineNbr": 0,
      "author": {
        "id": 1464828
      },
      "writtenOn": "2022-03-11T01:47:21Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "837b9411_49bd3f70",
      "revId": "807445751cd17dcc8279127a97da10fe288f03ea",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    }
  ]
}