--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78232 paths analyzed, 1845 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.860ns.
--------------------------------------------------------------------------------

Paths for end point AUD1/AUD_out (SLICE_X63Y94.B1), 22648 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS3/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.647ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (0.569 - 0.747)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS3/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y32.P16      Tdspcko_P_PREG        0.329   DDS3/Mmult_n0028
                                                       DDS3/Mmult_n0028
    SLICE_X71Y89.D2      net (fanout=2)        1.111   PWMout3<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.CMUX    Tcinc                 0.314   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
    SLICE_X63Y94.B1      net (fanout=1)        0.821   ADDER_FOR_MULTADD_Madd_105
    SLICE_X63Y94.CLK     Tas                   0.481   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<5>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.647ns (3.762ns logic, 4.885ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS1/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.597ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.569 - 0.758)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS1/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y38.P16      Tdspcko_P_PREG        0.329   DDS1/Mmult_n0028
                                                       DDS1/Mmult_n0028
    SLICE_X71Y89.D4      net (fanout=2)        1.061   PWMout1<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.CMUX    Tcinc                 0.314   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
    SLICE_X63Y94.B1      net (fanout=1)        0.821   ADDER_FOR_MULTADD_Madd_105
    SLICE_X63Y94.CLK     Tas                   0.481   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<5>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.597ns (3.762ns logic, 4.835ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS2/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.586ns (Levels of Logic = 9)
  Clock Path Skew:      -0.187ns (0.569 - 0.756)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS2/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y36.P16      Tdspcko_P_PREG        0.329   DDS2/Mmult_n0028
                                                       DDS2/Mmult_n0028
    SLICE_X71Y89.D3      net (fanout=2)        1.050   PWMout2<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.CMUX    Tcinc                 0.314   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
    SLICE_X63Y94.B1      net (fanout=1)        0.821   ADDER_FOR_MULTADD_Madd_105
    SLICE_X63Y94.CLK     Tas                   0.481   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<5>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.586ns (3.762ns logic, 4.824ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point AUD1/AUD_out (SLICE_X63Y94.A2), 11334 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS3/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (0.569 - 0.747)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS3/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y32.P16      Tdspcko_P_PREG        0.329   DDS3/Mmult_n0028
                                                       DDS3/Mmult_n0028
    SLICE_X71Y89.D2      net (fanout=2)        1.111   PWMout3<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.AQ      Tito_logic            0.410   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
                                                       ADDER_FOR_MULTADD_Madd_85_rt
    SLICE_X63Y94.A2      net (fanout=1)        0.694   ADDER_FOR_MULTADD_Madd_85
    SLICE_X63Y94.CLK     Tas                   0.456   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<4>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (3.833ns logic, 4.758ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS3/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.559ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (0.569 - 0.747)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS3/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y32.P16      Tdspcko_P_PREG        0.329   DDS3/Mmult_n0028
                                                       DDS3/Mmult_n0028
    SLICE_X71Y89.D2      net (fanout=2)        1.111   PWMout3<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.AQ      Tito_logic            0.410   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
                                                       ADDER_FOR_MULTADD_Madd_85_rt
    SLICE_X63Y94.A2      net (fanout=1)        0.694   ADDER_FOR_MULTADD_Madd_85
    SLICE_X63Y94.CLK     Tas                   0.424   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lutdi4
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.559ns (3.801ns logic, 4.758ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS1/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.541ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.569 - 0.758)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS1/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y38.P16      Tdspcko_P_PREG        0.329   DDS1/Mmult_n0028
                                                       DDS1/Mmult_n0028
    SLICE_X71Y89.D4      net (fanout=2)        1.061   PWMout1<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.AQ      Tito_logic            0.410   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
                                                       ADDER_FOR_MULTADD_Madd_85_rt
    SLICE_X63Y94.A2      net (fanout=1)        0.694   ADDER_FOR_MULTADD_Madd_85
    SLICE_X63Y94.CLK     Tas                   0.456   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<4>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.541ns (3.833ns logic, 4.708ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point AUD1/AUD_out (SLICE_X63Y94.A1), 16332 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS3/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (0.569 - 0.747)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS3/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y32.P16      Tdspcko_P_PREG        0.329   DDS3/Mmult_n0028
                                                       DDS3/Mmult_n0028
    SLICE_X71Y89.D2      net (fanout=2)        1.111   PWMout3<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.BMUX    Tcinb                 0.358   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
    SLICE_X63Y94.A1      net (fanout=1)        0.694   ADDER_FOR_MULTADD_Madd_95
    SLICE_X63Y94.CLK     Tas                   0.456   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<4>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (3.781ns logic, 4.758ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS3/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.511ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (0.569 - 0.747)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS3/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y32.P16      Tdspcko_P_PREG        0.329   DDS3/Mmult_n0028
                                                       DDS3/Mmult_n0028
    SLICE_X71Y89.D2      net (fanout=2)        1.111   PWMout3<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.BMUX    Tcinb                 0.358   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
    SLICE_X63Y94.A1      net (fanout=1)        0.694   ADDER_FOR_MULTADD_Madd_95
    SLICE_X63Y94.CLK     Tas                   0.428   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lutdi4
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.511ns (3.753ns logic, 4.758ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDS1/Mmult_n0028 (DSP)
  Destination:          AUD1/AUD_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.489ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (0.569 - 0.758)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDS1/Mmult_n0028 to AUD1/AUD_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y38.P16      Tdspcko_P_PREG        0.329   DDS1/Mmult_n0028
                                                       DDS1/Mmult_n0028
    SLICE_X71Y89.D4      net (fanout=2)        1.061   PWMout1<0>
    SLICE_X71Y89.D       Tilo                  0.097   ADDER_FOR_MULTADD_Madd1
                                                       ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.B2      net (fanout=2)        0.588   ADDER_FOR_MULTADD_Madd1
    SLICE_X71Y90.CQ      Tad_logic             0.780   ADDER_FOR_MULTADD_Madd_31
                                                       ADDER_FOR_MULTADD_Madd1_lut<0>1
                                                       ADDER_FOR_MULTADD_Madd1_cy<0>_2
                                                       ADDER_FOR_MULTADD_Madd_21_rt
    SLICE_X66Y90.C2      net (fanout=1)        0.601   ADDER_FOR_MULTADD_Madd_21
    SLICE_X66Y90.CMUX    Tilo                  0.242   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.D1      net (fanout=2)        0.520   ADDER_FOR_MULTADD_Madd32
    SLICE_X66Y90.COUT    Topcyd                0.381   ADDER_FOR_MULTADD_Madd_33
                                                       ADDER_FOR_MULTADD_Madd3_lut<0>3
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_2
    SLICE_X66Y91.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd3_cy<0>3
    SLICE_X66Y91.CQ      Tito_logic            0.496   ADDER_FOR_MULTADD_Madd_73
                                                       ADDER_FOR_MULTADD_Madd3_cy<0>_6
                                                       ADDER_FOR_MULTADD_Madd_63_rt
    SLICE_X63Y96.C1      net (fanout=1)        0.737   ADDER_FOR_MULTADD_Madd_63
    SLICE_X63Y96.CMUX    Tilo                  0.246   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.D1      net (fanout=2)        0.507   ADDER_FOR_MULTADD_Madd56
    SLICE_X63Y96.COUT    Topcyd                0.396   ADDER_FOR_MULTADD_Madd_75
                                                       ADDER_FOR_MULTADD_Madd5_lut<0>7
                                                       ADDER_FOR_MULTADD_Madd5_cy<0>_6
    SLICE_X63Y97.CIN     net (fanout=1)        0.000   ADDER_FOR_MULTADD_Madd5_cy<0>7
    SLICE_X63Y97.BMUX    Tcinb                 0.358   ADDER_FOR_MULTADD_Madd_85
                                                       ADDER_FOR_MULTADD_Madd5_xor<0>_9
    SLICE_X63Y94.A1      net (fanout=1)        0.694   ADDER_FOR_MULTADD_Madd_95
    SLICE_X63Y94.CLK     Tas                   0.456   AUD1/AUD_out
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_lut<4>
                                                       AUD1/Mcompar_PWM[10]_PWMcount[10]_LessThan_3_o_cy<5>_inv1_cy
                                                       AUD1/AUD_out
    -------------------------------------------------  ---------------------------
    Total                                      8.489ns (3.781ns logic, 4.708ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X3Y19.ADDRBWRADDRL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDS1/addrA_5 (FF)
  Destination:          DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (0.909 - 0.594)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDS1/addrA_5 to DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X79Y100.BQ           Tcko                  0.141   DDS1/addrA<7>
                                                             DDS1/addrA_5
    RAMB36_X3Y19.ADDRBWRADDRL8 net (fanout=8)        0.357   DDS1/addrA<5>
    RAMB36_X3Y19.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                             DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.315ns (-0.042ns logic, 0.357ns route)
                                                             (-13.3% logic, 113.3% route)

--------------------------------------------------------------------------------

Paths for end point DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X3Y19.ADDRBWRADDRU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDS1/addrA_5 (FF)
  Destination:          DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (0.909 - 0.594)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDS1/addrA_5 to DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X79Y100.BQ           Tcko                  0.141   DDS1/addrA<7>
                                                             DDS1/addrA_5
    RAMB36_X3Y19.ADDRBWRADDRU8 net (fanout=8)        0.357   DDS1/addrA<5>
    RAMB36_X3Y19.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.183   DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                             DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.315ns (-0.042ns logic, 0.357ns route)
                                                             (-13.3% logic, 113.3% route)

--------------------------------------------------------------------------------

Paths for end point DDS6/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X1Y19.ADDRARDADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDS6/addrB_6 (FF)
  Destination:          DDS6/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.314ns (0.875 - 0.561)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDS6/addrB_6 to DDS6/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X64Y103.CQ           Tcko                  0.141   DDS6/addrB<7>
                                                             DDS6/addrB_6
    RAMB36_X1Y19.ADDRARDADDRU9 net (fanout=8)        0.357   DDS6/addrB<6>
    RAMB36_X1Y19.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   DDS6/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                             DDS6/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.315ns (-0.042ns logic, 0.357ns route)
                                                             (-13.3% logic, 113.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y40.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y40.WRCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: DDS1/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    8.860|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 78232 paths, 0 nets, and 1967 connections

Design statistics:
   Minimum period:   8.860ns{1}   (Maximum frequency: 112.867MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May  6 15:24:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 776 MB



