

================================================================
== Vitis HLS Report for 'rx_app_stream_if'
================================================================
* Date:           Sat Mar 18 14:39:16 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.965 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       74|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|       77|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       77|      142|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln223_fu_180_p2               |         +|   0|  0|  25|          18|          18|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_186                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_188                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_211                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_304_nbreadreq_fu_76_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1068_fu_130_p2             |      icmp|   0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  74|          52|          36|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                  |   9|          2|    1|          2|
    |m_axis_rx_data_rsp_metadata_TDATA_blk_n  |   9|          2|    1|          2|
    |rxApp2rxSar_upd_req_blk_n                |   9|          2|    1|          2|
    |rxApp2rxSar_upd_req_din                  |  14|          3|   35|        105|
    |rxBufferReadCmd_blk_n                    |   9|          2|    1|          2|
    |rxSar2rxApp_upd_rsp_blk_n                |   9|          2|    1|          2|
    |s_axis_rx_data_req_TDATA_blk_n           |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  68|         15|   41|        117|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |icmp_ln1068_reg_208                         |   1|   0|    1|          0|
    |rasi_fsmState_V                             |   1|   0|    1|          0|
    |rasi_fsmState_V_load_reg_195                |   1|   0|    1|          0|
    |rasi_fsmState_V_load_reg_195_pp0_iter1_reg  |   1|   0|    1|          0|
    |rasi_readLength_V                           |  16|   0|   16|          0|
    |tmp_appd_V_reg_222                          |  18|   0|   18|          0|
    |tmp_i_304_reg_212                           |   1|   0|    1|          0|
    |tmp_i_304_reg_212_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_i_reg_199                               |   1|   0|    1|          0|
    |tmp_sessionID_V_reg_203                     |  16|   0|   16|          0|
    |trunc_ln144_reg_216                         |  16|   0|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  77|   0|   77|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|             rx_app_stream_if|  return value|
|s_axis_rx_data_req_TVALID           |   in|    1|        axis|           s_axis_rx_data_req|       pointer|
|s_axis_rx_data_req_TDATA            |   in|   32|        axis|           s_axis_rx_data_req|       pointer|
|s_axis_rx_data_req_TREADY           |  out|    1|        axis|           s_axis_rx_data_req|       pointer|
|rxSar2rxApp_upd_rsp_dout            |   in|   35|     ap_fifo|          rxSar2rxApp_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_empty_n         |   in|    1|     ap_fifo|          rxSar2rxApp_upd_rsp|       pointer|
|rxSar2rxApp_upd_rsp_read            |  out|    1|     ap_fifo|          rxSar2rxApp_upd_rsp|       pointer|
|rxApp2rxSar_upd_req_din             |  out|   35|     ap_fifo|          rxApp2rxSar_upd_req|       pointer|
|rxApp2rxSar_upd_req_full_n          |   in|    1|     ap_fifo|          rxApp2rxSar_upd_req|       pointer|
|rxApp2rxSar_upd_req_write           |  out|    1|     ap_fifo|          rxApp2rxSar_upd_req|       pointer|
|m_axis_rx_data_rsp_metadata_TREADY  |   in|    1|        axis|  m_axis_rx_data_rsp_metadata|       pointer|
|m_axis_rx_data_rsp_metadata_TDATA   |  out|   16|        axis|  m_axis_rx_data_rsp_metadata|       pointer|
|m_axis_rx_data_rsp_metadata_TVALID  |  out|    1|        axis|  m_axis_rx_data_rsp_metadata|       pointer|
|rxBufferReadCmd_din                 |  out|    1|     ap_fifo|              rxBufferReadCmd|       pointer|
|rxBufferReadCmd_full_n              |   in|    1|     ap_fifo|              rxBufferReadCmd|       pointer|
|rxBufferReadCmd_write               |  out|    1|     ap_fifo|              rxBufferReadCmd|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

