// Seed: 1519177487
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2
    , id_6, id_7,
    output tri id_3,
    input supply1 id_4
);
  assign id_3 = -1'b0;
  wire id_8;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9,
    input supply0 id_10,
    input uwire id_11,
    output uwire id_12
);
  wire [1 : -1] id_14;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_12,
      id_6,
      id_9
  );
endmodule
