microcode = '''

def macroop VZEROUPPER {
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(0, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(1, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(2, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(3, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(4, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(5, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(6, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(7, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(8, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(9, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(10, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(11, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(12, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(13, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(14, 2))", destVL=16
    vclear dest="RegId(floatRegClass, FLOATREG_XMM_IDX(15, 2))", destVL=16
};

'''