==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.103ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29961 ; free virtual = 56952
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29961 ; free virtual = 56952
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29951 ; free virtual = 56942
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29948 ; free virtual = 56940
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62:49) to (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63:50) in function 'ether_protocol_spliter'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:68:6) in function 'ether_protocol_spliter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:79:24) in function 'ether_protocol_spliter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85:31) to (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85:140) in function 'ether_protocol_spliter'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ether_protocol_spliter' (/home/kevinliu/Documents/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29923 ; free virtual = 56916
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 798.621 ; gain = 126.000 ; free physical = 29922 ; free virtual = 56915
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ether_protocol_spliter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ether_protocol_spliter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.69 seconds; current allocated memory: 118.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 119.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ether_protocol_spliter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/myMacAddr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/s_axis_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/s_axis_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/s_axis_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/s_axis_valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/arp_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'arp_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/arp_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'arp_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/ip_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ip_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/ip_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ip_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/payload_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/payload_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/payload_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/payload_len_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_len_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ether_protocol_spliter/payload_len_valid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'payload_len_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ether_protocol_spliter' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ether_protocol_spliter'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 120.001 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 862.621 ; gain = 190.000 ; free physical = 29912 ; free virtual = 56908
INFO: [VHDL 208-304]