\hypertarget{group___bit_io_ldd1__module}{}\section{Bit\+Io\+Ldd1 module documentation}
\label{group___bit_io_ldd1__module}\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_bit_io_ldd1___t_device_data}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gaf1c1ab314890f91862048712f6ee0270}{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~0x400\+F\+F100U
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd1\+\_\+\+ID))
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga7769c2e2e3019fc5591e23fcf27a8c4b}{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga89568b3744bdb9e4b9617d13138b1046}{Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga37d85f4c3dfac62a113e7fbc733c6ec1}{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~F\+P\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR
\item 
\#define \hyperlink{group___bit_io_ldd1__module_gaaba32f43815123de9da736bfa1c2d593}{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}~\hyperlink{group___p_o_r_t___peripheral_gab166fe285bbb15b52de610f408fe25d3}{P\+O\+R\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}
\item 
\#define \hyperlink{group___bit_io_ldd1__module_ga5a1122093477fddb4e3686d1410cbb46}{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}~0x20000000U
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga340fc98ffd5cf9615926496b47eaa19a}\label{group___bit_io_ldd1__module_ga340fc98ffd5cf9615926496b47eaa19a}} 
typedef \hyperlink{struct_bit_io_ldd1___t_device_data}{Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data} $\ast$ {\bfseries Bit\+Io\+Ldd1\+\_\+\+T\+Device\+Data\+Ptr}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ \hyperlink{group___bit_io_ldd1__module_gadb85449174dc263f061e143166eb86c5}{Bit\+Io\+Ldd1\+\_\+\+Init} (\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$User\+Data\+Ptr)
\begin{DoxyCompactList}\small\item\em Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. \end{DoxyCompactList}\item 
void \hyperlink{group___bit_io_ldd1__module_ga753b1b610d7f46784d5e5ec7ca43d6cd}{Bit\+Io\+Ldd1\+\_\+\+Put\+Val} (\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$Device\+Data\+Ptr, bool Val)
\begin{DoxyCompactList}\small\item\em The specified output value is set. If the direction is {\bfseries  input}, the component saves the value to a memory or a register and this value will be written to the pin after switching to the output mode (using {\ttfamily Set\+Dir(\+T\+R\+U\+E)}; see \href{BitIOProperties.html#SafeMode}{\tt Safe mode} property for limitations). If the direction is {\bfseries output}, it writes the value to the pin. (Method is available only if the direction = $<$u$>${\ttfamily output}$<$/u$>$ or $<$u$>${\ttfamily  input/output}$<$/u$>$). \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}\label{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Device\+Data@{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}
\index{Bit\+Io\+Ldd1\+\_\+\+Device\+Data@{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}{BitIoLdd1\_DeviceData}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Device\+Data~((\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$)\hyperlink{group___p_e___types__module_gaa1c23d559daef5bcd3327ca83fb56f5a}{P\+E\+\_\+\+L\+D\+D\+\_\+\+Get\+Device\+Structure}(P\+E\+\_\+\+L\+D\+D\+\_\+\+C\+O\+M\+P\+O\+N\+E\+N\+T\+\_\+\+Bit\+Io\+Ldd1\+\_\+\+ID))}

Device data structure pointer used when auto initialization property is enabled. This constant can be passed as a first parameter to all component\textquotesingle{}s methods. \mbox{\Hypertarget{group___bit_io_ldd1__module_ga7769c2e2e3019fc5591e23fcf27a8c4b}\label{group___bit_io_ldd1__module_ga7769c2e2e3019fc5591e23fcf27a8c4b}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_Init\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Init\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Init method of the component Bit\+Io\+Ldd1 is enabled (generated) \mbox{\Hypertarget{group___bit_io_ldd1__module_ga37d85f4c3dfac62a113e7fbc733c6ec1}\label{group___bit_io_ldd1__module_ga37d85f4c3dfac62a113e7fbc733c6ec1}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd1\_MODULE\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~F\+P\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}

Name of macro used as the base address \mbox{\Hypertarget{group___bit_io_ldd1__module_ga5a1122093477fddb4e3686d1410cbb46}\label{group___bit_io_ldd1__module_ga5a1122093477fddb4e3686d1410cbb46}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}}
\index{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK}{BitIoLdd1\_PORT\_MASK}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+\_\+\+M\+A\+SK~0x20000000U}

Mask of the allocated pin from the port \mbox{\Hypertarget{group___bit_io_ldd1__module_gaaba32f43815123de9da736bfa1c2d593}\label{group___bit_io_ldd1__module_gaaba32f43815123de9da736bfa1c2d593}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd1\_PORTCONTROL\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+P\+O\+R\+T\+C\+O\+N\+T\+R\+O\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~\hyperlink{group___p_o_r_t___peripheral_gab166fe285bbb15b52de610f408fe25d3}{P\+O\+R\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}

Name of macro used as the base address \mbox{\Hypertarget{group___bit_io_ldd1__module_gaf1c1ab314890f91862048712f6ee0270}\label{group___bit_io_ldd1__module_gaf1c1ab314890f91862048712f6ee0270}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS@{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS}{BitIoLdd1\_PRPH\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+P\+R\+P\+H\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+E\+SS~0x400\+F\+F100U}

Peripheral base address of a device allocated by the component. This constant can be used directly in P\+DD macros. \mbox{\Hypertarget{group___bit_io_ldd1__module_ga89568b3744bdb9e4b9617d13138b1046}\label{group___bit_io_ldd1__module_ga89568b3744bdb9e4b9617d13138b1046}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED@{Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}{BitIoLdd1\_PutVal\_METHOD\_ENABLED}}
{\footnotesize\ttfamily \#define Bit\+Io\+Ldd1\+\_\+\+Put\+Val\+\_\+\+M\+E\+T\+H\+O\+D\+\_\+\+E\+N\+A\+B\+L\+ED}

Put\+Val method of the component Bit\+Io\+Ldd1 is enabled (generated) 

\subsection{Function Documentation}
\mbox{\Hypertarget{group___bit_io_ldd1__module_gadb85449174dc263f061e143166eb86c5}\label{group___bit_io_ldd1__module_gadb85449174dc263f061e143166eb86c5}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Init@{Bit\+Io\+Ldd1\+\_\+\+Init}}
\index{Bit\+Io\+Ldd1\+\_\+\+Init@{Bit\+Io\+Ldd1\+\_\+\+Init}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Init()}{BitIoLdd1\_Init()}}
{\footnotesize\ttfamily \hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$ Bit\+Io\+Ldd1\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_ga0b66a73f87238a782318aa0be7578e35}{L\+D\+D\+\_\+\+T\+User\+Data} $\ast$}]{User\+Data\+Ptr }\end{DoxyParamCaption})}



Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the \char`\"{}\+Enable
    in init. code\char`\"{} is set to \char`\"{}yes\char`\"{} value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn\textquotesingle{}t to be generated. 


\begin{DoxyParams}{Parameters}
{\em User\+Data\+Ptr} & -\/ Pointer to the user or R\+T\+OS specific data. This pointer will be passed as an event or callback parameter. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}

\begin{DoxyItemize}
\item Pointer to the dynamically allocated private structure or N\+U\+LL if there was an error. 
\end{DoxyItemize}
\end{DoxyReturn}
\mbox{\Hypertarget{group___bit_io_ldd1__module_ga753b1b610d7f46784d5e5ec7ca43d6cd}\label{group___bit_io_ldd1__module_ga753b1b610d7f46784d5e5ec7ca43d6cd}} 
\index{Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}!Bit\+Io\+Ldd1\+\_\+\+Put\+Val@{Bit\+Io\+Ldd1\+\_\+\+Put\+Val}}
\index{Bit\+Io\+Ldd1\+\_\+\+Put\+Val@{Bit\+Io\+Ldd1\+\_\+\+Put\+Val}!Bit\+Io\+Ldd1 module documentation@{Bit\+Io\+Ldd1 module documentation}}
\subsubsection{\texorpdfstring{Bit\+Io\+Ldd1\+\_\+\+Put\+Val()}{BitIoLdd1\_PutVal()}}
{\footnotesize\ttfamily void Bit\+Io\+Ldd1\+\_\+\+Put\+Val (\begin{DoxyParamCaption}\item[{\hyperlink{group___p_e___types__module_gac5cf1362f1f0e3a2ce71b1bf2276d091}{L\+D\+D\+\_\+\+T\+Device\+Data} $\ast$}]{Device\+Data\+Ptr,  }\item[{bool}]{Val }\end{DoxyParamCaption})}



The specified output value is set. If the direction is {\bfseries  input}, the component saves the value to a memory or a register and this value will be written to the pin after switching to the output mode (using {\ttfamily Set\+Dir(\+T\+R\+U\+E)}; see \href{BitIOProperties.html#SafeMode}{\tt Safe mode} property for limitations). If the direction is {\bfseries output}, it writes the value to the pin. (Method is available only if the direction = $<$u$>${\ttfamily output}$<$/u$>$ or $<$u$>${\ttfamily  input/output}$<$/u$>$). 


\begin{DoxyParams}{Parameters}
{\em Device\+Data\+Ptr} & -\/ Device data structure pointer returned by $<$\+Init$>$ method. \\
\hline
{\em Val} & -\/ Output value. Possible values\+: $<$false$>$ -\/ logical \char`\"{}0\char`\"{} (Low level) $<$true$>$ -\/ logical \char`\"{}1\char`\"{} (High level) \\
\hline
\end{DoxyParams}
