ISim log file
Running: /home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/tb_ripple_counter_tff_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/tb_ripple_counter_tff_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: at 0 ps: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation can not advance in time because signals can not resolve to a stable value in File "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/tb_ripple_counter.vhd" Line 39. Please correct this code in order to advance past the current simulation time.

INFO: Simulator is stopped.
# exit 0
