{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696011303938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696011303938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 21:15:03 2023 " "Processing started: Fri Sep 29 21:15:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696011303938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696011303938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uni_Projektas -c Uni_Projektas " "Command: quartus_sta Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696011303938 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1696011304038 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696011304169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1696011304189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1696011304189 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1696011304259 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1696011304269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 9 this_read_adc_manager\|MRAM_WRITE_DATA\|sclr pin " "Ignored filter at Uni_Projektas.sdc(9): this_read_adc_manager\|MRAM_WRITE_DATA\|sclr could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1696011304269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|sclr\}\] " "create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|sclr\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 10 this_read_adc_manager\|MRAM_WRITE_DATA\|clk pin " "Ignored filter at Uni_Projektas.sdc(10): this_read_adc_manager\|MRAM_WRITE_DATA\|clk could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|clk\}\] " "create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|clk\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 11 this_read_adc_manager\|MRAM_WRITE_DATA\|datain pin " "Ignored filter at Uni_Projektas.sdc(11): this_read_adc_manager\|MRAM_WRITE_DATA\|datain could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|datain\}\] " "create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|datain\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 12 this_read_adc_manager\|MRAM_WRITE_DATA\|regout pin " "Ignored filter at Uni_Projektas.sdc(12): this_read_adc_manager\|MRAM_WRITE_DATA\|regout could not be matched with a pin" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|regout\}\] " "create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 \[get_pins \{this_read_adc_manager\|MRAM_WRITE_DATA\|regout\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_Controller:UART_Controller_1\|curr_state.waiting " "Node: UART_Controller:UART_Controller_1\|curr_state.waiting was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1696011304280 "|UNI_Projektas|UART_Controller:UART_Controller_1|curr_state.waiting"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304280 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1696011304289 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1696011304300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.233 " "Worst-case setup slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233         0.000 CLK  " "    0.233         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.946         0.000 CORR_BUFFER_UPDATE_CLK0  " "   14.946         0.000 CORR_BUFFER_UPDATE_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696011304311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CLK  " "    0.499         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742         0.000 CORR_BUFFER_UPDATE_CLK0  " "    0.742         0.000 CORR_BUFFER_UPDATE_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1696011304321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1696011304321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.091 " "Worst-case minimum pulse width slack is 2.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.091         0.000 PLL_CLK0  " "    2.091         0.000 PLL_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 PLL_CLK2  " "    3.333         0.000 PLL_CLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.933         0.000 CLK  " "    6.933         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 ADC_CLK  " "   16.000         0.000 ADC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.223         0.000 ADC_DCLKA  " "   17.223         0.000 ADC_DCLKA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.933         0.000 CORR_BUFFER_UPDATE_CLK0  " "   46.933         0.000 CORR_BUFFER_UPDATE_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696011304321 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1696011304422 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1696011304422 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_Controller:UART_Controller_1\|curr_state.waiting " "Node: UART_Controller:UART_Controller_1\|curr_state.waiting was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1696011304442 "|UNI_Projektas|UART_Controller:UART_Controller_1|curr_state.waiting"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pl\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304442 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.506 " "Worst-case setup slack is 5.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.506         0.000 CLK  " "    5.506         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.386         0.000 CORR_BUFFER_UPDATE_CLK0  " "   15.386         0.000 CORR_BUFFER_UPDATE_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696011304452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1696011304452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.291 " "Worst-case hold slack is -2.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.291        -2.291 CLK  " "   -2.291        -2.291 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239         0.000 CORR_BUFFER_UPDATE_CLK0  " "    0.239         0.000 CORR_BUFFER_UPDATE_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696011304462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1696011304462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1696011304462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.333 " "Worst-case minimum pulse width slack is 2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.333         0.000 PLL_CLK0  " "    2.333         0.000 PLL_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 PLL_CLK2  " "    3.333         0.000 PLL_CLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 CLK  " "    7.873         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.223         0.000 ADC_CLK  " "   17.223         0.000 ADC_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.778         0.000 ADC_DCLKA  " "   17.778         0.000 ADC_DCLKA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.873         0.000 CORR_BUFFER_UPDATE_CLK0  " "   47.873         0.000 CORR_BUFFER_UPDATE_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696011304472 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1696011304562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1696011304582 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1696011304582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696011304662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 21:15:04 2023 " "Processing ended: Fri Sep 29 21:15:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696011304662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696011304662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696011304662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696011304662 ""}
