// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
output  [32:0] ap_return_4;
output  [32:0] ap_return_5;
output  [32:0] ap_return_6;
output  [32:0] ap_return_7;
input   ap_ce;

wire   [11:0] invert_sqr_table_address0;
wire   [14:0] invert_sqr_table_q0;
wire  signed [18:0] sub_ln85_fu_261_p2;
reg  signed [18:0] sub_ln85_reg_855;
wire    ap_block_pp0_stage0_11001;
reg  signed [18:0] sub_ln85_reg_855_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_reg_855_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_1_fu_267_p2;
reg  signed [18:0] sub_ln85_1_reg_861;
reg  signed [18:0] sub_ln85_1_reg_861_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_1_reg_861_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_2_fu_273_p2;
reg  signed [18:0] sub_ln85_2_reg_867;
reg  signed [18:0] sub_ln85_2_reg_867_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_2_reg_867_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_3_fu_279_p2;
reg  signed [18:0] sub_ln85_3_reg_873;
reg  signed [18:0] sub_ln85_3_reg_873_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_3_reg_873_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_4_fu_285_p2;
reg  signed [18:0] sub_ln85_4_reg_879;
reg  signed [18:0] sub_ln85_4_reg_879_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_4_reg_879_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_5_fu_291_p2;
reg  signed [18:0] sub_ln85_5_reg_885;
reg  signed [18:0] sub_ln85_5_reg_885_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_5_reg_885_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_6_fu_297_p2;
reg  signed [18:0] sub_ln85_6_reg_891;
reg  signed [18:0] sub_ln85_6_reg_891_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_6_reg_891_pp0_iter2_reg;
wire  signed [18:0] sub_ln85_7_fu_303_p2;
reg  signed [18:0] sub_ln85_7_reg_897;
reg  signed [18:0] sub_ln85_7_reg_897_pp0_iter1_reg;
reg  signed [18:0] sub_ln85_7_reg_897_pp0_iter2_reg;
wire   [18:0] add_ln87_1_fu_461_p2;
reg   [18:0] add_ln87_1_reg_903;
wire   [18:0] add_ln87_2_fu_467_p2;
reg   [18:0] add_ln87_2_reg_908;
wire   [18:0] add_ln87_6_fu_485_p2;
reg   [18:0] add_ln87_6_reg_913;
wire   [63:0] zext_ln95_fu_614_p1;
wire    ap_block_pp0_stage0;
reg    invert_sqr_table_ce0_local;
wire   [18:0] shl_ln_fu_149_p3;
wire   [18:0] sum_cache_fu_141_p3;
wire   [18:0] shl_ln79_1_fu_157_p3;
wire   [18:0] shl_ln79_2_fu_165_p3;
wire   [18:0] add_ln79_2_fu_211_p2;
wire   [18:0] add_ln79_1_fu_205_p2;
wire   [18:0] shl_ln79_3_fu_173_p3;
wire   [18:0] shl_ln79_4_fu_181_p3;
wire   [18:0] shl_ln79_5_fu_189_p3;
wire   [18:0] shl_ln79_6_fu_197_p3;
wire   [18:0] add_ln79_5_fu_229_p2;
wire   [18:0] add_ln79_4_fu_223_p2;
wire   [18:0] add_ln79_6_fu_235_p2;
wire   [18:0] add_ln79_3_fu_217_p2;
wire   [18:0] add_ln79_fu_241_p2;
wire   [15:0] mean_fu_247_p4;
wire  signed [18:0] sext_ln81_fu_257_p1;
wire  signed [18:0] mul_ln86_fu_312_p0;
wire  signed [31:0] sext_ln86_fu_309_p1;
wire  signed [18:0] mul_ln86_fu_312_p1;
wire   [31:0] mul_ln86_fu_312_p2;
wire  signed [18:0] mul_ln86_1_fu_331_p0;
wire  signed [31:0] sext_ln86_1_fu_328_p1;
wire  signed [18:0] mul_ln86_1_fu_331_p1;
wire   [31:0] mul_ln86_1_fu_331_p2;
wire  signed [18:0] mul_ln86_2_fu_350_p0;
wire  signed [31:0] sext_ln86_2_fu_347_p1;
wire  signed [18:0] mul_ln86_2_fu_350_p1;
wire   [31:0] mul_ln86_2_fu_350_p2;
wire  signed [18:0] mul_ln86_3_fu_369_p0;
wire  signed [31:0] sext_ln86_3_fu_366_p1;
wire  signed [18:0] mul_ln86_3_fu_369_p1;
wire   [31:0] mul_ln86_3_fu_369_p2;
wire  signed [18:0] mul_ln86_4_fu_388_p0;
wire  signed [31:0] sext_ln86_4_fu_385_p1;
wire  signed [18:0] mul_ln86_4_fu_388_p1;
wire   [31:0] mul_ln86_4_fu_388_p2;
wire  signed [18:0] mul_ln86_5_fu_407_p0;
wire  signed [31:0] sext_ln86_5_fu_404_p1;
wire  signed [18:0] mul_ln86_5_fu_407_p1;
wire   [31:0] mul_ln86_5_fu_407_p2;
wire  signed [18:0] mul_ln86_6_fu_426_p0;
wire  signed [31:0] sext_ln86_6_fu_423_p1;
wire  signed [18:0] mul_ln86_6_fu_426_p1;
wire   [31:0] mul_ln86_6_fu_426_p2;
wire  signed [18:0] mul_ln86_7_fu_445_p0;
wire  signed [31:0] sext_ln86_7_fu_442_p1;
wire  signed [18:0] mul_ln86_7_fu_445_p1;
wire   [31:0] mul_ln86_7_fu_445_p2;
wire   [18:0] diff_5_fu_413_p4;
wire   [18:0] diff_6_fu_432_p4;
wire   [18:0] diff_4_fu_394_p4;
wire   [18:0] diff_3_fu_375_p4;
wire   [18:0] diff_8_fu_318_p4;
wire   [18:0] diff_2_fu_356_p4;
wire   [18:0] diff_fu_337_p4;
wire   [18:0] diff_7_fu_451_p4;
wire   [18:0] add_ln87_5_fu_479_p2;
wire   [18:0] add_ln87_4_fu_473_p2;
wire   [18:0] add_ln87_3_fu_491_p2;
wire   [18:0] add_ln87_fu_495_p2;
wire   [14:0] tmp_2_fu_500_p4;
wire   [0:0] tmp_3_fu_522_p3;
wire   [12:0] tmp_1_fu_530_p3;
wire  signed [15:0] sext_ln91_fu_510_p1;
wire   [0:0] icmp_ln91_fu_538_p2;
wire   [15:0] add_ln91_fu_544_p2;
wire   [0:0] tmp_fu_514_p3;
wire   [15:0] select_ln91_fu_550_p3;
wire   [15:0] index_fu_558_p3;
wire   [0:0] tmp_4_fu_570_p3;
wire   [14:0] trunc_ln91_fu_566_p1;
wire   [14:0] index_1_fu_578_p3;
wire   [2:0] tmp_5_fu_590_p4;
wire   [0:0] icmp_ln94_fu_600_p2;
wire   [11:0] trunc_ln91_1_fu_586_p1;
wire   [11:0] index_2_fu_606_p3;
wire   [14:0] mul_ln99_fu_626_p1;
wire   [33:0] zext_ln99_fu_619_p1;
wire   [33:0] mul_ln99_fu_626_p2;
wire   [30:0] trunc_ln1_fu_632_p4;
wire   [14:0] mul_ln99_1_fu_649_p1;
wire   [33:0] mul_ln99_1_fu_649_p2;
wire   [30:0] trunc_ln99_1_fu_655_p4;
wire   [14:0] mul_ln99_2_fu_672_p1;
wire   [33:0] mul_ln99_2_fu_672_p2;
wire   [30:0] trunc_ln99_2_fu_678_p4;
wire   [14:0] mul_ln99_3_fu_695_p1;
wire   [33:0] mul_ln99_3_fu_695_p2;
wire   [30:0] trunc_ln99_3_fu_701_p4;
wire   [14:0] mul_ln99_4_fu_718_p1;
wire   [33:0] mul_ln99_4_fu_718_p2;
wire   [30:0] trunc_ln99_4_fu_724_p4;
wire   [14:0] mul_ln99_5_fu_741_p1;
wire   [33:0] mul_ln99_5_fu_741_p2;
wire   [30:0] trunc_ln99_5_fu_747_p4;
wire   [14:0] mul_ln99_6_fu_764_p1;
wire   [33:0] mul_ln99_6_fu_764_p2;
wire   [30:0] trunc_ln99_6_fu_770_p4;
wire   [14:0] mul_ln99_7_fu_787_p1;
wire   [33:0] mul_ln99_7_fu_787_p2;
wire   [30:0] trunc_ln99_7_fu_793_p4;
wire  signed [32:0] sext_ln99_1_fu_642_p1;
wire  signed [32:0] sext_ln99_3_fu_665_p1;
wire  signed [32:0] sext_ln99_5_fu_688_p1;
wire  signed [32:0] sext_ln99_7_fu_711_p1;
wire  signed [32:0] sext_ln99_9_fu_734_p1;
wire  signed [32:0] sext_ln99_11_fu_757_p1;
wire  signed [32:0] sext_ln99_13_fu_780_p1;
wire  signed [32:0] sext_ln99_15_fu_803_p1;
reg   [15:0] data_0_val_int_reg;
reg   [15:0] data_1_val_int_reg;
reg   [15:0] data_2_val_int_reg;
reg   [15:0] data_3_val_int_reg;
reg   [15:0] data_4_val_int_reg;
reg   [15:0] data_5_val_int_reg;
reg   [15:0] data_6_val_int_reg;
reg   [15:0] data_7_val_int_reg;
wire    ap_ce_reg;

myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
invert_sqr_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_sqr_table_address0),
    .ce0(invert_sqr_table_ce0_local),
    .q0(invert_sqr_table_q0)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U1(
    .din0(mul_ln86_fu_312_p0),
    .din1(mul_ln86_fu_312_p1),
    .dout(mul_ln86_fu_312_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U2(
    .din0(mul_ln86_1_fu_331_p0),
    .din1(mul_ln86_1_fu_331_p1),
    .dout(mul_ln86_1_fu_331_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U3(
    .din0(mul_ln86_2_fu_350_p0),
    .din1(mul_ln86_2_fu_350_p1),
    .dout(mul_ln86_2_fu_350_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U4(
    .din0(mul_ln86_3_fu_369_p0),
    .din1(mul_ln86_3_fu_369_p1),
    .dout(mul_ln86_3_fu_369_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U5(
    .din0(mul_ln86_4_fu_388_p0),
    .din1(mul_ln86_4_fu_388_p1),
    .dout(mul_ln86_4_fu_388_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U6(
    .din0(mul_ln86_5_fu_407_p0),
    .din1(mul_ln86_5_fu_407_p1),
    .dout(mul_ln86_5_fu_407_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U7(
    .din0(mul_ln86_6_fu_426_p0),
    .din1(mul_ln86_6_fu_426_p1),
    .dout(mul_ln86_6_fu_426_p2)
);

myproject_mul_19s_19s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 32 ))
mul_19s_19s_32_1_1_U8(
    .din0(mul_ln86_7_fu_445_p0),
    .din1(mul_ln86_7_fu_445_p1),
    .dout(mul_ln86_7_fu_445_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U9(
    .din0(sub_ln85_reg_855_pp0_iter2_reg),
    .din1(mul_ln99_fu_626_p1),
    .dout(mul_ln99_fu_626_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U10(
    .din0(sub_ln85_1_reg_861_pp0_iter2_reg),
    .din1(mul_ln99_1_fu_649_p1),
    .dout(mul_ln99_1_fu_649_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U11(
    .din0(sub_ln85_2_reg_867_pp0_iter2_reg),
    .din1(mul_ln99_2_fu_672_p1),
    .dout(mul_ln99_2_fu_672_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U12(
    .din0(sub_ln85_3_reg_873_pp0_iter2_reg),
    .din1(mul_ln99_3_fu_695_p1),
    .dout(mul_ln99_3_fu_695_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U13(
    .din0(sub_ln85_4_reg_879_pp0_iter2_reg),
    .din1(mul_ln99_4_fu_718_p1),
    .dout(mul_ln99_4_fu_718_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U14(
    .din0(sub_ln85_5_reg_885_pp0_iter2_reg),
    .din1(mul_ln99_5_fu_741_p1),
    .dout(mul_ln99_5_fu_741_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U15(
    .din0(sub_ln85_6_reg_891_pp0_iter2_reg),
    .din1(mul_ln99_6_fu_764_p1),
    .dout(mul_ln99_6_fu_764_p2)
);

myproject_mul_19s_15ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 34 ))
mul_19s_15ns_34_1_1_U16(
    .din0(sub_ln85_7_reg_897_pp0_iter2_reg),
    .din1(mul_ln99_7_fu_787_p1),
    .dout(mul_ln99_7_fu_787_p2)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln87_1_reg_903 <= add_ln87_1_fu_461_p2;
        add_ln87_2_reg_908 <= add_ln87_2_fu_467_p2;
        add_ln87_6_reg_913 <= add_ln87_6_fu_485_p2;
        sub_ln85_1_reg_861 <= sub_ln85_1_fu_267_p2;
        sub_ln85_1_reg_861_pp0_iter1_reg <= sub_ln85_1_reg_861;
        sub_ln85_1_reg_861_pp0_iter2_reg <= sub_ln85_1_reg_861_pp0_iter1_reg;
        sub_ln85_2_reg_867 <= sub_ln85_2_fu_273_p2;
        sub_ln85_2_reg_867_pp0_iter1_reg <= sub_ln85_2_reg_867;
        sub_ln85_2_reg_867_pp0_iter2_reg <= sub_ln85_2_reg_867_pp0_iter1_reg;
        sub_ln85_3_reg_873 <= sub_ln85_3_fu_279_p2;
        sub_ln85_3_reg_873_pp0_iter1_reg <= sub_ln85_3_reg_873;
        sub_ln85_3_reg_873_pp0_iter2_reg <= sub_ln85_3_reg_873_pp0_iter1_reg;
        sub_ln85_4_reg_879 <= sub_ln85_4_fu_285_p2;
        sub_ln85_4_reg_879_pp0_iter1_reg <= sub_ln85_4_reg_879;
        sub_ln85_4_reg_879_pp0_iter2_reg <= sub_ln85_4_reg_879_pp0_iter1_reg;
        sub_ln85_5_reg_885 <= sub_ln85_5_fu_291_p2;
        sub_ln85_5_reg_885_pp0_iter1_reg <= sub_ln85_5_reg_885;
        sub_ln85_5_reg_885_pp0_iter2_reg <= sub_ln85_5_reg_885_pp0_iter1_reg;
        sub_ln85_6_reg_891 <= sub_ln85_6_fu_297_p2;
        sub_ln85_6_reg_891_pp0_iter1_reg <= sub_ln85_6_reg_891;
        sub_ln85_6_reg_891_pp0_iter2_reg <= sub_ln85_6_reg_891_pp0_iter1_reg;
        sub_ln85_7_reg_897 <= sub_ln85_7_fu_303_p2;
        sub_ln85_7_reg_897_pp0_iter1_reg <= sub_ln85_7_reg_897;
        sub_ln85_7_reg_897_pp0_iter2_reg <= sub_ln85_7_reg_897_pp0_iter1_reg;
        sub_ln85_reg_855 <= sub_ln85_fu_261_p2;
        sub_ln85_reg_855_pp0_iter1_reg <= sub_ln85_reg_855;
        sub_ln85_reg_855_pp0_iter2_reg <= sub_ln85_reg_855_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_val_int_reg <= data_0_val;
        data_1_val_int_reg <= data_1_val;
        data_2_val_int_reg <= data_2_val;
        data_3_val_int_reg <= data_3_val;
        data_4_val_int_reg <= data_4_val;
        data_5_val_int_reg <= data_5_val;
        data_6_val_int_reg <= data_6_val;
        data_7_val_int_reg <= data_7_val;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        invert_sqr_table_ce0_local = 1'b1;
    end else begin
        invert_sqr_table_ce0_local = 1'b0;
    end
end

assign add_ln79_1_fu_205_p2 = (shl_ln_fu_149_p3 + sum_cache_fu_141_p3);

assign add_ln79_2_fu_211_p2 = (shl_ln79_1_fu_157_p3 + shl_ln79_2_fu_165_p3);

assign add_ln79_3_fu_217_p2 = (add_ln79_2_fu_211_p2 + add_ln79_1_fu_205_p2);

assign add_ln79_4_fu_223_p2 = (shl_ln79_3_fu_173_p3 + shl_ln79_4_fu_181_p3);

assign add_ln79_5_fu_229_p2 = (shl_ln79_5_fu_189_p3 + shl_ln79_6_fu_197_p3);

assign add_ln79_6_fu_235_p2 = (add_ln79_5_fu_229_p2 + add_ln79_4_fu_223_p2);

assign add_ln79_fu_241_p2 = (add_ln79_6_fu_235_p2 + add_ln79_3_fu_217_p2);

assign add_ln87_1_fu_461_p2 = (diff_5_fu_413_p4 + diff_6_fu_432_p4);

assign add_ln87_2_fu_467_p2 = (diff_4_fu_394_p4 + diff_3_fu_375_p4);

assign add_ln87_3_fu_491_p2 = (add_ln87_2_reg_908 + add_ln87_1_reg_903);

assign add_ln87_4_fu_473_p2 = (diff_8_fu_318_p4 + diff_2_fu_356_p4);

assign add_ln87_5_fu_479_p2 = (diff_fu_337_p4 + diff_7_fu_451_p4);

assign add_ln87_6_fu_485_p2 = (add_ln87_5_fu_479_p2 + add_ln87_4_fu_473_p2);

assign add_ln87_fu_495_p2 = (add_ln87_6_reg_913 + add_ln87_3_fu_491_p2);

assign add_ln91_fu_544_p2 = ($signed(sext_ln91_fu_510_p1) + $signed(16'd1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return_0 = sext_ln99_1_fu_642_p1;

assign ap_return_1 = sext_ln99_3_fu_665_p1;

assign ap_return_2 = sext_ln99_5_fu_688_p1;

assign ap_return_3 = sext_ln99_7_fu_711_p1;

assign ap_return_4 = sext_ln99_9_fu_734_p1;

assign ap_return_5 = sext_ln99_11_fu_757_p1;

assign ap_return_6 = sext_ln99_13_fu_780_p1;

assign ap_return_7 = sext_ln99_15_fu_803_p1;

assign diff_2_fu_356_p4 = {{mul_ln86_2_fu_350_p2[31:13]}};

assign diff_3_fu_375_p4 = {{mul_ln86_3_fu_369_p2[31:13]}};

assign diff_4_fu_394_p4 = {{mul_ln86_4_fu_388_p2[31:13]}};

assign diff_5_fu_413_p4 = {{mul_ln86_5_fu_407_p2[31:13]}};

assign diff_6_fu_432_p4 = {{mul_ln86_6_fu_426_p2[31:13]}};

assign diff_7_fu_451_p4 = {{mul_ln86_7_fu_445_p2[31:13]}};

assign diff_8_fu_318_p4 = {{mul_ln86_fu_312_p2[31:13]}};

assign diff_fu_337_p4 = {{mul_ln86_1_fu_331_p2[31:13]}};

assign icmp_ln91_fu_538_p2 = ((tmp_1_fu_530_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_600_p2 = ((tmp_5_fu_590_p4 != 3'd0) ? 1'b1 : 1'b0);

assign index_1_fu_578_p3 = ((tmp_4_fu_570_p3[0:0] == 1'b1) ? 15'd0 : trunc_ln91_fu_566_p1);

assign index_2_fu_606_p3 = ((icmp_ln94_fu_600_p2[0:0] == 1'b1) ? 12'd4095 : trunc_ln91_1_fu_586_p1);

assign index_fu_558_p3 = ((tmp_fu_514_p3[0:0] == 1'b1) ? select_ln91_fu_550_p3 : sext_ln91_fu_510_p1);

assign invert_sqr_table_address0 = zext_ln95_fu_614_p1;

assign mean_fu_247_p4 = {{add_ln79_fu_241_p2[18:3]}};

assign mul_ln86_1_fu_331_p0 = sext_ln86_1_fu_328_p1;

assign mul_ln86_1_fu_331_p1 = sext_ln86_1_fu_328_p1;

assign mul_ln86_2_fu_350_p0 = sext_ln86_2_fu_347_p1;

assign mul_ln86_2_fu_350_p1 = sext_ln86_2_fu_347_p1;

assign mul_ln86_3_fu_369_p0 = sext_ln86_3_fu_366_p1;

assign mul_ln86_3_fu_369_p1 = sext_ln86_3_fu_366_p1;

assign mul_ln86_4_fu_388_p0 = sext_ln86_4_fu_385_p1;

assign mul_ln86_4_fu_388_p1 = sext_ln86_4_fu_385_p1;

assign mul_ln86_5_fu_407_p0 = sext_ln86_5_fu_404_p1;

assign mul_ln86_5_fu_407_p1 = sext_ln86_5_fu_404_p1;

assign mul_ln86_6_fu_426_p0 = sext_ln86_6_fu_423_p1;

assign mul_ln86_6_fu_426_p1 = sext_ln86_6_fu_423_p1;

assign mul_ln86_7_fu_445_p0 = sext_ln86_7_fu_442_p1;

assign mul_ln86_7_fu_445_p1 = sext_ln86_7_fu_442_p1;

assign mul_ln86_fu_312_p0 = sext_ln86_fu_309_p1;

assign mul_ln86_fu_312_p1 = sext_ln86_fu_309_p1;

assign mul_ln99_1_fu_649_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_2_fu_672_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_3_fu_695_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_4_fu_718_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_5_fu_741_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_6_fu_764_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_7_fu_787_p1 = zext_ln99_fu_619_p1;

assign mul_ln99_fu_626_p1 = zext_ln99_fu_619_p1;

assign select_ln91_fu_550_p3 = ((icmp_ln91_fu_538_p2[0:0] == 1'b1) ? add_ln91_fu_544_p2 : sext_ln91_fu_510_p1);

assign sext_ln81_fu_257_p1 = $signed(mean_fu_247_p4);

assign sext_ln86_1_fu_328_p1 = sub_ln85_1_reg_861;

assign sext_ln86_2_fu_347_p1 = sub_ln85_2_reg_867;

assign sext_ln86_3_fu_366_p1 = sub_ln85_3_reg_873;

assign sext_ln86_4_fu_385_p1 = sub_ln85_4_reg_879;

assign sext_ln86_5_fu_404_p1 = sub_ln85_5_reg_885;

assign sext_ln86_6_fu_423_p1 = sub_ln85_6_reg_891;

assign sext_ln86_7_fu_442_p1 = sub_ln85_7_reg_897;

assign sext_ln86_fu_309_p1 = sub_ln85_reg_855;

assign sext_ln91_fu_510_p1 = $signed(tmp_2_fu_500_p4);

assign sext_ln99_11_fu_757_p1 = $signed(trunc_ln99_5_fu_747_p4);

assign sext_ln99_13_fu_780_p1 = $signed(trunc_ln99_6_fu_770_p4);

assign sext_ln99_15_fu_803_p1 = $signed(trunc_ln99_7_fu_793_p4);

assign sext_ln99_1_fu_642_p1 = $signed(trunc_ln1_fu_632_p4);

assign sext_ln99_3_fu_665_p1 = $signed(trunc_ln99_1_fu_655_p4);

assign sext_ln99_5_fu_688_p1 = $signed(trunc_ln99_2_fu_678_p4);

assign sext_ln99_7_fu_711_p1 = $signed(trunc_ln99_3_fu_701_p4);

assign sext_ln99_9_fu_734_p1 = $signed(trunc_ln99_4_fu_724_p4);

assign shl_ln79_1_fu_157_p3 = {{data_2_val_int_reg}, {3'd0}};

assign shl_ln79_2_fu_165_p3 = {{data_3_val_int_reg}, {3'd0}};

assign shl_ln79_3_fu_173_p3 = {{data_4_val_int_reg}, {3'd0}};

assign shl_ln79_4_fu_181_p3 = {{data_5_val_int_reg}, {3'd0}};

assign shl_ln79_5_fu_189_p3 = {{data_6_val_int_reg}, {3'd0}};

assign shl_ln79_6_fu_197_p3 = {{data_7_val_int_reg}, {3'd0}};

assign shl_ln_fu_149_p3 = {{data_1_val_int_reg}, {3'd0}};

assign sub_ln85_1_fu_267_p2 = ($signed(shl_ln_fu_149_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_2_fu_273_p2 = ($signed(shl_ln79_1_fu_157_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_3_fu_279_p2 = ($signed(shl_ln79_2_fu_165_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_4_fu_285_p2 = ($signed(shl_ln79_3_fu_173_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_5_fu_291_p2 = ($signed(shl_ln79_4_fu_181_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_6_fu_297_p2 = ($signed(shl_ln79_5_fu_189_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_7_fu_303_p2 = ($signed(shl_ln79_6_fu_197_p3) - $signed(sext_ln81_fu_257_p1));

assign sub_ln85_fu_261_p2 = ($signed(sum_cache_fu_141_p3) - $signed(sext_ln81_fu_257_p1));

assign sum_cache_fu_141_p3 = {{data_0_val_int_reg}, {3'd0}};

assign tmp_1_fu_530_p3 = {{tmp_3_fu_522_p3}, {12'd0}};

assign tmp_2_fu_500_p4 = {{add_ln87_fu_495_p2[18:4]}};

assign tmp_3_fu_522_p3 = add_ln87_fu_495_p2[32'd3];

assign tmp_4_fu_570_p3 = index_fu_558_p3[32'd15];

assign tmp_5_fu_590_p4 = {{index_1_fu_578_p3[14:12]}};

assign tmp_fu_514_p3 = add_ln87_fu_495_p2[32'd18];

assign trunc_ln1_fu_632_p4 = {{mul_ln99_fu_626_p2[33:3]}};

assign trunc_ln91_1_fu_586_p1 = index_1_fu_578_p3[11:0];

assign trunc_ln91_fu_566_p1 = index_fu_558_p3[14:0];

assign trunc_ln99_1_fu_655_p4 = {{mul_ln99_1_fu_649_p2[33:3]}};

assign trunc_ln99_2_fu_678_p4 = {{mul_ln99_2_fu_672_p2[33:3]}};

assign trunc_ln99_3_fu_701_p4 = {{mul_ln99_3_fu_695_p2[33:3]}};

assign trunc_ln99_4_fu_724_p4 = {{mul_ln99_4_fu_718_p2[33:3]}};

assign trunc_ln99_5_fu_747_p4 = {{mul_ln99_5_fu_741_p2[33:3]}};

assign trunc_ln99_6_fu_770_p4 = {{mul_ln99_6_fu_764_p2[33:3]}};

assign trunc_ln99_7_fu_793_p4 = {{mul_ln99_7_fu_787_p2[33:3]}};

assign zext_ln95_fu_614_p1 = index_2_fu_606_p3;

assign zext_ln99_fu_619_p1 = invert_sqr_table_q0;

endmodule //myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s
