{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 08 15:13:19 2011 " "Info: Processing started: Mon Aug 08 15:13:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP_DIGITAL -c IOP_DIGITAL_MAIN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP_DIGITAL -c IOP_DIGITAL_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_digital_main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iop_digital_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP_DIGITAL_MAIN-MAIN " "Info: Found design unit 1: IOP_DIGITAL_MAIN-MAIN" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOP_DIGITAL_MAIN " "Info: Found entity 1: IOP_DIGITAL_MAIN" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP_DIGITAL_MAIN " "Info: Elaborating entity \"IOP_DIGITAL_MAIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CPLD_WRITE_DATA_BUF IOP_DIGITAL_MAIN.vhd(74) " "Warning (10541): VHDL Signal Declaration warning at IOP_DIGITAL_MAIN.vhd(74): used implicit default value for signal \"CPLD_WRITE_DATA_BUF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_REGISTER2 IOP_DIGITAL_MAIN.vhd(189) " "Warning (10631): VHDL Process Statement warning at IOP_DIGITAL_MAIN.vhd(189): inferring latch(es) for signal or variable \"LED_REGISTER2\", which holds its previous value in one or more paths through the process" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED_REGISTER1 IOP_DIGITAL_MAIN.vhd(200) " "Warning (10631): VHDL Process Statement warning at IOP_DIGITAL_MAIN.vhd(200): inferring latch(es) for signal or variable \"LED_REGISTER1\", which holds its previous value in one or more paths through the process" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[0\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[0\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[1\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[1\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[2\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[2\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[3\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[3\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[4\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[4\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[5\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[5\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[6\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[6\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[7\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[7\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[8\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[8\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[9\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[9\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[10\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[10\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[11\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[11\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[12\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[12\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[13\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[13\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[14\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[14\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER1\[15\] IOP_DIGITAL_MAIN.vhd(200) " "Info (10041): Inferred latch for \"LED_REGISTER1\[15\]\" at IOP_DIGITAL_MAIN.vhd(200)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[0\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[0\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[1\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[1\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[2\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[2\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[3\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[3\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[4\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[4\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[5\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[5\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[6\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[6\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[7\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[7\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[8\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[8\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[9\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[9\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[10\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[10\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[11\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[11\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[12\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[12\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[13\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[13\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[14\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[14\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED_REGISTER2\[15\] IOP_DIGITAL_MAIN.vhd(189) " "Info (10041): Inferred latch for \"LED_REGISTER2\[15\]\" at IOP_DIGITAL_MAIN.vhd(189)" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DI1_ACTIVE GND " "Warning (13410): Pin \"DI1_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI1_FAULT GND " "Warning (13410): Pin \"DI1_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI2_ACTIVE GND " "Warning (13410): Pin \"DI2_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI2_FAULT GND " "Warning (13410): Pin \"DI2_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI3_ACTIVE GND " "Warning (13410): Pin \"DI3_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI3_FAULT GND " "Warning (13410): Pin \"DI3_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI4_ACTIVE GND " "Warning (13410): Pin \"DI4_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI4_FAULT GND " "Warning (13410): Pin \"DI4_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI5_ACTIVE GND " "Warning (13410): Pin \"DI5_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI5_FAULT GND " "Warning (13410): Pin \"DI5_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI6_FQ1_ACTIVE GND " "Warning (13410): Pin \"DI6_FQ1_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI6_FQ1_FAULT GND " "Warning (13410): Pin \"DI6_FQ1_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI7_FQ2_ACTIVE GND " "Warning (13410): Pin \"DI7_FQ2_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI7_FQ2_FAULT GND " "Warning (13410): Pin \"DI7_FQ2_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI8_FQ3_ACTIVE GND " "Warning (13410): Pin \"DI8_FQ3_ACTIVE\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI8_FQ3_FAULT GND " "Warning (13410): Pin \"DI8_FQ3_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI9_FAULT GND " "Warning (13410): Pin \"DI9_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DI10_FAULT GND " "Warning (13410): Pin \"DI10_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D01_FAULT GND " "Warning (13410): Pin \"D01_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D02_FAULT GND " "Warning (13410): Pin \"D02_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D03_FAULT GND " "Warning (13410): Pin \"D03_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D04_FAULT GND " "Warning (13410): Pin \"D04_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D05_FAULT GND " "Warning (13410): Pin \"D05_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D06_FAULT GND " "Warning (13410): Pin \"D06_FAULT\" is stuck at GND" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPLD_READ_ADD_BUF\[1\] " "Info: Register \"CPLD_READ_ADD_BUF\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPC_OEn " "Warning (15610): No output dependent on input pin \"MPC_OEn\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPC_WE0n " "Warning (15610): No output dependent on input pin \"MPC_WE0n\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPC_WE1n " "Warning (15610): No output dependent on input pin \"MPC_WE1n\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI1_OUT " "Warning (15610): No output dependent on input pin \"DI1_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI2_OUT " "Warning (15610): No output dependent on input pin \"DI2_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI3_OUT " "Warning (15610): No output dependent on input pin \"DI3_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI4_OUT " "Warning (15610): No output dependent on input pin \"DI4_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI5_OUT " "Warning (15610): No output dependent on input pin \"DI5_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI6_FQ1_OUT " "Warning (15610): No output dependent on input pin \"DI6_FQ1_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI7_FQ2_OUT " "Warning (15610): No output dependent on input pin \"DI7_FQ2_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DI8_FQ3_OUT " "Warning (15610): No output dependent on input pin \"DI8_FQ3_OUT\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_MPC_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"B_MPC_ADDR\[1\]\"" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Info: Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Info: Implemented 28 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 08 15:13:24 2011 " "Info: Processing ended: Mon Aug 08 15:13:24 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
