#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct  4 15:51:51 2024
# Process ID: 10980
# Current directory: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1
# Command line: vivado.exe -log micro_blaze_AMBA_BUS_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source micro_blaze_AMBA_BUS_wrapper.tcl
# Log file: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/micro_blaze_AMBA_BUS_wrapper.vds
# Journal file: C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source micro_blaze_AMBA_BUS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top micro_blaze_AMBA_BUS_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.906 ; gain = 227.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_wrapper' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:437]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_axi_uartlite_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_axi_uartlite_0_0' (1#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'micro_blaze_AMBA_BUS_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:549]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_clk_wiz_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_clk_wiz_0_0' (2#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_mdm_1_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_mdm_1_0' (3#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_microblaze_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_microblaze_0_0' (4#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'micro_blaze_AMBA_BUS_microblaze_0_0' has 52 connections declared, but only 51 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:589]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:771]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1T3PLYP' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1T3PLYP' (5#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1NL5SOP' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:158]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1NL5SOP' (6#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:158]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14M7SYP' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14M7SYP' (7#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:290]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_PZ7RW3' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1615]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_PZ7RW3' (8#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1615]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_xbar_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_xbar_0' (9#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0' (10#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:771]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0' has 84 connections declared, but only 73 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:641]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_17X2WBD' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1381]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0' (11#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_dlmb_v10_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_dlmb_v10_0' (12#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'micro_blaze_AMBA_BUS_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1527]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0' (13#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_ilmb_v10_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_ilmb_v10_0' (14#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'micro_blaze_AMBA_BUS_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1573]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_lmb_bram_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_lmb_bram_0' (15#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'micro_blaze_AMBA_BUS_lmb_bram_0' has 16 connections declared, but only 14 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1598]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_17X2WBD' (16#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:1381]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1' (17#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0' (18#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-10980-leegwongho/realtime/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:760]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS' (19#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/synth/micro_blaze_AMBA_BUS.v:437]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_wrapper' (20#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/hdl/micro_blaze_AMBA_BUS_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_PZ7RW3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_PZ7RW3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_PZ7RW3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_PZ7RW3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14M7SYP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14M7SYP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14M7SYP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14M7SYP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1NL5SOP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1NL5SOP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1NL5SOP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1NL5SOP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1T3PLYP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1T3PLYP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1T3PLYP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1T3PLYP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[31]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[30]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[29]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[28]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[27]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[26]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[25]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[24]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[23]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[22]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[21]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[20]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[19]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[18]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[17]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[16]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[15]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[14]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[13]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[12]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[11]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[10]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[9]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[8]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[7]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[6]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[5]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[4]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[3]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[2]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_araddr[1]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_arprot[2]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_arprot[1]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[31]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[30]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[29]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[28]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[27]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[26]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[25]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[24]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[23]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[22]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[21]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[20]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[19]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[18]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[17]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[16]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[15]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[14]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[13]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[12]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[11]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[10]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[9]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[8]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[7]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[6]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[5]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[4]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[3]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[2]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awaddr[1]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awprot[2]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_awprot[1]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[31]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[30]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[29]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[28]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[27]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[26]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[25]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[24]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[23]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[22]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[21]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[20]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[19]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[18]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[17]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[16]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[15]
WARNING: [Synth 8-3331] design micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 has unconnected port M02_AXI_wdata[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.551 ; gain = 304.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.551 ; gain = 304.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.551 ; gain = 304.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1316.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/clk_wiz_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/clk_wiz_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_microblaze_0_0/micro_blaze_AMBA_BUS_microblaze_0_0/micro_blaze_AMBA_BUS_microblaze_0_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_microblaze_0_0/micro_blaze_AMBA_BUS_microblaze_0_0/micro_blaze_AMBA_BUS_microblaze_0_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_dlmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_dlmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_ilmb_v10_0/micro_blaze_AMBA_BUS_ilmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_ilmb_v10_0/micro_blaze_AMBA_BUS_ilmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0/micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_lmb_bram_0/micro_blaze_AMBA_BUS_lmb_bram_0/micro_blaze_AMBA_BUS_lmb_bram_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_lmb_bram_0/micro_blaze_AMBA_BUS_lmb_bram_0/micro_blaze_AMBA_BUS_lmb_bram_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_mdm_1_0/micro_blaze_AMBA_BUS_mdm_1_0/micro_blaze_AMBA_BUS_mdm_1_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/mdm_1'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_mdm_1_0/micro_blaze_AMBA_BUS_mdm_1_0/micro_blaze_AMBA_BUS_mdm_1_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/mdm_1'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_xbar_0/micro_blaze_AMBA_BUS_xbar_0/micro_blaze_AMBA_BUS_xbar_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_xbar_0/micro_blaze_AMBA_BUS_xbar_0/micro_blaze_AMBA_BUS_xbar_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_axi_uartlite_0_0/micro_blaze_AMBA_BUS_axi_uartlite_0_0/micro_blaze_AMBA_BUS_axi_uartlite_0_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/axi_uartlite_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_axi_uartlite_0_0/micro_blaze_AMBA_BUS_axi_uartlite_0_0/micro_blaze_AMBA_BUS_axi_uartlite_0_0_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/axi_uartlite_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_in_context.xdc] for cell 'micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0'
Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/micro_blaze_AMBA_BUS_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/micro_blaze_AMBA_BUS_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1380.770 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.758 ; gain = 371.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.758 ; gain = 371.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0/micro_blaze_AMBA_BUS_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.758 ; gain = 371.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.758 ; gain = 371.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1383.758 ; gain = 371.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.547 ; gain = 378.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.695 ; gain = 378.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1400.914 ; gain = 388.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |micro_blaze_AMBA_BUS_xbar_0                  |         1|
|2     |micro_blaze_AMBA_BUS_axi_uartlite_0_0        |         1|
|3     |micro_blaze_AMBA_BUS_clk_wiz_0_0             |         1|
|4     |micro_blaze_AMBA_BUS_mdm_1_0                 |         1|
|5     |micro_blaze_AMBA_BUS_microblaze_0_0          |         1|
|6     |micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1 |         1|
|7     |micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0    |         1|
|8     |micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0    |         1|
|9     |micro_blaze_AMBA_BUS_dlmb_v10_0              |         1|
|10    |micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0    |         1|
|11    |micro_blaze_AMBA_BUS_ilmb_v10_0              |         1|
|12    |micro_blaze_AMBA_BUS_lmb_bram_0              |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |micro_blaze_AMBA_BUS_axi_uartlite_0_0        |     1|
|2     |micro_blaze_AMBA_BUS_clk_wiz_0_0             |     1|
|3     |micro_blaze_AMBA_BUS_dlmb_bram_if_cntlr_0    |     1|
|4     |micro_blaze_AMBA_BUS_dlmb_v10_0              |     1|
|5     |micro_blaze_AMBA_BUS_ilmb_bram_if_cntlr_0    |     1|
|6     |micro_blaze_AMBA_BUS_ilmb_v10_0              |     1|
|7     |micro_blaze_AMBA_BUS_lmb_bram_0              |     1|
|8     |micro_blaze_AMBA_BUS_mdm_1_0                 |     1|
|9     |micro_blaze_AMBA_BUS_microblaze_0_0          |     1|
|10    |micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1 |     1|
|11    |micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0    |     1|
|12    |micro_blaze_AMBA_BUS_xbar_0                  |     1|
|13    |IBUF                                         |     2|
|14    |OBUF                                         |    17|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------------------+------+
|      |Instance                      |Module                                         |Cells |
+------+------------------------------+-----------------------------------------------+------+
|1     |top                           |                                               |  1231|
|2     |  micro_blaze_AMBA_BUS_i      |micro_blaze_AMBA_BUS                           |  1212|
|3     |    microblaze_0_axi_periph   |micro_blaze_AMBA_BUS_microblaze_0_axi_periph_0 |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_17X2WBD          |   496|
+------+------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1416.668 ; gain = 404.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1416.668 ; gain = 336.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1416.668 ; gain = 404.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1428.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1431.730 ; gain = 694.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/micro_blaze_AMBA_BUS_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file micro_blaze_AMBA_BUS_wrapper_utilization_synth.rpt -pb micro_blaze_AMBA_BUS_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:52:39 2024...
