Bapi Kar , Susmita Sur-Kolay , Sridhar H. Rangarajan , Chittaranjan R. Mandal, A faster hierarchical balanced bipartitioner for VLSI floorplans using monotone staircase cuts, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Yi-Jun Chang , Hsu-Chun Yen, Constrained floorplans in 2D and 3D, Theoretical Computer Science, v.607 n.P3, p.320-336, November 2015
