Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Jul 12 10:53:45 2018
| Host             : DESKTOP-3QG18OL running 64-bit major release  (build 9200)
| Command          : report_power -file computer_power_routed.rpt -pb computer_power_summary_routed.pb -rpx computer_power_routed.rpx
| Design           : computer
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.176        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.107        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        5 |       --- |             --- |
| Slice Logic              |    <0.001 |     1096 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      581 |     20800 |            2.79 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Register               |    <0.001 |      322 |     41600 |            0.77 |
|   CARRY4                 |    <0.001 |        8 |      8150 |            0.10 |
|   F7/F8 Muxes            |    <0.001 |       35 |     32600 |            0.11 |
|   Others                 |     0.000 |       23 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       48 |      9600 |            0.50 |
| Signals                  |    <0.001 |      909 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |        50 |            4.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |       47 |       210 |           22.38 |
| Static Power             |     0.069 |          |           |                 |
| Total                    |     0.176 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.012 |       0.002 |      0.010 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+---------------------------------------+-----------------+
| Clock                  | Domain                                | Constraint (ns) |
+------------------------+---------------------------------------+-----------------+
| clkfbout_clk_wiz_0     | instance_name/inst/clkfbout_clk_wiz_0 |            10.0 |
| cpu_clk_clk_wiz_0      | instance_name/inst/cpu_clk_clk_wiz_0  |            20.0 |
| instance_name/inst/clk | clk_IBUF                              |            10.0 |
+------------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| computer                                       |     0.107 |
|   instance_name                                |     0.106 |
|     inst                                       |     0.106 |
|   mc                                           |    <0.001 |
|     RAM                                        |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     ROM                                        |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   mips_cpu                                     |    <0.001 |
|     cu                                         |    <0.001 |
|     dp                                         |    <0.001 |
|       A                                        |    <0.001 |
|       ALU                                      |    <0.001 |
|       ALUOut                                   |    <0.001 |
|       B                                        |    <0.001 |
|       IR                                       |    <0.001 |
|       MDR                                      |    <0.001 |
|       PC                                       |    <0.001 |
|       Registers                                |    <0.001 |
|         register_reg_r1_0_31_0_5               |    <0.001 |
|         register_reg_r1_0_31_12_17             |    <0.001 |
|         register_reg_r1_0_31_18_23             |    <0.001 |
|         register_reg_r1_0_31_24_29             |    <0.001 |
|         register_reg_r1_0_31_30_31             |    <0.001 |
|         register_reg_r1_0_31_6_11              |    <0.001 |
|         register_reg_r2_0_31_0_5               |    <0.001 |
|         register_reg_r2_0_31_12_17             |    <0.001 |
|         register_reg_r2_0_31_18_23             |    <0.001 |
|         register_reg_r2_0_31_24_29             |    <0.001 |
|         register_reg_r2_0_31_30_31             |    <0.001 |
|         register_reg_r2_0_31_6_11              |    <0.001 |
+------------------------------------------------+-----------+


