

================================================================
== Vivado HLS Report for 'write_row_ifm'
================================================================
* Date:           Wed Jan 20 14:16:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       36| 10.000 ns | 0.360 us |    1|   36|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       34|       34|         1|          1|          1|    34|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     67|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|     105|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     105|    133|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln82_fu_141_p2   |     +    |      0|  0|  39|          32|           6|
    |j_fu_153_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln82_fu_147_p2  |   icmp   |      0|  0|  11|           6|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  67|          45|          14|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_phi_mux_cifm_counter_1_phi_fu_135_p4  |   9|          2|   32|         64|
    |ap_return                                |   9|          2|   32|         64|
    |cifm_TDATA_blk_n                         |   9|          2|    1|          2|
    |cifm_counter_1_reg_132                   |   9|          2|   32|         64|
    |j_0_reg_121                              |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  66|         14|  104|        210|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln82_reg_214        |  32|   0|   32|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_return_preg          |  32|   0|   32|          0|
    |cifm_counter_1_reg_132  |  32|   0|   32|          0|
    |j_0_reg_121             |   6|   0|    6|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 105|   0|  105|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   write_row_ifm   | return value |
|ap_return             | out |   32| ap_ctrl_hs |   write_row_ifm   | return value |
|cifm_TDATA            |  in |  512|    axis    |        cifm       |    pointer   |
|cifm_TVALID           |  in |    1|    axis    |        cifm       |    pointer   |
|cifm_TREADY           | out |    1|    axis    |        cifm       |    pointer   |
|ifm_buff0_0_address0  | out |    6|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_ce0       | out |    1|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_we0       | out |    1|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_0_d0        | out |   32|  ap_memory |    ifm_buff0_0    |     array    |
|ifm_buff0_1_address0  | out |    6|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_ce0       | out |    1|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_we0       | out |    1|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_1_d0        | out |   32|  ap_memory |    ifm_buff0_1    |     array    |
|ifm_buff0_2_address0  | out |    6|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_ce0       | out |    1|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_we0       | out |    1|  ap_memory |    ifm_buff0_2    |     array    |
|ifm_buff0_2_d0        | out |   32|  ap_memory |    ifm_buff0_2    |     array    |
|cifm_counter_read     |  in |   32|   ap_none  | cifm_counter_read |    scalar    |
|enable                |  in |    1|   ap_none  |       enable      |    scalar    |
+----------------------+-----+-----+------------+-------------------+--------------+

