0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd,1383585902,vhdl,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd;C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd,,,pic_pkg,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.sim/sim_1/impl/func/xsim/PICtop_tb_func_impl.vhd,1575667825,vhdl,,,,clk_gen;clk_gen_clk_gen_clk_wiz;clk_pic_top;clk_pic_top_clk_pic_top_clk_wiz;dma;fifo;fifo_blk_mem_gen_generic_cstr;fifo_blk_mem_gen_prim_width;fifo_blk_mem_gen_prim_wrapper;fifo_blk_mem_gen_top;fifo_blk_mem_gen_v8_4_4;fifo_blk_mem_gen_v8_4_4_synth;fifo_fifo_generator_ramfifo;fifo_fifo_generator_top;fifo_fifo_generator_v13_2_5;fifo_fifo_generator_v13_2_5_synth;fifo_memory;fifo_rd_bin_cntr;fifo_rd_fwft;fifo_rd_logic;fifo_rd_status_flags_ss;fifo_wr_bin_cntr;fifo_wr_logic;fifo_wr_status_flags_ss;pictop;ram;rs232top;rx_rs232;shiftregister;tx_rs232,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.sim/sim_1/impl/func/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd,1575508963,vhdl,,,,pictop_tb,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd,1383585902,vhdl,,,,,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RS232_test.vhd,1381240294,vhdl,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd;C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_test.vhd,,,rs232_test,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_test.vhd,1381240294,vhdl,,,,,,,,,,,,
