// Seed: 987599470
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4,
    output reg id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input id_10
    , id_14,
    input reg id_11,
    output logic id_12,
    output logic id_13
);
  type_24(
      id_5, 1, 1
  );
  always @(posedge 1) begin
    id_5 <= id_11;
  end
endmodule
