{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638043901285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638043901290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 15:11:41 2021 " "Processing started: Sat Nov 27 15:11:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638043901290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638043901290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638043901290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638043901933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638043901933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 8 8 " "Found 8 design units, including 8 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "2 posControl " "Found entity 2: posControl" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "3 posDataPath " "Found entity 3: posDataPath" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "4 delayCounter " "Found entity 4: delayCounter" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "5 frameCounter " "Found entity 5: frameCounter" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "6 xCounter " "Found entity 6: xCounter" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "7 yCounter " "Found entity 7: yCounter" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""} { "Info" "ISGN_ENTITY_NAME" "8 draw " "Found entity 8: draw" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638043909702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638043909702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638043909730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posControl posControl:pc " "Elaborating entity \"posControl\" for hierarchy \"posControl:pc\"" {  } { { "part3.v" "pc" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909739 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "part3.v(107) " "Verilog HDL Case Statement information at part3.v(107): all case item expressions in this case statement are onehot" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638043909740 "|part3|posControl:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oDirH part3.v(99) " "Verilog HDL Always Construct warning at part3.v(99): inferring latch(es) for variable \"oDirH\", which holds its previous value in one or more paths through the always construct" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638043909740 "|part3|posControl:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oDirY part3.v(99) " "Verilog HDL Always Construct warning at part3.v(99): inferring latch(es) for variable \"oDirY\", which holds its previous value in one or more paths through the always construct" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638043909740 "|part3|posControl:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oDirY part3.v(99) " "Inferred latch for \"oDirY\" at part3.v(99)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638043909741 "|part3|posControl:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oDirH part3.v(99) " "Inferred latch for \"oDirH\" at part3.v(99)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638043909741 "|part3|posControl:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posDataPath posDataPath:pd " "Elaborating entity \"posDataPath\" for hierarchy \"posDataPath:pd\"" {  } { { "part3.v" "pd" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter posDataPath:pd\|delayCounter:divider " "Elaborating entity \"delayCounter\" for hierarchy \"posDataPath:pd\|delayCounter:divider\"" {  } { { "part3.v" "divider" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 part3.v(176) " "Verilog HDL assignment warning at part3.v(176): truncated value with size 32 to match size of target (5)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909755 "|part3|posDataPath:pd|delayCounter:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part3.v(179) " "Verilog HDL assignment warning at part3.v(179): truncated value with size 32 to match size of target (1)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909755 "|part3|posDataPath:pd|delayCounter:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameCounter posDataPath:pd\|frameCounter:framesCounter " "Elaborating entity \"frameCounter\" for hierarchy \"posDataPath:pd\|frameCounter:framesCounter\"" {  } { { "part3.v" "framesCounter" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(189) " "Verilog HDL assignment warning at part3.v(189): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909762 "|part3|posDataPath:pd|frameCounter:framesCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xCounter posDataPath:pd\|xCounter:xPosCounter " "Elaborating entity \"xCounter\" for hierarchy \"posDataPath:pd\|xCounter:xPosCounter\"" {  } { { "part3.v" "xPosCounter" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(202) " "Verilog HDL assignment warning at part3.v(202): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909768 "|part3|posDataPath:pd|xCounter:xPosCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(204) " "Verilog HDL assignment warning at part3.v(204): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909768 "|part3|posDataPath:pd|xCounter:xPosCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yCounter posDataPath:pd\|yCounter:yPosCounter " "Elaborating entity \"yCounter\" for hierarchy \"posDataPath:pd\|yCounter:yPosCounter\"" {  } { { "part3.v" "yPosCounter" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part3.v(217) " "Verilog HDL assignment warning at part3.v(217): truncated value with size 32 to match size of target (3)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909775 "|part3|posDataPath:pd|yCounter:yPosCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part3.v(219) " "Verilog HDL assignment warning at part3.v(219): truncated value with size 32 to match size of target (3)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909775 "|part3|posDataPath:pd|yCounter:yPosCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:dd " "Elaborating entity \"draw\" for hierarchy \"draw:dd\"" {  } { { "part3.v" "dd" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043909781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(244) " "Verilog HDL assignment warning at part3.v(244): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909781 "|part3|draw:dd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part3.v(256) " "Verilog HDL assignment warning at part3.v(256): truncated value with size 32 to match size of target (8)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909781 "|part3|draw:dd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part3.v(258) " "Verilog HDL assignment warning at part3.v(258): truncated value with size 32 to match size of target (8)" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638043909782 "|part3|draw:dd"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638043910131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posControl:pc\|oDirH " "Latch posControl:pc\|oDirH has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA posControl:pc\|cs.S_change_dir " "Ports D and ENA on the latch are fed by the same signal posControl:pc\|cs.S_change_dir" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638043910139 ""}  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638043910139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "posControl:pc\|oDirY " "Latch posControl:pc\|oDirY has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA posControl:pc\|cs.S_change_dir " "Ports D and ENA on the latch are fed by the same signal posControl:pc\|cs.S_change_dir" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638043910139 ""}  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638043910139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oX\[5\] GND " "Pin \"oX\[5\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638043910173 "|part3|oX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX\[6\] GND " "Pin \"oX\[6\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638043910173 "|part3|oX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oX\[7\] GND " "Pin \"oX\[7\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638043910173 "|part3|oX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY\[4\] GND " "Pin \"oY\[4\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638043910173 "|part3|oY[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY\[5\] GND " "Pin \"oY\[5\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638043910173 "|part3|oY[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oY\[6\] GND " "Pin \"oY\[6\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab7/Part3/part3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638043910173 "|part3|oY[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638043910173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638043910236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638043910384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638043910496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638043910496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638043910540 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638043910540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638043910540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638043910540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638043910555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 15:11:50 2021 " "Processing ended: Sat Nov 27 15:11:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638043910555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638043910555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638043910555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638043910555 ""}
