Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 15 09:59:36 2019
| Host         : SHULKER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xc7a35t_top_timing_summary_routed.rpt -pb xc7a35t_top_timing_summary_routed.pb -rpx xc7a35t_top_timing_summary_routed.rpx -warn_on_violation
| Design       : xc7a35t_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.287      -21.441                      7                   95        0.126        0.000                      0                   95        1.225        0.000                       0                    56  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_3  {0.000 2.475}        4.950           202.000         
  clkfbout_clk_wiz_1  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_3  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_clk_wiz_1       18.103        0.000                      0                   24        0.132        0.000                      0                   24        9.500        0.000                       0                    20  
  clk_out1_clk_wiz_3        1.087        0.000                      0                   65        0.126        0.000                      0                   65        1.225        0.000                       0                    28  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  
  clkfbout_clk_wiz_3                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_3  clk_out1_clk_wiz_1       -3.010       -5.769                      2                    2        0.393        0.000                      0                    2  
clk_out1_clk_wiz_1  clk_out1_clk_wiz_3       -3.287      -15.672                      5                    5        0.396        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       18.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.103ns  (required time - arrival time)
  Source:                 fifo0_ack_edge_detect/signal_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo0_ack_edge_detect/pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.744ns (39.366%)  route 1.146ns (60.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/signal_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  fifo0_ack_edge_detect/signal_ff_reg/Q
                         net (fo=1, routed)           1.146     0.720    fifo0_ack_edge_detect/signal_ff
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.325     1.045 r  fifo0_ack_edge_detect/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.045    fifo0_ack_edge_detect/pulse_next
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/C
                         clock pessimism              0.603    19.155    
                         clock uncertainty           -0.082    19.073    
    SLICE_X58Y57         FDCE (Setup_fdce_C_D)        0.075    19.148    fifo0_ack_edge_detect/pulse_reg
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 18.103    

Slack (MET) :             18.181ns  (required time - arrival time)
  Source:                 galois_lfsr_0/initialize_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.642ns (37.931%)  route 1.051ns (62.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.623    -0.844    galois_lfsr_0/clk0_50
    SLICE_X64Y57         FDPE                                         r  galois_lfsr_0/initialize_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.326 f  galois_lfsr_0/initialize_reg/Q
                         net (fo=1, routed)           0.521     0.195    galois_lfsr_0/initialize
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     0.319 r  galois_lfsr_0/lfsr_valid_i_1/O
                         net (fo=2, routed)           0.529     0.849    galois_lfsr_0/lfsr_valid_next
    SLICE_X64Y57         FDCE                                         r  galois_lfsr_0/lfsr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.505    18.553    galois_lfsr_0/clk0_50
    SLICE_X64Y57         FDCE                                         r  galois_lfsr_0/lfsr_valid_reg/C
                         clock pessimism              0.603    19.156    
                         clock uncertainty           -0.082    19.074    
    SLICE_X64Y57         FDCE (Setup_fdce_C_D)       -0.045    19.029    galois_lfsr_0/lfsr_valid_reg
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                 18.181    

Slack (MET) :             18.203ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.773ns (43.122%)  route 1.020ns (56.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.478    -0.367 r  galois_lfsr_0/lfsr_reg[4]/Q
                         net (fo=5, routed)           1.020     0.653    galois_lfsr_0/p_0_in0_in
    SLICE_X60Y58         LUT3 (Prop_lut3_I2_O)        0.295     0.948 r  galois_lfsr_0/lfsr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.948    galois_lfsr_0/p_7_out[3]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[3]/C
                         clock pessimism              0.603    19.155    
                         clock uncertainty           -0.082    19.073    
    SLICE_X60Y58         FDCE (Setup_fdce_C_D)        0.077    19.150    galois_lfsr_0/lfsr_reg[3]
  -------------------------------------------------------------------
                         required time                         19.150    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 18.203    

Slack (MET) :             18.222ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.795ns (43.811%)  route 1.020ns (56.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.478    -0.367 r  galois_lfsr_0/lfsr_reg[4]/Q
                         net (fo=5, routed)           1.020     0.653    galois_lfsr_0/p_0_in0_in
    SLICE_X60Y58         LUT4 (Prop_lut4_I1_O)        0.317     0.970 r  galois_lfsr_0/lfsr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.970    galois_lfsr_0/p_7_out[4]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/C
                         clock pessimism              0.603    19.155    
                         clock uncertainty           -0.082    19.073    
    SLICE_X60Y58         FDCE (Setup_fdce_C_D)        0.118    19.191    galois_lfsr_0/lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 18.222    

Slack (MET) :             18.285ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.450%)  route 1.072ns (62.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.327 r  galois_lfsr_0/lfsr_reg[5]/Q
                         net (fo=5, routed)           1.072     0.745    galois_lfsr_0/p_1_in1_in
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.124     0.869 r  galois_lfsr_0/lfsr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.869    galois_lfsr_0/p_7_out[5]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/C
                         clock pessimism              0.603    19.155    
                         clock uncertainty           -0.082    19.073    
    SLICE_X60Y58         FDCE (Setup_fdce_C_D)        0.081    19.154    galois_lfsr_0/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 18.285    

Slack (MET) :             18.324ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.773ns (46.181%)  route 0.901ns (53.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.478    -0.367 r  galois_lfsr_0/lfsr_reg[4]/Q
                         net (fo=5, routed)           0.901     0.534    galois_lfsr_0/p_0_in0_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.295     0.829 r  galois_lfsr_0/lfsr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.829    galois_lfsr_0/p_7_out[2]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/C
                         clock pessimism              0.603    19.155    
                         clock uncertainty           -0.082    19.073    
    SLICE_X60Y58         FDCE (Setup_fdce_C_D)        0.079    19.152    galois_lfsr_0/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.152    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 18.324    

Slack (MET) :             18.387ns  (required time - arrival time)
  Source:                 galois_lfsr_0/initialize_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_valid_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.642ns (42.707%)  route 0.861ns (57.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 18.553 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.623    -0.844    galois_lfsr_0/clk0_50
    SLICE_X64Y57         FDPE                                         r  galois_lfsr_0/initialize_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518    -0.326 f  galois_lfsr_0/initialize_reg/Q
                         net (fo=1, routed)           0.521     0.195    galois_lfsr_0/initialize
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     0.319 r  galois_lfsr_0/lfsr_valid_i_1/O
                         net (fo=2, routed)           0.340     0.659    galois_lfsr_0/lfsr_valid_next
    SLICE_X64Y57         FDCE                                         r  galois_lfsr_0/lfsr_valid_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.505    18.553    galois_lfsr_0/clk0_50
    SLICE_X64Y57         FDCE                                         r  galois_lfsr_0/lfsr_valid_reg_lopt_replica/C
                         clock pessimism              0.603    19.156    
                         clock uncertainty           -0.082    19.074    
    SLICE_X64Y57         FDCE (Setup_fdce_C_D)       -0.028    19.046    galois_lfsr_0/lfsr_valid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         19.046    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                 18.387    

Slack (MET) :             18.562ns  (required time - arrival time)
  Source:                 fifo0_ack_edge_detect/pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.052%)  route 0.532ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  fifo0_ack_edge_detect/pulse_reg/Q
                         net (fo=8, routed)           0.532     0.106    galois_lfsr_0/E[0]
    SLICE_X61Y58         FDPE                                         r  galois_lfsr_0/lfsr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X61Y58         FDPE                                         r  galois_lfsr_0/lfsr_reg[0]/C
                         clock pessimism              0.578    19.130    
                         clock uncertainty           -0.082    19.048    
    SLICE_X61Y58         FDPE (Setup_fdpe_C_CE)      -0.380    18.668    galois_lfsr_0/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                 18.562    

Slack (MET) :             18.562ns  (required time - arrival time)
  Source:                 fifo0_ack_edge_detect/pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.052%)  route 0.532ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.419    -0.426 r  fifo0_ack_edge_detect/pulse_reg/Q
                         net (fo=8, routed)           0.532     0.106    galois_lfsr_0/E[0]
    SLICE_X61Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X61Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[1]/C
                         clock pessimism              0.578    19.130    
                         clock uncertainty           -0.082    19.048    
    SLICE_X61Y58         FDCE (Setup_fdce_C_CE)      -0.380    18.668    galois_lfsr_0/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                 18.562    

Slack (MET) :             18.571ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.670ns (45.728%)  route 0.795ns (54.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.327 r  galois_lfsr_0/lfsr_reg[2]/Q
                         net (fo=1, routed)           0.795     0.468    galois_lfsr_0/p_6_in
    SLICE_X60Y58         LUT3 (Prop_lut3_I2_O)        0.152     0.620 r  galois_lfsr_0/lfsr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.620    galois_lfsr_0/p_7_out[6]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[6]/C
                         clock pessimism              0.603    19.155    
                         clock uncertainty           -0.082    19.073    
    SLICE_X60Y58         FDCE (Setup_fdce_C_D)        0.118    19.191    galois_lfsr_0/lfsr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 18.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X61Y58         FDPE                                         r  galois_lfsr_0/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 r  galois_lfsr_0/lfsr_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.330    galois_lfsr_0/lfsr_reg_n_0_[0]
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.048    -0.282 r  galois_lfsr_0/lfsr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    galois_lfsr_0/p_7_out[4]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/C
                         clock pessimism              0.251    -0.545    
    SLICE_X60Y58         FDCE (Hold_fdce_C_D)         0.131    -0.414    galois_lfsr_0/lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X61Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  galois_lfsr_0/lfsr_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.278    galois_lfsr_0/p_5_in
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  galois_lfsr_0/lfsr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    galois_lfsr_0/p_7_out[5]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/C
                         clock pessimism              0.251    -0.545    
    SLICE_X60Y58         FDCE (Hold_fdce_C_D)         0.121    -0.424    galois_lfsr_0/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  galois_lfsr_0/lfsr_reg[5]/Q
                         net (fo=5, routed)           0.128    -0.266    galois_lfsr_0/p_1_in1_in
    SLICE_X61Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X61Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[1]/C
                         clock pessimism              0.251    -0.545    
    SLICE_X61Y58         FDCE (Hold_fdce_C_D)         0.066    -0.479    galois_lfsr_0/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.184%)  route 0.100ns (28.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.410 r  galois_lfsr_0/lfsr_reg[6]/Q
                         net (fo=5, routed)           0.100    -0.310    galois_lfsr_0/p_0_in
    SLICE_X60Y58         LUT2 (Prop_lut2_I1_O)        0.099    -0.211 r  galois_lfsr_0/lfsr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    galois_lfsr_0/p_7_out[2]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X60Y58         FDCE (Hold_fdce_C_D)         0.121    -0.437    galois_lfsr_0/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.546%)  route 0.167ns (50.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  galois_lfsr_0/lfsr_reg[5]/Q
                         net (fo=5, routed)           0.167    -0.227    galois_lfsr_0/p_1_in1_in
    SLICE_X59Y56         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.860    -0.795    galois_lfsr_0/clk0_50
    SLICE_X59Y56         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[1]/C
                         clock pessimism              0.254    -0.541    
    SLICE_X59Y56         FDCE (Hold_fdce_C_D)         0.070    -0.471    galois_lfsr_0/lfsr_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.038%)  route 0.131ns (46.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.410 r  galois_lfsr_0/lfsr_reg[6]/Q
                         net (fo=5, routed)           0.131    -0.279    galois_lfsr_0/p_0_in
    SLICE_X58Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X58Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[2]/C
                         clock pessimism              0.254    -0.542    
    SLICE_X58Y57         FDCE (Hold_fdce_C_D)         0.018    -0.524    galois_lfsr_0/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.480%)  route 0.189ns (53.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  galois_lfsr_0/lfsr_reg[7]/Q
                         net (fo=5, routed)           0.189    -0.205    galois_lfsr_0/p_1_in_0
    SLICE_X62Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.860    -0.794    galois_lfsr_0/clk0_50
    SLICE_X62Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[3]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.066    -0.454    galois_lfsr_0/lfsr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.836%)  route 0.132ns (47.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.410 r  galois_lfsr_0/lfsr_reg[4]/Q
                         net (fo=5, routed)           0.132    -0.278    galois_lfsr_0/p_0_in0_in
    SLICE_X61Y58         FDPE                                         r  galois_lfsr_0/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X61Y58         FDPE                                         r  galois_lfsr_0/lfsr_reg[0]/C
                         clock pessimism              0.251    -0.545    
    SLICE_X61Y58         FDPE (Hold_fdpe_C_D)         0.017    -0.528    galois_lfsr_0/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0_output_valid_sff_gen/signal1_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.882%)  route 0.179ns (52.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.590    -0.557    galois_lfsr_0/clk0_50
    SLICE_X64Y57         FDCE                                         r  galois_lfsr_0/lfsr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  galois_lfsr_0/lfsr_valid_reg/Q
                         net (fo=1, routed)           0.179    -0.215    lfsr0_output_valid_sff_gen/led0_r_OBUF
    SLICE_X60Y57         FDCE                                         r  lfsr0_output_valid_sff_gen/signal1_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    lfsr0_output_valid_sff_gen/clk0_50
    SLICE_X60Y57         FDCE                                         r  lfsr0_output_valid_sff_gen/signal1_ff_reg/C
                         clock pessimism              0.274    -0.522    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.052    -0.470    lfsr0_output_valid_sff_gen/signal1_ff_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 fifo0_ack_edge_detect/pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            galois_lfsr_0/lfsr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.697    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.589    -0.558    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.128    -0.430 r  fifo0_ack_edge_detect/pulse_reg/Q
                         net (fo=8, routed)           0.104    -0.326    galois_lfsr_0/E[0]
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.925    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          0.859    -0.796    galois_lfsr_0/clk0_50
    SLICE_X60Y58         FDCE                                         r  galois_lfsr_0/lfsr_reg[2]/C
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y58         FDCE (Hold_fdce_C_CE)       -0.070    -0.612    galois_lfsr_0/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_50_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y57     fifo0_ack_edge_detect/pulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y57     fifo0_ack_edge_detect/signal_ff_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X64Y57     galois_lfsr_0/initialize_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y56     galois_lfsr_0/lfsr_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y56     galois_lfsr_0/lfsr_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X58Y57     galois_lfsr_0/lfsr_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X62Y57     galois_lfsr_0/lfsr_out_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X61Y58     galois_lfsr_0/lfsr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     fifo0_ack_edge_detect/pulse_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     fifo0_ack_edge_detect/signal_ff_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y57     galois_lfsr_0/initialize_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y57     galois_lfsr_0/initialize_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y56     galois_lfsr_0/lfsr_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y56     galois_lfsr_0/lfsr_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     galois_lfsr_0/lfsr_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y57     galois_lfsr_0/lfsr_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y57     galois_lfsr_0/lfsr_out_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X61Y58     galois_lfsr_0/lfsr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     fifo0_ack_edge_detect/pulse_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     fifo0_ack_edge_detect/pulse_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     fifo0_ack_edge_detect/signal_ff_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y57     fifo0_ack_edge_detect/signal_ff_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y57     galois_lfsr_0/initialize_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y57     galois_lfsr_0/initialize_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y56     galois_lfsr_0/lfsr_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y56     galois_lfsr_0/lfsr_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y56     galois_lfsr_0/lfsr_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y56     galois_lfsr_0/lfsr_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.704ns (22.146%)  route 2.475ns (77.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.633 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.871     2.008    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.132 r  fifo_0/fifo_data_reg_0_15_0_3_i_1/O
                         net (fo=8, routed)           0.338     2.471    fifo_0/fifo_data_reg_0_15_0_3/WE
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508     3.633    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.569     4.202    
                         clock uncertainty           -0.112     4.090    
    SLICE_X60Y56         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533     3.557    fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          3.557    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/push_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.704ns (21.965%)  route 2.501ns (78.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.634 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.657     1.794    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  fifo_0/ack_i_1/O
                         net (fo=6, routed)           0.579     2.497    fifo_0/ack_next
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     3.634    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
                         clock pessimism              0.608     4.242    
                         clock uncertainty           -0.112     4.130    
    SLICE_X63Y56         FDCE (Setup_fdce_C_CE)      -0.205     3.925    fifo_0/push_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 fifo_0/push_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/push_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clk_out1_clk_wiz_3 rise@4.950ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.704ns (21.965%)  route 2.501ns (78.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.634 - 4.950 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.708    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.252 r  fifo_0/push_ptr_reg[0]/Q
                         net (fo=14, routed)          1.265     1.013    fifo_0/push_ptr_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.137 f  fifo_0/led_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.657     1.794    fifo_0/led_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  fifo_0/ack_i_1/O
                         net (fo=6, routed)           0.579     2.497    fifo_0/ack_next
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      4.950     4.950 r  
    E3                                                0.000     4.950 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.950    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.369 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     7.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.453 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.034    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.125 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.509     3.634    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
                         clock pessimism              0.608     4.242    
                         clock uncertainty           -0.112     4.130    
    SLICE_X63Y56         FDCE (Setup_fdce_C_CE)      -0.205     3.925    fifo_0/push_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  fifo_0/push_ptr_reg[1]/Q
                         net (fo=13, routed)          0.329    -0.039    fifo_0/fifo_data_reg_0_15_0_3/ADDRD1
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMS32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.165    fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fifo_0/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo0_ack_edge_convert/signal_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.121%)  route 0.113ns (37.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.592    -0.510    fifo_0/CLK
    SLICE_X63Y57         FDCE                                         r  fifo_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  fifo_0/ack_reg/Q
                         net (fo=1, routed)           0.113    -0.256    fifo_0/ack
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  fifo_0/signal_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.211    fifo0_ack_edge_convert/signal_ff_reg_0
    SLICE_X59Y57         FDCE                                         r  fifo0_ack_edge_convert/signal_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -0.742    fifo0_ack_edge_convert/CLK
    SLICE_X59Y57         FDCE                                         r  fifo0_ack_edge_convert/signal_ff_reg/C
                         clock pessimism              0.267    -0.475    
    SLICE_X59Y57         FDCE (Hold_fdce_C_D)         0.091    -0.384    fifo0_ack_edge_convert/signal_ff_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fifo_0/push_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.470%)  route 0.292ns (69.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.746    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.614 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.128    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.593    -0.509    fifo_0/CLK
    SLICE_X63Y56         FDCE                                         r  fifo_0/push_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.128    -0.381 r  fifo_0/push_ptr_reg[2]/Q
                         net (fo=12, routed)          0.292    -0.089    fifo_0/fifo_data_reg_0_15_0_3/ADDRD2
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.981    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.161 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.632    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          0.861    -0.741    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.267    -0.474    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.273    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_3
Waveform(ns):       { 0.000 2.475 }
Period(ns):         4.950
Sources:            { clk_200_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.950       2.795      BUFGCTRL_X0Y0    clk_200_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.950       3.701      MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X63Y57     btn0_edge_detect/pulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X63Y57     btn0_edge_detect/signal_ff_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X63Y57     btn1_edge_detect/pulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X63Y57     btn1_edge_detect/signal_ff_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X59Y57     fifo0_ack_edge_convert/signal_ff_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X63Y57     fifo_0/ack_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X61Y57     fifo_0/pop_ptr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.950       3.950      SLICE_X61Y57     fifo_0/pop_ptr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.950       208.410    MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.475       1.225      SLICE_X60Y56     fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_50_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_50_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_3
  To Clock:  clkfbout_clk_wiz_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_3
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_200_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_200_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_200_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out1_clk_wiz_1

Setup :            2  Failing Endpoints,  Worst Slack       -3.010ns,  Total Violation       -5.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.010ns  (required time - arrival time)
  Source:                 fifo0_ack_edge_convert/signal_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo0_ack_edge_detect/pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_3 rise@19.802ns)
  Data Path Delay:        2.121ns  (logic 0.574ns (27.064%)  route 1.547ns (72.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 19.092 - 19.802 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                     19.802    19.802 r  
    E3                                                0.000    19.802 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    19.802    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    21.291 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380    22.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.710 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.372    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.468 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    19.092    fifo0_ack_edge_convert/CLK
    SLICE_X59Y57         FDCE                                         r  fifo0_ack_edge_convert/signal_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    19.548 r  fifo0_ack_edge_convert/signal_ff_reg/Q
                         net (fo=3, routed)           1.547    21.095    fifo0_ack_edge_detect/signal
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.118    21.213 r  fifo0_ack_edge_detect/pulse_i_1__1/O
                         net (fo=1, routed)           0.000    21.213    fifo0_ack_edge_detect/pulse_next
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/C
                         clock pessimism              0.071    18.623    
                         clock uncertainty           -0.496    18.127    
    SLICE_X58Y57         FDCE (Setup_fdce_C_D)        0.075    18.202    fifo0_ack_edge_detect/pulse_reg
  -------------------------------------------------------------------
                         required time                         18.202    
                         arrival time                         -21.213    
  -------------------------------------------------------------------
                         slack                                 -3.010    

Slack (VIOLATED) :        -2.759ns  (required time - arrival time)
  Source:                 fifo0_ack_edge_convert/signal_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo0_ack_edge_detect/signal_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_3 rise@19.802ns)
  Data Path Delay:        1.751ns  (logic 0.456ns (26.035%)  route 1.295ns (73.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 19.092 - 19.802 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                     19.802    19.802 r  
    E3                                                0.000    19.802 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    19.802    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    21.291 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380    22.671    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.710 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.372    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.468 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    19.092    fifo0_ack_edge_convert/CLK
    SLICE_X59Y57         FDCE                                         r  fifo0_ack_edge_convert/signal_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    19.548 r  fifo0_ack_edge_convert/signal_ff_reg/Q
                         net (fo=3, routed)           1.295    20.843    fifo0_ack_edge_detect/signal
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/signal_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    22.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    18.552    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/signal_ff_reg/C
                         clock pessimism              0.071    18.623    
                         clock uncertainty           -0.496    18.127    
    SLICE_X58Y57         FDCE (Setup_fdce_C_D)       -0.043    18.084    fifo0_ack_edge_detect/signal_ff_reg
  -------------------------------------------------------------------
                         required time                         18.084    
                         arrival time                         -20.843    
  -------------------------------------------------------------------
                         slack                                 -2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 fifo0_ack_edge_convert/signal_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo0_ack_edge_detect/signal_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.367ns (24.706%)  route 1.118ns (75.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.319ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.720    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.497 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.916    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.825 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    -1.319    fifo0_ack_edge_convert/CLK
    SLICE_X59Y57         FDCE                                         r  fifo0_ack_edge_convert/signal_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.367    -0.952 r  fifo0_ack_edge_convert/signal_ff_reg/Q
                         net (fo=3, routed)           1.118     0.167    fifo0_ack_edge_detect/signal
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/signal_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/signal_ff_reg/C
                         clock pessimism             -0.071    -0.916    
                         clock uncertainty            0.496    -0.420    
    SLICE_X58Y57         FDCE (Hold_fdce_C_D)         0.194    -0.226    fifo0_ack_edge_detect/signal_ff_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 fifo0_ack_edge_convert/signal_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            fifo0_ack_edge_detect/pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.462ns (25.725%)  route 1.334ns (74.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.319ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302     2.720    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.497 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.916    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.825 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    -1.319    fifo0_ack_edge_convert/CLK
    SLICE_X59Y57         FDCE                                         r  fifo0_ack_edge_convert/signal_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.367    -0.952 r  fifo0_ack_edge_convert/signal_ff_reg/Q
                         net (fo=3, routed)           1.334     0.382    fifo0_ack_edge_detect/signal
    SLICE_X58Y57         LUT2 (Prop_lut2_I1_O)        0.095     0.477 r  fifo0_ack_edge_detect/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     0.477    fifo0_ack_edge_detect/pulse_next
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622    -0.845    fifo0_ack_edge_detect/clk0_50
    SLICE_X58Y57         FDCE                                         r  fifo0_ack_edge_detect/pulse_reg/C
                         clock pessimism             -0.071    -0.916    
                         clock uncertainty            0.496    -0.420    
    SLICE_X58Y57         FDCE (Hold_fdce_C_D)         0.289    -0.131    fifo0_ack_edge_detect/pulse_reg
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_3

Setup :            5  Failing Endpoints,  Worst Slack       -3.287ns,  Total Violation      -15.672ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_3 rise@480.198ns - clk_out1_clk_wiz_1 rise@480.000ns)
  Data Path Delay:        2.425ns  (logic 0.580ns (23.915%)  route 1.845ns (76.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 478.880 - 480.198 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 479.156 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    480.000   480.000 r  
    E3                                                0.000   480.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   481.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   482.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   475.776 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   477.437    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   477.533 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.623   479.156    galois_lfsr_0/clk0_50
    SLICE_X58Y56         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDCE (Prop_fdce_C_Q)         0.456   479.612 r  galois_lfsr_0/lfsr_out_reg[0]/Q
                         net (fo=1, routed)           1.521   481.133    galois_lfsr_0/lfsr0_out[0]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.124   481.257 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_3/O
                         net (fo=1, routed)           0.324   481.581    fifo_0/fifo_data_reg_0_15_0_3/DIA0
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    480.198   480.198 r  
    E3                                                0.000   480.198 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.198    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   481.616 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   482.918    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   475.701 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   477.282    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   477.373 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508   478.880    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.071   478.951    
                         clock uncertainty           -0.496   478.455    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161   478.294    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                        478.294    
                         arrival time                        -481.581    
  -------------------------------------------------------------------
                         slack                                 -3.287    

Slack (VIOLATED) :        -3.211ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_3 rise@480.198ns - clk_out1_clk_wiz_1 rise@480.000ns)
  Data Path Delay:        2.326ns  (logic 0.580ns (24.935%)  route 1.746ns (75.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 478.880 - 480.198 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 479.155 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    480.000   480.000 r  
    E3                                                0.000   480.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   481.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   482.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   475.776 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   477.437    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   477.533 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622   479.155    galois_lfsr_0/clk0_50
    SLICE_X58Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.456   479.611 r  galois_lfsr_0/lfsr_out_reg[2]/Q
                         net (fo=1, routed)           1.415   481.026    galois_lfsr_0/lfsr0_out[2]
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.124   481.150 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_5/O
                         net (fo=1, routed)           0.331   481.481    fifo_0/fifo_data_reg_0_15_0_3/DIB0
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    480.198   480.198 r  
    E3                                                0.000   480.198 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.198    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   481.616 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   482.918    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   475.701 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   477.282    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   477.373 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508   478.880    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.071   478.951    
                         clock uncertainty           -0.496   478.455    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185   478.270    fifo_0/fifo_data_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                        478.270    
                         arrival time                        -481.481    
  -------------------------------------------------------------------
                         slack                                 -3.211    

Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_3 rise@480.198ns - clk_out1_clk_wiz_1 rise@480.000ns)
  Data Path Delay:        2.257ns  (logic 0.580ns (25.700%)  route 1.677ns (74.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 478.880 - 480.198 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 479.156 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    480.000   480.000 r  
    E3                                                0.000   480.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   481.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   482.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   475.776 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   477.437    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   477.533 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.623   479.156    galois_lfsr_0/clk0_50
    SLICE_X62Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.456   479.612 r  galois_lfsr_0/lfsr_out_reg[3]/Q
                         net (fo=1, routed)           1.197   480.809    galois_lfsr_0/lfsr0_out[3]
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.124   480.933 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_4/O
                         net (fo=1, routed)           0.480   481.413    fifo_0/fifo_data_reg_0_15_0_3/DIB1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    480.198   480.198 r  
    E3                                                0.000   480.198 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.198    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   481.616 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   482.918    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   475.701 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   477.282    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   477.373 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508   478.880    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.071   478.951    
                         clock uncertainty           -0.496   478.455    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228   478.227    fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                        478.227    
                         arrival time                        -481.413    
  -------------------------------------------------------------------
                         slack                                 -3.185    

Slack (VIOLATED) :        -3.137ns  (required time - arrival time)
  Source:                 galois_lfsr_0/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_3 rise@480.198ns - clk_out1_clk_wiz_1 rise@480.000ns)
  Data Path Delay:        2.178ns  (logic 0.580ns (26.629%)  route 1.598ns (73.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 478.880 - 480.198 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 479.156 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    480.000   480.000 r  
    E3                                                0.000   480.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   481.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   482.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   475.776 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   477.437    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   477.533 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.623   479.156    galois_lfsr_0/clk0_50
    SLICE_X59Y56         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.456   479.612 r  galois_lfsr_0/lfsr_out_reg[1]/Q
                         net (fo=1, routed)           1.266   480.878    galois_lfsr_0/lfsr0_out[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.124   481.002 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_2/O
                         net (fo=1, routed)           0.332   481.334    fifo_0/fifo_data_reg_0_15_0_3/DIA1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    480.198   480.198 r  
    E3                                                0.000   480.198 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.198    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   481.616 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   482.918    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   475.701 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   477.282    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   477.373 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.508   478.880    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.071   478.951    
                         clock uncertainty           -0.496   478.455    
    SLICE_X60Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258   478.197    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                        478.197    
                         arrival time                        -481.334    
  -------------------------------------------------------------------
                         slack                                 -3.137    

Slack (VIOLATED) :        -2.852ns  (required time - arrival time)
  Source:                 lfsr0_output_valid_sff_gen/signal1_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0_output_valid_dff_gen/signal1_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.198ns  (clk_out1_clk_wiz_3 rise@480.198ns - clk_out1_clk_wiz_1 rise@480.000ns)
  Data Path Delay:        2.104ns  (logic 0.518ns (24.616%)  route 1.586ns (75.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 478.880 - 480.198 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 479.155 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    480.000   480.000 r  
    E3                                                0.000   480.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   481.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.233   482.722    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   475.776 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   477.437    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   477.533 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.622   479.155    lfsr0_output_valid_sff_gen/clk0_50
    SLICE_X60Y57         FDCE                                         r  lfsr0_output_valid_sff_gen/signal1_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.518   479.673 r  lfsr0_output_valid_sff_gen/signal1_ff_reg/Q
                         net (fo=1, routed)           1.586   481.259    lfsr0_output_valid_dff_gen/signal1_ff
    SLICE_X59Y57         FDCE                                         r  lfsr0_output_valid_dff_gen/signal1_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    480.198   480.198 r  
    E3                                                0.000   480.198 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   480.198    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   481.616 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302   482.918    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   475.701 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   477.282    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   477.373 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.507   478.880    lfsr0_output_valid_dff_gen/CLK
    SLICE_X59Y57         FDCE                                         r  lfsr0_output_valid_dff_gen/signal1_ff_reg/C
                         clock pessimism              0.071   478.950    
                         clock uncertainty           -0.496   478.454    
    SLICE_X59Y57         FDCE (Setup_fdce_C_D)       -0.047   478.407    lfsr0_output_valid_dff_gen/signal1_ff_reg
  -------------------------------------------------------------------
                         required time                        478.407    
                         arrival time                        -481.259    
  -------------------------------------------------------------------
                         slack                                 -2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.467ns (25.435%)  route 1.369ns (74.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.505    -1.447    galois_lfsr_0/clk0_50
    SLICE_X59Y56         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.080 r  galois_lfsr_0/lfsr_out_reg[1]/Q
                         net (fo=1, routed)           1.091     0.011    galois_lfsr_0/lfsr0_out[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I1_O)        0.100     0.111 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_2/O
                         net (fo=1, routed)           0.278     0.389    fifo_0/fifo_data_reg_0_15_0_3/DIA1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.709    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism             -0.071    -0.780    
                         clock uncertainty            0.496    -0.284    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.278    -0.006    fifo_0/fifo_data_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 lfsr0_output_valid_sff_gen/signal1_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0_output_valid_dff_gen/signal1_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.418ns (23.479%)  route 1.362ns (76.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    -1.448    lfsr0_output_valid_sff_gen/clk0_50
    SLICE_X60Y57         FDCE                                         r  lfsr0_output_valid_sff_gen/signal1_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.418    -1.030 r  lfsr0_output_valid_sff_gen/signal1_ff_reg/Q
                         net (fo=1, routed)           1.362     0.332    lfsr0_output_valid_dff_gen/signal1_ff
    SLICE_X59Y57         FDCE                                         r  lfsr0_output_valid_dff_gen/signal1_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -0.710    lfsr0_output_valid_dff_gen/CLK
    SLICE_X59Y57         FDCE                                         r  lfsr0_output_valid_dff_gen/signal1_ff_reg/C
                         clock pessimism             -0.071    -0.781    
                         clock uncertainty            0.496    -0.285    
    SLICE_X59Y57         FDCE (Hold_fdce_C_D)         0.191    -0.094    lfsr0_output_valid_dff_gen/signal1_ff_reg
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.467ns (24.022%)  route 1.477ns (75.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.504    -1.448    galois_lfsr_0/clk0_50
    SLICE_X58Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.081 r  galois_lfsr_0/lfsr_out_reg[2]/Q
                         net (fo=1, routed)           1.200     0.119    galois_lfsr_0/lfsr0_out[2]
    SLICE_X60Y57         LUT2 (Prop_lut2_I1_O)        0.100     0.219 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_5/O
                         net (fo=1, routed)           0.277     0.496    fifo_0/fifo_data_reg_0_15_0_3/DIB0
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.709    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB/CLK
                         clock pessimism             -0.071    -0.780    
                         clock uncertainty            0.496    -0.284    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.347     0.063    fifo_0/fifo_data_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.467ns (24.621%)  route 1.430ns (75.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.505    -1.447    galois_lfsr_0/clk0_50
    SLICE_X62Y57         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.367    -1.080 r  galois_lfsr_0/lfsr_out_reg[3]/Q
                         net (fo=1, routed)           1.025    -0.055    galois_lfsr_0/lfsr0_out[3]
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.100     0.045 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_4/O
                         net (fo=1, routed)           0.405     0.450    fifo_0/fifo_data_reg_0_15_0_3/DIB1
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.709    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism             -0.071    -0.780    
                         clock uncertainty            0.496    -0.284    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.289     0.005    fifo_0/fifo_data_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 galois_lfsr_0/lfsr_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_0/fifo_data_reg_0_15_0_3/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.467ns (22.900%)  route 1.572ns (77.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.580    clk_50_inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_50_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_50_inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_50_inst/clkout1_buf/O
                         net (fo=18, routed)          1.505    -1.447    galois_lfsr_0/clk0_50
    SLICE_X58Y56         FDCE                                         r  galois_lfsr_0/lfsr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.080 r  galois_lfsr_0/lfsr_out_reg[0]/Q
                         net (fo=1, routed)           1.300     0.221    galois_lfsr_0/lfsr0_out[0]
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.100     0.321 r  galois_lfsr_0/fifo_data_reg_0_15_0_3_i_3/O
                         net (fo=1, routed)           0.272     0.592    fifo_0/fifo_data_reg_0_15_0_3/DIA0
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_200_inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_200_inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.380     2.869    clk_200_inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.092 r  clk_200_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.430    clk_200_inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.334 r  clk_200_inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.709    fifo_0/fifo_data_reg_0_15_0_3/WCLK
    SLICE_X60Y56         RAMD32                                       r  fifo_0/fifo_data_reg_0_15_0_3/RAMA/CLK
                         clock pessimism             -0.071    -0.780    
                         clock uncertainty            0.496    -0.284    
    SLICE_X60Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.348     0.064    fifo_0/fifo_data_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.529    





