===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.0119 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5009 ( 12.4%)    3.5009 ( 19.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.9549 ( 10.4%)    2.9549 ( 16.4%)    Parse modules
    0.4735 (  1.7%)    0.4735 (  2.6%)    Verify circuit
   13.7526 ( 48.5%)    8.4067 ( 46.7%)  'firrtl.circuit' Pipeline
    0.4428 (  1.6%)    0.4428 (  2.5%)    LowerFIRRTLAnnotations
    2.2599 (  8.0%)    1.1302 (  6.3%)    'firrtl.module' Pipeline
    1.0143 (  3.6%)    0.5116 (  2.8%)      DropName
    1.2413 (  4.4%)    0.6257 (  3.5%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0987 (  0.3%)    0.0495 (  0.3%)    'firrtl.module' Pipeline
    0.0960 (  0.3%)    0.0484 (  0.3%)      LowerCHIRRTLPass
    0.1153 (  0.4%)    0.1153 (  0.6%)    InferWidths
    0.2651 (  0.9%)    0.2651 (  1.5%)    MemToRegOfVec
    0.4565 (  1.6%)    0.4565 (  2.5%)    InferResets
    0.0583 (  0.2%)    0.0583 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0786 (  0.3%)    0.0786 (  0.4%)    WireDFT
    0.3507 (  1.2%)    0.3507 (  1.9%)    LowerFIRRTLTypes
    0.4923 (  1.7%)    0.2462 (  1.4%)    'firrtl.module' Pipeline
    0.4727 (  1.7%)    0.2369 (  1.3%)      ExpandWhens
    0.0156 (  0.1%)    0.0083 (  0.0%)      SFCCompat
    0.9248 (  3.3%)    0.9248 (  5.1%)    CheckCombCycles
    0.0588 (  0.2%)    0.0588 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.7670 (  6.2%)    0.8837 (  4.9%)    'firrtl.module' Pipeline
    1.5611 (  5.5%)    0.7823 (  4.3%)      Canonicalizer
    0.2018 (  0.7%)    0.1022 (  0.6%)      InferReadWrite
    0.1388 (  0.5%)    0.1388 (  0.8%)    PrefixModules
    0.0481 (  0.2%)    0.0481 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.3039 (  1.1%)    0.3039 (  1.7%)    Inliner
    1.3577 (  4.8%)    1.3577 (  7.5%)    IMConstProp
    0.0478 (  0.2%)    0.0478 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0473 (  0.2%)    0.0473 (  0.3%)    AddSeqMemPorts
    0.0471 (  0.2%)    0.0471 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1813 (  0.6%)    0.1813 (  1.0%)    CreateSiFiveMetadata
    0.0319 (  0.1%)    0.0319 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.7280 (  2.6%)    0.3641 (  2.0%)    'firrtl.module' Pipeline
    0.2261 (  0.8%)    0.1152 (  0.6%)      DropName
    0.4980 (  1.8%)    0.2514 (  1.4%)      Canonicalizer
    0.5616 (  2.0%)    0.5616 (  3.1%)    IMDeadCodeElim
    0.0470 (  0.2%)    0.0470 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.0045 (  3.5%)    1.0045 (  5.6%)  LowerFIRRTLToHW
    0.0469 (  0.2%)    0.0469 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.7386 (  2.6%)    0.7386 (  4.1%)  LowerSeqToSV
    0.1745 (  0.6%)    0.1745 (  1.0%)  HWMemSimImpl
    4.6044 ( 16.2%)    2.3277 ( 12.9%)  'hw.module' Pipeline
    0.7510 (  2.6%)    0.4053 (  2.2%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    3.1325 ( 11.1%)    1.6459 (  9.1%)    Canonicalizer
    0.5798 (  2.0%)    0.3105 (  1.7%)    CSE
    0.0008 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1321 (  0.5%)    0.0688 (  0.4%)    HWCleanup
    0.3780 (  1.3%)    0.1891 (  1.0%)  'hw.module' Pipeline
    0.0402 (  0.1%)    0.0214 (  0.1%)    HWLegalizeModules
    0.3324 (  1.2%)    0.1673 (  0.9%)    PrettifyVerilog
    0.2202 (  0.8%)    0.2202 (  1.2%)  StripDebugInfoWithPred
    1.3236 (  4.7%)    1.3236 (  7.3%)  ExportVerilog
    0.0041 (  0.0%)    0.0041 (  0.0%)  Rest
   28.3403 (100.0%)   18.0119 (100.0%)  Total

{
  totalTime: 18.048,
  maxMemory: 862273536
}
