# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab_3.srcs/sources_1/new/lc4_pipeline.v"
verilog xil_defaultlib  "../../../lab_3.srcs/sim_1/imports/lab3skel/test_lc4_pipeline.tf"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
