

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Mon Feb 09 21:35:50 2026

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.36
    14                           ; Generated 28/01/2022 GMT
    15                           ; 
    16                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATD	set	3980
    49  0000                     _TRISD	set	3989
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007F6A                     __pcinit:
    55                           	callstack 0
    56  007F6A                     start_initialization:
    57                           	callstack 0
    58  007F6A                     __initialization:
    59                           	callstack 0
    60  007F6A                     end_of_initialization:
    61                           	callstack 0
    62  007F6A                     __end_of__initialization:
    63                           	callstack 0
    64  007F6A  0100               	movlb	0
    65  007F6C  EFB8  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74  000003                     main@fn_2:
    75                           	callstack 0
    76                           
    77                           ; 1 bytes @ 0x2
    78  000003                     	ds	1
    79  000004                     main@fn_1:
    80                           	callstack 0
    81                           
    82                           ; 1 bytes @ 0x3
    83  000004                     	ds	1
    84  000005                     main@fn:
    85                           	callstack 0
    86                           
    87                           ; 1 bytes @ 0x4
    88  000005                     	ds	1
    89  000006                     main@i:
    90                           	callstack 0
    91                           
    92                           ; 1 bytes @ 0x5
    93  000006                     	ds	1
    94                           
    95 ;;
    96 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    97 ;;
    98 ;; *************** function _main *****************
    99 ;; Defined at:
   100 ;;		line 8 in file "main.c"
   101 ;; Parameters:    Size  Location     Type
   102 ;;		None
   103 ;; Auto vars:     Size  Location     Type
   104 ;;  i               1    5[COMRAM] unsigned char 
   105 ;;  fn              1    4[COMRAM] unsigned char 
   106 ;;  fn_1            1    3[COMRAM] unsigned char 
   107 ;;  fn_2            1    2[COMRAM] unsigned char 
   108 ;; Return value:  Size  Location     Type
   109 ;;                  1    wreg      void 
   110 ;; Registers used:
   111 ;;		wreg, status,2, status,0
   112 ;; Tracked objects:
   113 ;;		On entry : 0/0
   114 ;;		On exit  : 0/0
   115 ;;		Unchanged: 0/0
   116 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   117 ;;      Params:         0       0       0       0       0       0       0       0       0
   118 ;;      Locals:         4       0       0       0       0       0       0       0       0
   119 ;;      Temps:          2       0       0       0       0       0       0       0       0
   120 ;;      Totals:         6       0       0       0       0       0       0       0       0
   121 ;;Total ram usage:        6 bytes
   122 ;; This function calls:
   123 ;;		Nothing
   124 ;; This function is called by:
   125 ;;		Startup code after reset
   126 ;; This function uses a non-reentrant model
   127 ;;
   128                           
   129                           	psect	text0
   130  007F70                     __ptext0:
   131                           	callstack 0
   132  007F70                     _main:
   133                           	callstack 31
   134  007F70                     
   135                           ;main.c: 10:     uint8_t i;;main.c: 11:     uint8_t fn, fn_1, fn_2;;main.c: 12:     TRIS
      +                          D = 0x00;
   136  007F70  0E00               	movlw	0
   137  007F72  6E95               	movwf	149,c	;volatile
   138                           
   139                           ;main.c: 13:     LATD = 0X00;
   140  007F74  0E00               	movlw	0
   141  007F76  6E8C               	movwf	140,c	;volatile
   142  007F78                     l11:
   143                           
   144                           ;main.c: 16:     {;main.c: 19:         if(i==0) {
   145  007F78  5006               	movf	main@i^0,w,c
   146  007F7A  A4D8               	btfss	status,2,c
   147  007F7C  EFC2  F03F         	goto	u11
   148  007F80  EFC4  F03F         	goto	u10
   149  007F84                     u11:
   150  007F84  EFC8  F03F         	goto	l700
   151  007F88                     u10:
   152  007F88                     
   153                           ;main.c: 20:             fn=0;
   154  007F88  0E00               	movlw	0
   155  007F8A  6E05               	movwf	main@fn^0,c
   156                           
   157                           ;main.c: 21:         }else if(i==1) {
   158  007F8C  EFD9  F03F         	goto	l706
   159  007F90                     l700:
   160  007F90  0406               	decf	main@i^0,w,c
   161  007F92  A4D8               	btfss	status,2,c
   162  007F94  EFCE  F03F         	goto	u21
   163  007F98  EFD0  F03F         	goto	u20
   164  007F9C                     u21:
   165  007F9C  EFD6  F03F         	goto	l704
   166  007FA0                     u20:
   167  007FA0                     
   168                           ;main.c: 22:             fn=1;
   169  007FA0  0E01               	movlw	1
   170  007FA2  6E05               	movwf	main@fn^0,c
   171                           
   172                           ;main.c: 23:             fn_1=0;
   173  007FA4  0E00               	movlw	0
   174  007FA6  6E04               	movwf	main@fn_1^0,c
   175                           
   176                           ;main.c: 24:         }else{
   177  007FA8  EFD9  F03F         	goto	l706
   178  007FAC                     l704:
   179                           
   180                           ;main.c: 25:             fn = fn_1 + fn_2;
   181  007FAC  5004               	movf	main@fn_1^0,w,c
   182  007FAE  2403               	addwf	main@fn_2^0,w,c
   183  007FB0  6E05               	movwf	main@fn^0,c
   184  007FB2                     l706:
   185                           
   186                           ;main.c: 27:         LATD = fn;
   187  007FB2  C005  FF8C         	movff	main@fn,3980	;volatile
   188  007FB6                     
   189                           ;main.c: 28:         _delay((unsigned long)((500)*(4000000/4000.0)));
   190  007FB6  0E03               	movlw	3
   191  007FB8  6E02               	movwf	(??_main+1)^0,c
   192  007FBA  0E8A               	movlw	138
   193  007FBC  6E01               	movwf	??_main^0,c
   194  007FBE  0E56               	movlw	86
   195  007FC0                     u47:
   196  007FC0  2EE8               	decfsz	wreg,f,c
   197  007FC2  D7FE               	bra	u47
   198  007FC4  2E01               	decfsz	??_main^0,f,c
   199  007FC6  D7FC               	bra	u47
   200  007FC8  2E02               	decfsz	(??_main+1)^0,f,c
   201  007FCA  D7FA               	bra	u47
   202  007FCC                     
   203                           ;main.c: 29:         if(i==13) {
   204  007FCC  0E0D               	movlw	13
   205  007FCE  1806               	xorwf	main@i^0,w,c
   206  007FD0  A4D8               	btfss	status,2,c
   207  007FD2  EFED  F03F         	goto	u31
   208  007FD6  EFEF  F03F         	goto	u30
   209  007FDA                     u31:
   210  007FDA  EFF7  F03F         	goto	l714
   211  007FDE                     u30:
   212  007FDE                     
   213                           ;main.c: 30:             i=0;
   214  007FDE  0E00               	movlw	0
   215  007FE0  6E06               	movwf	main@i^0,c
   216                           
   217                           ;main.c: 31:             fn_2=0;
   218  007FE2  0E00               	movlw	0
   219  007FE4  6E03               	movwf	main@fn_2^0,c
   220                           
   221                           ;main.c: 32:             fn_1=0;
   222  007FE6  0E00               	movlw	0
   223  007FE8  6E04               	movwf	main@fn_1^0,c
   224                           
   225                           ;main.c: 34:         }else{
   226  007FEA  EFBC  F03F         	goto	l11
   227  007FEE                     l714:
   228                           
   229                           ;main.c: 35:             i++;
   230  007FEE  2A06               	incf	main@i^0,f,c
   231  007FF0                     
   232                           ;main.c: 36:             fn_2 = fn_1;
   233  007FF0  C004  F003         	movff	main@fn_1,main@fn_2
   234  007FF4                     
   235                           ;main.c: 37:             fn_1 = fn;
   236  007FF4  C005  F004         	movff	main@fn,main@fn_1
   237  007FF8  EFBC  F03F         	goto	l11
   238  007FFC  EF00  F000         	goto	start
   239  008000                     __end_of_main:
   240                           	callstack 0
   241  0000                     
   242                           	psect	rparam
   243  0000                     
   244                           	psect	idloc
   245                           
   246                           ;Config register IDLOC0 @ 0x200000
   247                           ;	unspecified, using default values
   248  200000                     	org	2097152
   249  200000  FF                 	db	255
   250                           
   251                           ;Config register IDLOC1 @ 0x200001
   252                           ;	unspecified, using default values
   253  200001                     	org	2097153
   254  200001  FF                 	db	255
   255                           
   256                           ;Config register IDLOC2 @ 0x200002
   257                           ;	unspecified, using default values
   258  200002                     	org	2097154
   259  200002  FF                 	db	255
   260                           
   261                           ;Config register IDLOC3 @ 0x200003
   262                           ;	unspecified, using default values
   263  200003                     	org	2097155
   264  200003  FF                 	db	255
   265                           
   266                           ;Config register IDLOC4 @ 0x200004
   267                           ;	unspecified, using default values
   268  200004                     	org	2097156
   269  200004  FF                 	db	255
   270                           
   271                           ;Config register IDLOC5 @ 0x200005
   272                           ;	unspecified, using default values
   273  200005                     	org	2097157
   274  200005  FF                 	db	255
   275                           
   276                           ;Config register IDLOC6 @ 0x200006
   277                           ;	unspecified, using default values
   278  200006                     	org	2097158
   279  200006  FF                 	db	255
   280                           
   281                           ;Config register IDLOC7 @ 0x200007
   282                           ;	unspecified, using default values
   283  200007                     	org	2097159
   284  200007  FF                 	db	255
   285                           
   286                           	psect	config
   287                           
   288                           ;Config register CONFIG1L @ 0x300000
   289                           ;	PLL Prescaler Selection bits
   290                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   291                           ;	System Clock Postscaler Selection bits
   292                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   293                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   294                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   295  300000                     	org	3145728
   296  300000  00                 	db	0
   297                           
   298                           ;Config register CONFIG1H @ 0x300001
   299                           ;	Oscillator Selection bits
   300                           ;	FOSC = XT_XT, XT oscillator (XT)
   301                           ;	Fail-Safe Clock Monitor Enable bit
   302                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   303                           ;	Internal/External Oscillator Switchover bit
   304                           ;	IESO = OFF, Oscillator Switchover mode disabled
   305  300001                     	org	3145729
   306  300001  00                 	db	0
   307                           
   308                           ;Config register CONFIG2L @ 0x300002
   309                           ;	Power-up Timer Enable bit
   310                           ;	PWRT = ON, PWRT enabled
   311                           ;	Brown-out Reset Enable bits
   312                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   313                           ;	Brown-out Reset Voltage bits
   314                           ;	BORV = 3, Minimum setting 2.05V
   315                           ;	USB Voltage Regulator Enable bit
   316                           ;	VREGEN = OFF, USB voltage regulator disabled
   317  300002                     	org	3145730
   318  300002  1E                 	db	30
   319                           
   320                           ;Config register CONFIG2H @ 0x300003
   321                           ;	Watchdog Timer Enable bit
   322                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   323                           ;	Watchdog Timer Postscale Select bits
   324                           ;	WDTPS = 32768, 1:32768
   325  300003                     	org	3145731
   326  300003  1E                 	db	30
   327                           
   328                           ; Padding undefined space
   329  300004                     	org	3145732
   330  300004  FF                 	db	255
   331                           
   332                           ;Config register CONFIG3H @ 0x300005
   333                           ;	CCP2 MUX bit
   334                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   335                           ;	PORTB A/D Enable bit
   336                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   337                           ;	Low-Power Timer 1 Oscillator Enable bit
   338                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   339                           ;	MCLR Pin Enable bit
   340                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   341  300005                     	org	3145733
   342  300005  03                 	db	3
   343                           
   344                           ;Config register CONFIG4L @ 0x300006
   345                           ;	Stack Full/Underflow Reset Enable bit
   346                           ;	STVREN = ON, Stack full/underflow will cause Reset
   347                           ;	Single-Supply ICSP Enable bit
   348                           ;	LVP = ON, Single-Supply ICSP enabled
   349                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   350                           ;	ICPRT = OFF, ICPORT disabled
   351                           ;	Extended Instruction Set Enable bit
   352                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   353                           ;	Background Debugger Enable bit
   354                           ;	DEBUG = 0x1, unprogrammed default
   355  300006                     	org	3145734
   356  300006  85                 	db	133
   357                           
   358                           ; Padding undefined space
   359  300007                     	org	3145735
   360  300007  FF                 	db	255
   361                           
   362                           ;Config register CONFIG5L @ 0x300008
   363                           ;	Code Protection bit
   364                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   365                           ;	Code Protection bit
   366                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   367                           ;	Code Protection bit
   368                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   369                           ;	Code Protection bit
   370                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   371  300008                     	org	3145736
   372  300008  0F                 	db	15
   373                           
   374                           ;Config register CONFIG5H @ 0x300009
   375                           ;	Boot Block Code Protection bit
   376                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   377                           ;	Data EEPROM Code Protection bit
   378                           ;	CPD = OFF, Data EEPROM is not code-protected
   379  300009                     	org	3145737
   380  300009  C0                 	db	192
   381                           
   382                           ;Config register CONFIG6L @ 0x30000A
   383                           ;	Write Protection bit
   384                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   385                           ;	Write Protection bit
   386                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   387                           ;	Write Protection bit
   388                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   389                           ;	Write Protection bit
   390                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   391  30000A                     	org	3145738
   392  30000A  0F                 	db	15
   393                           
   394                           ;Config register CONFIG6H @ 0x30000B
   395                           ;	Configuration Register Write Protection bit
   396                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   397                           ;	Boot Block Write Protection bit
   398                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   399                           ;	Data EEPROM Write Protection bit
   400                           ;	WRTD = OFF, Data EEPROM is not write-protected
   401  30000B                     	org	3145739
   402  30000B  E0                 	db	224
   403                           
   404                           ;Config register CONFIG7L @ 0x30000C
   405                           ;	Table Read Protection bit
   406                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   407                           ;	Table Read Protection bit
   408                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   409                           ;	Table Read Protection bit
   410                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   411                           ;	Table Read Protection bit
   412                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   413  30000C                     	org	3145740
   414  30000C  0F                 	db	15
   415                           
   416                           ;Config register CONFIG7H @ 0x30000D
   417                           ;	Boot Block Table Read Protection bit
   418                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   419  30000D                     	org	3145741
   420  30000D  40                 	db	64
   421                           tosu	equ	0xFFF
   422                           tosh	equ	0xFFE
   423                           tosl	equ	0xFFD
   424                           stkptr	equ	0xFFC
   425                           pclatu	equ	0xFFB
   426                           pclath	equ	0xFFA
   427                           pcl	equ	0xFF9
   428                           tblptru	equ	0xFF8
   429                           tblptrh	equ	0xFF7
   430                           tblptrl	equ	0xFF6
   431                           tablat	equ	0xFF5
   432                           prodh	equ	0xFF4
   433                           prodl	equ	0xFF3
   434                           indf0	equ	0xFEF
   435                           postinc0	equ	0xFEE
   436                           postdec0	equ	0xFED
   437                           preinc0	equ	0xFEC
   438                           plusw0	equ	0xFEB
   439                           fsr0h	equ	0xFEA
   440                           fsr0l	equ	0xFE9
   441                           wreg	equ	0xFE8
   442                           indf1	equ	0xFE7
   443                           postinc1	equ	0xFE6
   444                           postdec1	equ	0xFE5
   445                           preinc1	equ	0xFE4
   446                           plusw1	equ	0xFE3
   447                           fsr1h	equ	0xFE2
   448                           fsr1l	equ	0xFE1
   449                           bsr	equ	0xFE0
   450                           indf2	equ	0xFDF
   451                           postinc2	equ	0xFDE
   452                           postdec2	equ	0xFDD
   453                           preinc2	equ	0xFDC
   454                           plusw2	equ	0xFDB
   455                           fsr2h	equ	0xFDA
   456                           fsr2l	equ	0xFD9
   457                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      6       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 6     6      0     120
                                              0 COMRAM     6     6      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      6       6       1        6.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          6A      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2C      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Mon Feb 09 21:35:50 2026

                     l11 7F78                       u10 7F88                       u11 7F84  
                     u20 7FA0                       u21 7F9C                       u30 7FDE  
                     u31 7FDA                       u47 7FC0                      l700 7F90  
                    l710 7FCC                      l702 7FA0                      l712 7FDE  
                    l704 7FAC                      l714 7FEE                      l706 7FB2  
                    l716 7FF0                      l708 7FB6                      l718 7FF4  
                    l696 7F70                      l698 7F88                      wreg 000FE8  
                   _LATD 000F8C                     _main 7F70                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISD 000F95  
                  main@i 0006                    status 000FD8          __initialization 7F6A  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001                   main@fn 0005               __accesstop 0060  
__end_of__initialization 7F6A            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F6A  
                __ramtop 0800                  __ptext0 7F70     end_of_initialization 7F6A  
    start_initialization 7F6A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000                 main@fn_1 0004                 main@fn_2 0003  
