
Starting:    C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro
Hostname:    EMEAPC0002
Date:        Mon Sep 10 16:31:16 2018
Version:     N-2017.09M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log TOP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\TOP.srr"
Running: synthesis in foreground

Running TOP_syn|synthesis

Running: compile (Compile) on TOP_syn|synthesis
# Mon Sep 10 16:31:17 2018

Running: compile_flow (Compile Process) on TOP_syn|synthesis
# Mon Sep 10 16:31:17 2018

Running: compiler (Compile Input) on TOP_syn|synthesis
# Mon Sep 10 16:31:17 2018
Copied C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\synwork\TOP_comp.srs to C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\TOP.srs

compiler completed
# Mon Sep 10 16:33:07 2018

Return Code: 0
Run Time:00h:01m:50s

Running: multi_srs_gen (Multi-srs Generator) on TOP_syn|synthesis
# Mon Sep 10 16:33:07 2018

multi_srs_gen completed
# Mon Sep 10 16:33:14 2018

Return Code: 0
Run Time:00h:00m:07s
Copied C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\synwork\TOP_mult.srs to C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\TOP.srs
Complete: Compile Process on TOP_syn|synthesis

Running: premap (Premap) on TOP_syn|synthesis
# Mon Sep 10 16:33:14 2018

premap completed with warnings
# Mon Sep 10 16:33:39 2018

Return Code: 1
Run Time:00h:00m:25s
Complete: Compile on TOP_syn|synthesis

Running: map (Map) on TOP_syn|synthesis
# Mon Sep 10 16:33:39 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on TOP_syn|synthesis
# Mon Sep 10 16:33:39 2018
Copied C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\synwork\TOP_m.srm to C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\TOP.srm

fpga_mapper completed with warnings
# Mon Sep 10 16:37:43 2018

Return Code: 1
Run Time:00h:04m:04s
Complete: Map on TOP_syn|synthesis
Complete: Logic Synthesis on TOP_syn|synthesis
TCL script complete: "TOP_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
