{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693749983242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693749983243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 16:06:23 2023 " "Processing started: Sun Sep 03 16:06:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693749983243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693749983243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_display -c seven_seg_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_display -c seven_seg_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693749983243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693749983876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-Behavioral " "Found design unit 1: seven_seg_display-Behavioral" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693749984825 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693749984825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693749984825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_display " "Elaborating entity \"seven_seg_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693749984884 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DIGITsel seven_seg_display.vhd(17) " "VHDL Signal Declaration warning at seven_seg_display.vhd(17): used implicit default value for signal \"DIGITsel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1693749984885 "|seven_seg_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DIGIT seven_seg_display.vhd(25) " "VHDL Signal Declaration warning at seven_seg_display.vhd(25): used implicit default value for signal \"DIGIT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1693749984886 "|seven_seg_display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[0\] GND " "Pin \"LEDout\[0\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[1\] GND " "Pin \"LEDout\[1\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[2\] GND " "Pin \"LEDout\[2\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[3\] GND " "Pin \"LEDout\[3\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[4\] GND " "Pin \"LEDout\[4\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[5\] GND " "Pin \"LEDout\[5\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[6\] GND " "Pin \"LEDout\[6\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[7\] GND " "Pin \"LEDout\[7\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|LEDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITsel\[0\] GND " "Pin \"DIGITsel\[0\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|DIGITsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITsel\[1\] GND " "Pin \"DIGITsel\[1\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|DIGITsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITsel\[2\] GND " "Pin \"DIGITsel\[2\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|DIGITsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITsel\[3\] GND " "Pin \"DIGITsel\[3\]\" is stuck at GND" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693749985581 "|seven_seg_display|DIGITsel[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693749985581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693749985742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693749986300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693749986300 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RSTin " "No output dependent on input pin \"RSTin\"" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693749986655 "|seven_seg_display|RSTin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKin " "No output dependent on input pin \"CLKin\"" {  } { { "seven_seg_display.vhd" "" { Text "C:/Users/yulian/Documents/GitHub_repositories/fpga_altera_cyclone_3/01_7_SEG_DISPLAY/seven_seg_display.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693749986655 "|seven_seg_display|CLKin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1693749986655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693749986657 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693749986657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693749986657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693749986657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693749986676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 16:06:26 2023 " "Processing ended: Sun Sep 03 16:06:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693749986676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693749986676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693749986676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693749986676 ""}
