<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.2" vendor="opalkelly.com" name="XEM8350-KU115" display_name="XEM8350-KU115 Integration Module" url="https://opalkelly.com/products/xem8350/" preset_file="preset.xml">
  <images>
    <image name="XEM8350-Top.jpg" display_name="XEM8350-KU115" sub_type="board">
      <description>XEM8350-KU115 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">RevD</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>XEM8350-KU115 Integration Module</description>
  <components>
    <component name="part0" display_name="Kintex UltraScale chip on board" type="fpga" part_name="xcku115-flva1517-1-c" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://opalkelly.com/products/xem8350/">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="slave" name="host_interface" type="opalkelly.com:interface:host_interface_rtl:1.0" of_component="frontpanel" preset_proc="frontpanel_preset">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="frontpanel" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="okHU" physical_port="host_interface_okhu" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okHU_0" />
                <pin_map port_index="1" component_pin="okHU_1" />
                <pin_map port_index="2" component_pin="okHU_2" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUH" physical_port="host_interface_okuh" dir="out" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUH_0" />
                <pin_map port_index="1" component_pin="okUH_1" />
                <pin_map port_index="2" component_pin="okUH_2" />
                <pin_map port_index="3" component_pin="okUH_3" />
                <pin_map port_index="4" component_pin="okUH_4" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUHU" physical_port="host_interface_okuhu" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUHU_0" />
                <pin_map port_index="1" component_pin="okUHU_1" />
                <pin_map port_index="2" component_pin="okUHU_2" />
                <pin_map port_index="3" component_pin="okUHU_3" />
                <pin_map port_index="4" component_pin="okUHU_4" />
                <pin_map port_index="5" component_pin="okUHU_5" />
                <pin_map port_index="6" component_pin="okUHU_6" />
                <pin_map port_index="7" component_pin="okUHU_7" />
                <pin_map port_index="8" component_pin="okUHU_8" />
                <pin_map port_index="9" component_pin="okUHU_9" />
                <pin_map port_index="10" component_pin="okUHU_10" />
                <pin_map port_index="11" component_pin="okUHU_11" />
                <pin_map port_index="12" component_pin="okUHU_12" />
                <pin_map port_index="13" component_pin="okUHU_13" />
                <pin_map port_index="14" component_pin="okUHU_14" />
                <pin_map port_index="15" component_pin="okUHU_15" />
                <pin_map port_index="16" component_pin="okUHU_16" />
                <pin_map port_index="17" component_pin="okUHU_17" />
                <pin_map port_index="18" component_pin="okUHU_18" />
                <pin_map port_index="19" component_pin="okUHU_19" />
                <pin_map port_index="20" component_pin="okUHU_20" />
                <pin_map port_index="21" component_pin="okUHU_21" />
                <pin_map port_index="22" component_pin="okUHU_22" />
                <pin_map port_index="23" component_pin="okUHU_23" />
                <pin_map port_index="24" component_pin="okUHU_24" />
                <pin_map port_index="25" component_pin="okUHU_25" />
                <pin_map port_index="26" component_pin="okUHU_26" />
                <pin_map port_index="27" component_pin="okUHU_27" />
                <pin_map port_index="28" component_pin="okUHU_28" />
                <pin_map port_index="29" component_pin="okUHU_29" />
                <pin_map port_index="30" component_pin="okUHU_30" />
                <pin_map port_index="31" component_pin="okUHU_31" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okAA" physical_port="host_interface_okaa" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="okAA" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="host_interface_s" type="opalkelly.com:interface:host_interface_s_rtl:1.0" of_component="frontpanel" preset_proc="frontpanel_preset">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="frontpanel" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="okHU" physical_port="host_interface_s_okhu" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okHUs_0" />
                <pin_map port_index="1" component_pin="okHUs_1" />
                <pin_map port_index="2" component_pin="okHUs_2" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUH" physical_port="host_interface_s_okuh" dir="out" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUHs_0" />
                <pin_map port_index="1" component_pin="okUHs_1" />
                <pin_map port_index="2" component_pin="okUHs_2" />
                <pin_map port_index="3" component_pin="okUHs_3" />
                <pin_map port_index="4" component_pin="okUHs_4" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUHU" physical_port="host_interface_s_okuhu" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUHUs_0" />
                <pin_map port_index="1" component_pin="okUHUs_1" />
                <pin_map port_index="2" component_pin="okUHUs_2" />
                <pin_map port_index="3" component_pin="okUHUs_3" />
                <pin_map port_index="4" component_pin="okUHUs_4" />
                <pin_map port_index="5" component_pin="okUHUs_5" />
                <pin_map port_index="6" component_pin="okUHUs_6" />
                <pin_map port_index="7" component_pin="okUHUs_7" />
                <pin_map port_index="8" component_pin="okUHUs_8" />
                <pin_map port_index="9" component_pin="okUHUs_9" />
                <pin_map port_index="10" component_pin="okUHUs_10" />
                <pin_map port_index="11" component_pin="okUHUs_11" />
                <pin_map port_index="12" component_pin="okUHUs_12" />
                <pin_map port_index="13" component_pin="okUHUs_13" />
                <pin_map port_index="14" component_pin="okUHUs_14" />
                <pin_map port_index="15" component_pin="okUHUs_15" />
                <pin_map port_index="16" component_pin="okUHUs_16" />
                <pin_map port_index="17" component_pin="okUHUs_17" />
                <pin_map port_index="18" component_pin="okUHUs_18" />
                <pin_map port_index="19" component_pin="okUHUs_19" />
                <pin_map port_index="20" component_pin="okUHUs_20" />
                <pin_map port_index="21" component_pin="okUHUs_21" />
                <pin_map port_index="22" component_pin="okUHUs_22" />
                <pin_map port_index="23" component_pin="okUHUs_23" />
                <pin_map port_index="24" component_pin="okUHUs_24" />
                <pin_map port_index="25" component_pin="okUHUs_25" />
                <pin_map port_index="26" component_pin="okUHUs_26" />
                <pin_map port_index="27" component_pin="okUHUs_27" />
                <pin_map port_index="28" component_pin="okUHUs_28" />
                <pin_map port_index="29" component_pin="okUHUs_29" />
                <pin_map port_index="30" component_pin="okUHUs_30" />
                <pin_map port_index="31" component_pin="okUHUs_31" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ok_done" physical_port="host_interface_s_ok_done" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="ok_done" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="si5338_clk0_gt_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_clk0_gt_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk0_gt_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk0_gt_100mhz_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk0_gt_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk0_gt_100mhz_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="si5338_clk1_gt_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_clk1_gt_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk1_gt_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk1_gt_100mhz_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk1_gt_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk1_gt_100mhz_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="si5338_clk3_fabric_200mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_clk3_fabric_200mhz">
          <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk3_fabric_200mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk3_fabric_200mhz_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk3_fabric_200mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk3_fabric_200mhz_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="si5338_clk2_ddr4_152mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="si5338_clk2_ddr4_152mhz">
          <parameters>
            <parameter name="frequency" value="152300000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="si5338_clk2_ddr4_152mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk2_ddr4_152mhz_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="si5338_clk2_ddr4_152mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_clk2_ddr4_152mhz_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="board_leds" type="opalkelly.com:interface:led_rtl:1.0" of_component="board_leds">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="leds" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="LED_OUT" physical_port="board_leds_led_out" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="led_1" />
                <pin_map port_index="1" component_pin="led_2" />
                <pin_map port_index="2" component_pin="led_3" />
                <pin_map port_index="3" component_pin="led_4" />
                <pin_map port_index="4" component_pin="led_5" />
                <pin_map port_index="5" component_pin="led_6" />
                <pin_map port_index="6" component_pin="led_7" />
                <pin_map port_index="7" component_pin="led_8" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ddr4" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4" preset_proc="ddr4_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0" />
                <pin_map port_index="1" component_pin="c0_ddr4_adr1" />
                <pin_map port_index="2" component_pin="c0_ddr4_adr2" />
                <pin_map port_index="3" component_pin="c0_ddr4_adr3" />
                <pin_map port_index="4" component_pin="c0_ddr4_adr4" />
                <pin_map port_index="5" component_pin="c0_ddr4_adr5" />
                <pin_map port_index="6" component_pin="c0_ddr4_adr6" />
                <pin_map port_index="7" component_pin="c0_ddr4_adr7" />
                <pin_map port_index="8" component_pin="c0_ddr4_adr8" />
                <pin_map port_index="9" component_pin="c0_ddr4_adr9" />
                <pin_map port_index="10" component_pin="c0_ddr4_adr10" />
                <pin_map port_index="11" component_pin="c0_ddr4_adr11" />
                <pin_map port_index="12" component_pin="c0_ddr4_adr12" />
                <pin_map port_index="13" component_pin="c0_ddr4_adr13" />
                <pin_map port_index="14" component_pin="c0_ddr4_adr14" />
                <pin_map port_index="15" component_pin="c0_ddr4_adr15" />
                <pin_map port_index="16" component_pin="c0_ddr4_adr16" />
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0" />
                <pin_map port_index="1" component_pin="c0_ddr4_ba1" />
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_c" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_t" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0" />
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1" />
                <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2" />
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3" />
                <pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4" />
                <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5" />
                <pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6" />
                <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7" />
                <pin_map port_index="8" component_pin="c0_ddr4_dm_dbi_n8" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="71" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0" />
                <pin_map port_index="1" component_pin="c0_ddr4_dq1" />
                <pin_map port_index="2" component_pin="c0_ddr4_dq2" />
                <pin_map port_index="3" component_pin="c0_ddr4_dq3" />
                <pin_map port_index="4" component_pin="c0_ddr4_dq4" />
                <pin_map port_index="5" component_pin="c0_ddr4_dq5" />
                <pin_map port_index="6" component_pin="c0_ddr4_dq6" />
                <pin_map port_index="7" component_pin="c0_ddr4_dq7" />
                <pin_map port_index="8" component_pin="c0_ddr4_dq8" />
                <pin_map port_index="9" component_pin="c0_ddr4_dq9" />
                <pin_map port_index="10" component_pin="c0_ddr4_dq10" />
                <pin_map port_index="11" component_pin="c0_ddr4_dq11" />
                <pin_map port_index="12" component_pin="c0_ddr4_dq12" />
                <pin_map port_index="13" component_pin="c0_ddr4_dq13" />
                <pin_map port_index="14" component_pin="c0_ddr4_dq14" />
                <pin_map port_index="15" component_pin="c0_ddr4_dq15" />
                <pin_map port_index="16" component_pin="c0_ddr4_dq16" />
                <pin_map port_index="17" component_pin="c0_ddr4_dq17" />
                <pin_map port_index="18" component_pin="c0_ddr4_dq18" />
                <pin_map port_index="19" component_pin="c0_ddr4_dq19" />
                <pin_map port_index="20" component_pin="c0_ddr4_dq20" />
                <pin_map port_index="21" component_pin="c0_ddr4_dq21" />
                <pin_map port_index="22" component_pin="c0_ddr4_dq22" />
                <pin_map port_index="23" component_pin="c0_ddr4_dq23" />
                <pin_map port_index="24" component_pin="c0_ddr4_dq24" />
                <pin_map port_index="25" component_pin="c0_ddr4_dq25" />
                <pin_map port_index="26" component_pin="c0_ddr4_dq26" />
                <pin_map port_index="27" component_pin="c0_ddr4_dq27" />
                <pin_map port_index="28" component_pin="c0_ddr4_dq28" />
                <pin_map port_index="29" component_pin="c0_ddr4_dq29" />
                <pin_map port_index="30" component_pin="c0_ddr4_dq30" />
                <pin_map port_index="31" component_pin="c0_ddr4_dq31" />
                <pin_map port_index="32" component_pin="c0_ddr4_dq32" />
                <pin_map port_index="33" component_pin="c0_ddr4_dq33" />
                <pin_map port_index="34" component_pin="c0_ddr4_dq34" />
                <pin_map port_index="35" component_pin="c0_ddr4_dq35" />
                <pin_map port_index="36" component_pin="c0_ddr4_dq36" />
                <pin_map port_index="37" component_pin="c0_ddr4_dq37" />
                <pin_map port_index="38" component_pin="c0_ddr4_dq38" />
                <pin_map port_index="39" component_pin="c0_ddr4_dq39" />
                <pin_map port_index="40" component_pin="c0_ddr4_dq40" />
                <pin_map port_index="41" component_pin="c0_ddr4_dq41" />
                <pin_map port_index="42" component_pin="c0_ddr4_dq42" />
                <pin_map port_index="43" component_pin="c0_ddr4_dq43" />
                <pin_map port_index="44" component_pin="c0_ddr4_dq44" />
                <pin_map port_index="45" component_pin="c0_ddr4_dq45" />
                <pin_map port_index="46" component_pin="c0_ddr4_dq46" />
                <pin_map port_index="47" component_pin="c0_ddr4_dq47" />
                <pin_map port_index="48" component_pin="c0_ddr4_dq48" />
                <pin_map port_index="49" component_pin="c0_ddr4_dq49" />
                <pin_map port_index="50" component_pin="c0_ddr4_dq50" />
                <pin_map port_index="51" component_pin="c0_ddr4_dq51" />
                <pin_map port_index="52" component_pin="c0_ddr4_dq52" />
                <pin_map port_index="53" component_pin="c0_ddr4_dq53" />
                <pin_map port_index="54" component_pin="c0_ddr4_dq54" />
                <pin_map port_index="55" component_pin="c0_ddr4_dq55" />
                <pin_map port_index="56" component_pin="c0_ddr4_dq56" />
                <pin_map port_index="57" component_pin="c0_ddr4_dq57" />
                <pin_map port_index="58" component_pin="c0_ddr4_dq58" />
                <pin_map port_index="59" component_pin="c0_ddr4_dq59" />
                <pin_map port_index="60" component_pin="c0_ddr4_dq60" />
                <pin_map port_index="61" component_pin="c0_ddr4_dq61" />
                <pin_map port_index="62" component_pin="c0_ddr4_dq62" />
                <pin_map port_index="63" component_pin="c0_ddr4_dq63" />
                <pin_map port_index="64" component_pin="c0_ddr4_dq64" />
                <pin_map port_index="65" component_pin="c0_ddr4_dq65" />
                <pin_map port_index="66" component_pin="c0_ddr4_dq66" />
                <pin_map port_index="67" component_pin="c0_ddr4_dq67" />
                <pin_map port_index="68" component_pin="c0_ddr4_dq68" />
                <pin_map port_index="69" component_pin="c0_ddr4_dq69" />
                <pin_map port_index="70" component_pin="c0_ddr4_dq70" />
                <pin_map port_index="71" component_pin="c0_ddr4_dq71" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c" />
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c" />
                <pin_map port_index="2" component_pin="c0_ddr4_dqs2_c" />
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_c" />
                <pin_map port_index="4" component_pin="c0_ddr4_dqs4_c" />
                <pin_map port_index="5" component_pin="c0_ddr4_dqs5_c" />
                <pin_map port_index="6" component_pin="c0_ddr4_dqs6_c" />
                <pin_map port_index="7" component_pin="c0_ddr4_dqs7_c" />
                <pin_map port_index="8" component_pin="c0_ddr4_dqs8_c" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="8" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t" />
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t" />
                <pin_map port_index="2" component_pin="c0_ddr4_dqs2_t" />
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_t" />
                <pin_map port_index="4" component_pin="c0_ddr4_dqs4_t" />
                <pin_map port_index="5" component_pin="c0_ddr4_dqs5_t" />
                <pin_map port_index="6" component_pin="c0_ddr4_dqs6_t" />
                <pin_map port_index="7" component_pin="c0_ddr4_dqs7_t" />
                <pin_map port_index="8" component_pin="c0_ddr4_dqs8_t" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="si5338_config" type="xilinx.com:interface:iic_rtl:1.0" of_component="si5338_config">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="si5338_config_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_config_sda" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="si5338_config_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_config_sda" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="si5338_config_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_config_sda" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="si5338_config_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_config_scl" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="si5338_config_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_config_scl" />
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="si5338_config_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="si5338_config_scl" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
    <component name="ddr4" display_name="DDR4" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-075" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-075e">
      <description>36 Gibit DDR4 Memory</description>
      <component_modes>
        <component_mode name="ddr4_refclk" display_name="DDR4">
          <interfaces>
            <interface name="si5338_clk2_ddr4_152mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="ddr_type" value="ddr4" />
        <parameter name="size" value="36Gibit" />
      </parameters>
    </component>
    <component name="board_leds" display_name="LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>8 onboard LEDs. This component MUST be used with the Opal Kelly LEDs IP that is provided through our downloads page at https://pins.opalkelly.com/downloads. Add IPs to the project through Settings->IP->Repository</description>
    </component>
    <component name="si5338_config" display_name="Si5338 Configuration Interface" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5334" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>I2C interface to configure the Si5338 programmable oscillator.</description>
    </component>
    <component name="si5338_clk0_gt_100mhz" display_name="Si5338 CLK0 Default (XCVR RefClk0-B127 - 100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5334" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>CLK0 on the Si5338B programmable oscillator. Factory programmed to output 100MHz by default. Connected to MGTREFCLK0 on transceiver bank 127.</description>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>
    <component name="si5338_clk1_gt_100mhz" display_name="Si5338 CLK1 Default (XCVR RefClk0-B225 - 100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5334" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>CLK0 on the Si5338B programmable oscillator. Factory programmed to output 100MHz by default. Connected to MGTREFCLK0 on transceiver bank 225.</description>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>
    <component name="si5338_clk2_ddr4_152mhz" display_name="Si5338 CLK2 Default (DDR4 - 152.3MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5334" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>CLK2 on the Si5338B programmable oscillator. Factory programmed to output 152.3MHz by default. This reference frequency is used to realize the max supported memory speed of DDR4-2133.</description>
      <component_modes>
        <component_mode name="refclk_ddr4" display_name="DDR4">
          <interfaces>
            <interface name="si5338_clk2_ddr4_152mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="frequency" value="152300000" />
      </parameters>
    </component>
    <component name="si5338_clk3_fabric_200mhz" display_name="Si5338 CLK3 Default (Fabric - 200MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5334" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>CLK3 on the Si5338B programmable oscillator. Factory programmed to output 200MHz by default.</description>
      <parameters>
        <parameter name="frequency" value="200000000" />
      </parameters>
    </component>
    <component name="frontpanel" display_name="FrontPanel" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>This component MUST be used with the Opal Kelly FrontPanel Subsystem IP that is provided through our downloads page at https://pins.opalkelly.com/downloads. Add IPs to the project through Settings->IP->Repository</description>
      <component_modes>
        <component_mode name="frontpanel_config" display_name="FrontPanel Config">
          <interfaces>
            <interface name="host_interface" />
            <interface name="host_interface_s" optional="true" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="frontpanel" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
  </components>
  <connections>
    <connection name="part0_ddr4" component1="part0" component2="ddr4">
      <connection_map name="part0_ddr4_map" typical_delay="5" c1_st_index="0" c1_end_index="125" c2_st_index="0" c2_end_index="125" />
    </connection>
    <connection name="part0_board_leds" component1="part0" component2="board_leds">
      <connection_map name="part0_board_leds_map" typical_delay="5" c1_st_index="126" c1_end_index="133" c2_st_index="0" c2_end_index="7" />
    </connection>
    <connection name="part0_si5338_config" component1="part0" component2="si5338_config">
      <connection_map name="part0_si5338_config_map" typical_delay="5" c1_st_index="134" c1_end_index="135" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_si5338_clk0_gt_100mhz" component1="part0" component2="si5338_clk0_gt_100mhz">
      <connection_map name="part0_si5338_clk0_gt_100mhz_map" typical_delay="5" c1_st_index="136" c1_end_index="137" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_si5338_clk1_gt_100mhz" component1="part0" component2="si5338_clk1_gt_100mhz">
      <connection_map name="part0_si5338_clk1_gt_100mhz_map" typical_delay="5" c1_st_index="138" c1_end_index="139" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_si5338_clk2_ddr4_152mhz" component1="part0" component2="si5338_clk2_ddr4_152mhz">
      <connection_map name="part0_si5338_clk2_ddr4_152mhz_map" typical_delay="5" c1_st_index="140" c1_end_index="141" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_si5338_clk3_fabric_200mhz" component1="part0" component2="si5338_clk3_fabric_200mhz">
      <connection_map name="part0_si5338_clk3_fabric_200mhz_map" typical_delay="5" c1_st_index="142" c1_end_index="143" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_frontpanel" component1="part0" component2="frontpanel">
      <connection_map name="part0_frontpanel_primary_map" typical_delay="5" c1_st_index="144" c1_end_index="184" c2_st_index="0" c2_end_index="40" />
      <connection_map name="part0_frontpanel_secondary_map" typical_delay="5" c1_st_index="185" c1_end_index="225" c2_st_index="0" c2_end_index="40" />
    </connection>
  </connections>
</board>
