module decode_2_4(
input wire a1 ,//1st input
 input wire a2 ,//2nd input 
 input wire en ,//3rd input 
 output reg [3:0] b //Output
 );
always@(*)
case({a2,a1,en})
3'b000: b =4'b1110;
3'b010: b=4'b1101;
3'b100: b =4'b1011;
3'b110: b =4'b0111;

default: b =4'b1111; 
endcase
endmodule
