// Seed: 1796862749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14, id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output logic id_3
);
  assign id_3 = 1;
  initial begin
    id_3 <= 1;
  end
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6, id_6, id_6, id_6, id_6
  );
  wire id_7;
endmodule
