{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import PL\n",
    "from pprint import pprint"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pprint(PL.ip_dict)\n",
    "print(PL.timestamp)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from time import time\n",
    "\n",
    "start = time()\n",
    "ol2 = Overlay('base.bit')\n",
    "end = time()\n",
    "print('Time elapsed: {} sec.'.format(end-start))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from time import time\n",
    "\n",
    "ol2 = Overlay('base.bit', download=False)\n",
    "start = time()\n",
    "ol2.download()\n",
    "end = time()\n",
    "print('Time elapsed: {} sec.'.format(end-start))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pprint(PL.ip_dict)\n",
    "print(PL.timestamp)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "PL.interrupt_controllers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "PL.interrupt_pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "PL.gpio_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq.pl import TCL"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'audio_codec_ctrl_0': {'phys_addr': 1136656384,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:user:audio_codec_ctrl:1.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'audio_codec_ctrl_0'},\n",
       " 'trace_analyzer_pmodb/axi_dma_0': {'phys_addr': 2151809024,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'state': None,\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
       "    'index': 6,\n",
       "    'fullpath': 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut'}},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'trace_analyzer_pmodb/axi_dma_0'},\n",
       " 'trace_analyzer_pi/axi_dma_0': {'phys_addr': 2151874560,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'state': None,\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
       "    'index': 7,\n",
       "    'fullpath': 'trace_analyzer_pi/axi_dma_0/s2mm_introut'}},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'trace_analyzer_pi/axi_dma_0'},\n",
       " 'video/hdmi_out/frontend/axi_dynclk': {'phys_addr': 1136721920,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'digilentinc.com:ip:axi_dynclk:1.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_out/frontend/axi_dynclk'},\n",
       " 'video/hdmi_in/frontend/axi_gpio_hdmiin': {'phys_addr': 1092747264,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin'},\n",
       " 'video/axi_vdma': {'phys_addr': 1124073472,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_vdma:6.3',\n",
       "  'state': None,\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
       "    'index': 0,\n",
       "    'fullpath': 'video/axi_vdma/s2mm_introut'},\n",
       "   'mm2s_introut': {'controller': 'system_interrupts',\n",
       "    'index': 1,\n",
       "    'fullpath': 'video/axi_vdma/mm2s_introut'}},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/axi_vdma'},\n",
       " 'btns_gpio': {'phys_addr': 1092681728,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'state': None,\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 13,\n",
       "    'fullpath': 'btns_gpio/ip2intc_irpt'}},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'btns_gpio'},\n",
       " 'video/hdmi_in/color_convert': {'phys_addr': 1136984064,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:hls:color_convert:1.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_in/color_convert'},\n",
       " 'video/hdmi_out/color_convert': {'phys_addr': 1137049600,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:hls:color_convert:1.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_out/color_convert'},\n",
       " 'video/hdmi_out/frontend/hdmi_out_hpd_video': {'phys_addr': 1092812800,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video'},\n",
       " 'leds_gpio': {'phys_addr': 1092943872,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'state': None,\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 8,\n",
       "    'fullpath': 'leds_gpio/ip2intc_irpt'}},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'leds_gpio'},\n",
       " 'iop_pmoda/mb': {'phys_addr': 1073741824,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:microblaze:10.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_pmoda/mb'},\n",
       " 'iop_pmoda/mb_bram_ctrl': {'phys_addr': 1073741824,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_pmoda/mb_bram_ctrl'},\n",
       " 'iop_pmodb/mb': {'phys_addr': 1107296256,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:microblaze:10.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_pmodb/mb'},\n",
       " 'iop_pmodb/mb_bram_ctrl': {'phys_addr': 1107296256,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_pmodb/mb_bram_ctrl'},\n",
       " 'iop_arduino/mb': {'phys_addr': 1140850688,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:microblaze:10.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_arduino/mb'},\n",
       " 'iop_arduino/mb_bram_ctrl': {'phys_addr': 1140850688,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_arduino/mb_bram_ctrl'},\n",
       " 'iop_rpi/mb': {'phys_addr': 1174405120,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:microblaze:10.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_rpi/mb'},\n",
       " 'iop_rpi/mb_bram_ctrl': {'phys_addr': 1174405120,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'iop_rpi/mb_bram_ctrl'},\n",
       " 'video/hdmi_in/pixel_pack': {'phys_addr': 1136918528,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:hls:pixel_pack:1.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_in/pixel_pack'},\n",
       " 'video/hdmi_out/pixel_unpack': {'phys_addr': 1137115136,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:hls:pixel_unpack:1.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_out/pixel_unpack'},\n",
       " 'rgbleds_gpio': {'phys_addr': 1092878336,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'rgbleds_gpio'},\n",
       " 'switches_gpio': {'phys_addr': 1092616192,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'state': None,\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 14,\n",
       "    'fullpath': 'switches_gpio/ip2intc_irpt'}},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'switches_gpio'},\n",
       " 'system_interrupts': {'phys_addr': 1098907648,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:axi_intc:4.1',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'system_interrupts'},\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0': {'phys_addr': 2210529280,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:hls:trace_cntrl_32:1.4',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'trace_analyzer_pmodb/trace_cntrl_32_0'},\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0': {'phys_addr': 2210463744,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:hls:trace_cntrl_64:1.4',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'trace_analyzer_pi/trace_cntrl_64_0'},\n",
       " 'video/hdmi_in/frontend/vtc_in': {'phys_addr': 1136852992,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:v_tc:6.1',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_in/frontend/vtc_in'},\n",
       " 'video/hdmi_out/frontend/vtc_out': {'phys_addr': 1136787456,\n",
       "  'addr_range': 65536,\n",
       "  'type': 'xilinx.com:ip:v_tc:6.1',\n",
       "  'state': None,\n",
       "  'interrupts': {},\n",
       "  'gpio': {},\n",
       "  'fullpath': 'video/hdmi_out/frontend/vtc_out'}}"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parser = TCL('/home/xilinx/pynq/overlays/base/base.tcl')\n",
    "parser.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'frontend_1/axi_dynclk/REF_CLK_I',\n",
       "  'frontend_1/axi_dynclk/s00_axi_aclk',\n",
       "  'frontend_1/clk_100M',\n",
       "  'frontend_1/hdmi_out_hpd_video/s_axi_aclk',\n",
       "  'frontend_1/vtc_out/s_axi_aclk'},\n",
       " {'frontend_1/axi_dynclk/s00_axi_aresetn',\n",
       "  'frontend_1/hdmi_out_hpd_video/s_axi_aresetn',\n",
       "  'frontend_1/periph_resetn_clk100M',\n",
       "  'frontend_1/vtc_out/s_axi_aresetn'},\n",
       " {'frontend_1/clk_142M', 'frontend_1/v_axi4s_vid_out_0/aclk'},\n",
       " {'frontend_1/axi_dynclk/LOCKED_O', 'frontend_1/rgb2dvi_0/aRst_n'},\n",
       " {'frontend_1/axi_dynclk/PXL_CLK_5X_O', 'frontend_1/rgb2dvi_0/SerialClk'},\n",
       " {'frontend_1/axi_dynclk/PXL_CLK_O',\n",
       "  'frontend_1/rgb2dvi_0/PixelClk',\n",
       "  'frontend_1/v_axi4s_vid_out_0/vid_io_out_clk',\n",
       "  'frontend_1/vtc_out/clk'},\n",
       " {'frontend_1/hdmi_out_hpd', 'frontend_1/hdmi_out_hpd_video/gpio_io_o'},\n",
       " {'frontend_1/hdmi_out_hpd_irq', 'frontend_1/hdmi_out_hpd_video/ip2intc_irpt'},\n",
       " {'frontend_1/vtc_out/irq', 'frontend_1/vtc_out_irq'},\n",
       " {'frontend/axi_gpio_hdmiin/s_axi_aclk',\n",
       "  'frontend/clk_100M',\n",
       "  'frontend/vtc_in/s_axi_aclk'},\n",
       " {'frontend/axi_gpio_hdmiin/s_axi_aresetn',\n",
       "  'frontend/dvi2rgb_0/aRst_n',\n",
       "  'frontend/periph_resetn_clk100M',\n",
       "  'frontend/vtc_in/s_axi_aresetn'},\n",
       " {'frontend/clk_200M', 'frontend/dvi2rgb_0/RefClk'},\n",
       " {'frontend/clk_142M', 'frontend/v_vid_in_axi4s_0/aclk'},\n",
       " {'frontend/axi_gpio_hdmiin/gpio_io_o', 'frontend/hdmi_in_hpd'},\n",
       " {'frontend/axi_gpio_hdmiin/ip2intc_irpt', 'frontend/hdmi_in_hpd_irq'},\n",
       " {'frontend/PixelClk',\n",
       "  'frontend/dvi2rgb_0/PixelClk',\n",
       "  'frontend/v_vid_in_axi4s_0/vid_io_in_clk',\n",
       "  'frontend/vtc_in/clk'},\n",
       " {'frontend/aPixelClkLckd',\n",
       "  'frontend/axi_gpio_hdmiin/gpio2_io_i',\n",
       "  'frontend/dvi2rgb_0/aPixelClkLckd'},\n",
       " {'frontend/resetn', 'frontend/vtc_in/resetn'},\n",
       " {'frontend/vtc_in/irq', 'frontend/vtc_in_irq'},\n",
       " {'frontend/v_vid_in_axi4s_0/vid_io_in_reset', 'frontend/vid_io_in_reset'},\n",
       " {'rpi_t_reorder_7_0/Din',\n",
       "  'rpi_t_reorder_7_0/rpi_1_0/Din',\n",
       "  'rpi_t_reorder_7_0/rpi_3_2/Din',\n",
       "  'rpi_t_reorder_7_0/rpi_5_4/Din',\n",
       "  'rpi_t_reorder_7_0/rpi_7_6/Din'},\n",
       " {'rpi_t_reorder_7_0/dout', 'rpi_t_reorder_7_0/rpi2pmoda/dout'},\n",
       " {'rpi_t_reorder_7_0/rpi2pmoda/In1', 'rpi_t_reorder_7_0/rpi_1_0/Dout'},\n",
       " {'rpi_t_reorder_7_0/rpi2pmoda/In3', 'rpi_t_reorder_7_0/rpi_3_2/Dout'},\n",
       " {'rpi_t_reorder_7_0/rpi2pmoda/In0', 'rpi_t_reorder_7_0/rpi_5_4/Dout'},\n",
       " {'rpi_t_reorder_7_0/rpi2pmoda/In2', 'rpi_t_reorder_7_0/rpi_7_6/Dout'},\n",
       " {'rpi_o_reorder_7_0/Din',\n",
       "  'rpi_o_reorder_7_0/rpi_1_0/Din',\n",
       "  'rpi_o_reorder_7_0/rpi_3_2/Din',\n",
       "  'rpi_o_reorder_7_0/rpi_5_4/Din',\n",
       "  'rpi_o_reorder_7_0/rpi_7_6/Din'},\n",
       " {'rpi_o_reorder_7_0/dout', 'rpi_o_reorder_7_0/rpi2pmoda/dout'},\n",
       " {'rpi_o_reorder_7_0/rpi2pmoda/In1', 'rpi_o_reorder_7_0/rpi_1_0/Dout'},\n",
       " {'rpi_o_reorder_7_0/rpi2pmoda/In3', 'rpi_o_reorder_7_0/rpi_3_2/Dout'},\n",
       " {'rpi_o_reorder_7_0/rpi2pmoda/In0', 'rpi_o_reorder_7_0/rpi_5_4/Dout'},\n",
       " {'rpi_o_reorder_7_0/rpi2pmoda/In2', 'rpi_o_reorder_7_0/rpi_7_6/Dout'},\n",
       " {'rpi_i_reorder_7_0/Din',\n",
       "  'rpi_i_reorder_7_0/pmoda_rpi_1_0/Din',\n",
       "  'rpi_i_reorder_7_0/pmoda_rpi_3_2/Din',\n",
       "  'rpi_i_reorder_7_0/pmoda_rpi_5_4/Din',\n",
       "  'rpi_i_reorder_7_0/pmoda_rpi_7_6/Din'},\n",
       " {'rpi_i_reorder_7_0/dout', 'rpi_i_reorder_7_0/rpi2pmoda/dout'},\n",
       " {'rpi_i_reorder_7_0/pmoda_rpi_7_6/Dout', 'rpi_i_reorder_7_0/rpi2pmoda/In1'},\n",
       " {'rpi_i_reorder_7_0/pmoda_rpi_5_4/Dout', 'rpi_i_reorder_7_0/rpi2pmoda/In3'},\n",
       " {'rpi_i_reorder_7_0/pmoda_rpi_3_2/Dout', 'rpi_i_reorder_7_0/rpi2pmoda/In0'},\n",
       " {'rpi_i_reorder_7_0/pmoda_rpi_1_0/Dout', 'rpi_i_reorder_7_0/rpi2pmoda/In2'},\n",
       " {'hdmi_out/clk_100M', 'hdmi_out/frontend/clk_100M'},\n",
       " {'hdmi_out/frontend/periph_resetn_clk100M', 'hdmi_out/periph_resetn_clk100M'},\n",
       " {'hdmi_out/axis_register_slice_0/aclk',\n",
       "  'hdmi_out/clk_142M',\n",
       "  'hdmi_out/color_convert/ap_clk',\n",
       "  'hdmi_out/color_convert/control',\n",
       "  'hdmi_out/frontend/clk_142M',\n",
       "  'hdmi_out/pixel_unpack/ap_clk',\n",
       "  'hdmi_out/pixel_unpack/control'},\n",
       " {'hdmi_out/frontend/hdmi_out_hpd', 'hdmi_out/hdmi_out_hpd'},\n",
       " {'hdmi_out/frontend/hdmi_out_hpd_irq', 'hdmi_out/hdmi_out_hpd_irq'},\n",
       " {'hdmi_out/axis_register_slice_0/aresetn',\n",
       "  'hdmi_out/color_convert/ap_rst_n',\n",
       "  'hdmi_out/color_convert/ap_rst_n_control',\n",
       "  'hdmi_out/periph_resetn_clk142M',\n",
       "  'hdmi_out/pixel_unpack/ap_rst_n',\n",
       "  'hdmi_out/pixel_unpack/ap_rst_n_control'},\n",
       " {'hdmi_out/frontend/vtc_out_irq', 'hdmi_out/vtc_out_irq'},\n",
       " {'hdmi_in/clk_100M', 'hdmi_in/frontend/clk_100M'},\n",
       " {'hdmi_in/clk_200M', 'hdmi_in/frontend/clk_200M'},\n",
       " {'hdmi_in/axis_register_slice_0/aclk',\n",
       "  'hdmi_in/clk_142M',\n",
       "  'hdmi_in/color_convert/ap_clk',\n",
       "  'hdmi_in/color_convert/control',\n",
       "  'hdmi_in/frontend/clk_142M',\n",
       "  'hdmi_in/pixel_pack/ap_clk',\n",
       "  'hdmi_in/pixel_pack/control'},\n",
       " {'hdmi_in/frontend/hdmi_in_hpd', 'hdmi_in/hdmi_in_hpd'},\n",
       " {'hdmi_in/frontend/hdmi_in_hpd_irq', 'hdmi_in/hdmi_in_hpd_irq'},\n",
       " {'hdmi_in/PixelClk', 'hdmi_in/frontend/PixelClk'},\n",
       " {'hdmi_in/aPixelClkLckd', 'hdmi_in/frontend/aPixelClkLckd'},\n",
       " {'hdmi_in/frontend/periph_resetn_clk100M', 'hdmi_in/periph_resetn_clk100M'},\n",
       " {'hdmi_in/frontend/resetn', 'hdmi_in/resetn'},\n",
       " {'hdmi_in/axis_register_slice_0/aresetn',\n",
       "  'hdmi_in/color_convert/ap_rst_n',\n",
       "  'hdmi_in/color_convert/ap_rst_n_control',\n",
       "  'hdmi_in/periph_resetn_clk142M',\n",
       "  'hdmi_in/pixel_pack/ap_rst_n',\n",
       "  'hdmi_in/pixel_pack/ap_rst_n_control'},\n",
       " {'hdmi_in/frontend/vtc_in_irq', 'hdmi_in/vtc_in_irq'},\n",
       " {'hdmi_in/frontend/vid_io_in_reset', 'hdmi_in/vid_io_in_reset'},\n",
       " {'timers_subsystem_1/mb4_timers_interrupt/In0',\n",
       "  'timers_subsystem_1/timer_0/interrupt'},\n",
       " {'timers_subsystem_1/mb4_timer_pwm/In0', 'timers_subsystem_1/timer_0/pwm0'},\n",
       " {'timers_subsystem_1/mb4_timers_interrupt/In1',\n",
       "  'timers_subsystem_1/timer_1/interrupt'},\n",
       " {'timers_subsystem_1/mb4_timer_pwm/In1', 'timers_subsystem_1/timer_1/pwm0'},\n",
       " {'timers_subsystem_1/mb4_timer_pwm/dout', 'timers_subsystem_1/pwm_o'},\n",
       " {'timers_subsystem_1/mb4_timers_interrupt/dout',\n",
       "  'timers_subsystem_1/timers_interrupt'},\n",
       " {'timers_subsystem_1/s_axi_aclk',\n",
       "  'timers_subsystem_1/timer_0/s_axi_aclk',\n",
       "  'timers_subsystem_1/timer_1/s_axi_aclk'},\n",
       " {'timers_subsystem_1/s_axi_aresetn',\n",
       "  'timers_subsystem_1/timer_0/s_axi_aresetn'},\n",
       " {'timers_subsystem_1/s_axi_aresetn1',\n",
       "  'timers_subsystem_1/timer_1/s_axi_aresetn'},\n",
       " {'spi_subsystem_1/ip2intc_spi_0_irpt', 'spi_subsystem_1/spi_0/ip2intc_irpt'},\n",
       " {'spi_subsystem_1/ip2intc_spi_1_irpt', 'spi_subsystem_1/spi_1/ip2intc_irpt'},\n",
       " {'spi_subsystem_1/s_axi_aclk',\n",
       "  'spi_subsystem_1/spi_0/ext_spi_clk',\n",
       "  'spi_subsystem_1/spi_0/s_axi_aclk',\n",
       "  'spi_subsystem_1/spi_1/ext_spi_clk',\n",
       "  'spi_subsystem_1/spi_1/s_axi_aclk'},\n",
       " {'spi_subsystem_1/s_axi_aresetn', 'spi_subsystem_1/spi_0/s_axi_aresetn'},\n",
       " {'spi_subsystem_1/s_axi_aresetn1', 'spi_subsystem_1/spi_1/s_axi_aresetn'},\n",
       " {'lmb_3/SYS_Rst',\n",
       "  'lmb_3/dlmb_v10/SYS_Rst',\n",
       "  'lmb_3/ilmb_v10/SYS_Rst',\n",
       "  'lmb_3/lmb_bram_if_cntlr/LMB_Rst'},\n",
       " {'lmb_3/LMB_Clk',\n",
       "  'lmb_3/dlmb_v10/LMB_Clk',\n",
       "  'lmb_3/ilmb_v10/LMB_Clk',\n",
       "  'lmb_3/lmb_bram_if_cntlr/LMB_Clk'},\n",
       " {'iic_subsystem/iic2intc_0_irpt', 'iic_subsystem/iic_0/iic2intc_irpt'},\n",
       " {'iic_subsystem/iic2intc_1_irpt', 'iic_subsystem/iic_1/iic2intc_irpt'},\n",
       " {'iic_subsystem/iic_0/s_axi_aclk',\n",
       "  'iic_subsystem/iic_1/s_axi_aclk',\n",
       "  'iic_subsystem/s_axi_aclk'},\n",
       " {'iic_subsystem/iic_0/s_axi_aresetn', 'iic_subsystem/s_axi_aresetn1'},\n",
       " {'iic_subsystem/iic_1/s_axi_aresetn', 'iic_subsystem/s_axi_aresetn'},\n",
       " {'lmb_2/SYS_Rst',\n",
       "  'lmb_2/dlmb_v10/SYS_Rst',\n",
       "  'lmb_2/ilmb_v10/SYS_Rst',\n",
       "  'lmb_2/lmb_bram_if_cntlr/LMB_Rst'},\n",
       " {'lmb_2/LMB_Clk',\n",
       "  'lmb_2/dlmb_v10/LMB_Clk',\n",
       "  'lmb_2/ilmb_v10/LMB_Clk',\n",
       "  'lmb_2/lmb_bram_if_cntlr/LMB_Clk'},\n",
       " {'lmb_1/SYS_Rst',\n",
       "  'lmb_1/dlmb_v10/SYS_Rst',\n",
       "  'lmb_1/ilmb_v10/SYS_Rst',\n",
       "  'lmb_1/lmb_bram_if_cntlr/LMB_Rst'},\n",
       " {'lmb_1/LMB_Clk',\n",
       "  'lmb_1/dlmb_v10/LMB_Clk',\n",
       "  'lmb_1/ilmb_v10/LMB_Clk',\n",
       "  'lmb_1/lmb_bram_if_cntlr/LMB_Clk'},\n",
       " {'timers_subsystem/capture_i',\n",
       "  'timers_subsystem/mb3_timer_capture_0/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_1/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_2/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_3/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_4/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_5/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_6/Din',\n",
       "  'timers_subsystem/mb3_timer_capture_7/Din'},\n",
       " {'timers_subsystem/mb3_timer_generate/In0',\n",
       "  'timers_subsystem/timer_0/generateout0'},\n",
       " {'timers_subsystem/mb3_timers_interrupt/In0',\n",
       "  'timers_subsystem/timer_0/interrupt'},\n",
       " {'timers_subsystem/mb3_timer_pwm/In0', 'timers_subsystem/timer_0/pwm0'},\n",
       " {'timers_subsystem/mb3_timer_generate/In1',\n",
       "  'timers_subsystem/timer_1/generateout0'},\n",
       " {'timers_subsystem/mb3_timers_interrupt/In1',\n",
       "  'timers_subsystem/timer_1/interrupt'},\n",
       " {'timers_subsystem/mb3_timer_pwm/In1', 'timers_subsystem/timer_1/pwm0'},\n",
       " {'timers_subsystem/mb3_timer_generate/In2',\n",
       "  'timers_subsystem/timer_2/generateout0'},\n",
       " {'timers_subsystem/mb3_timers_interrupt/In2',\n",
       "  'timers_subsystem/timer_2/interrupt'},\n",
       " {'timers_subsystem/mb3_timer_pwm/In2', 'timers_subsystem/timer_2/pwm0'},\n",
       " {'timers_subsystem/mb3_timer_generate/In3',\n",
       "  'timers_subsystem/timer_3/generateout0'},\n",
       " {'timers_subsystem/mb3_timers_interrupt/In3',\n",
       "  'timers_subsystem/timer_3/interrupt'},\n",
       " {'timers_subsystem/mb3_timer_pwm/In3', 'timers_subsystem/timer_3/pwm0'},\n",
       " {'timers_subsystem/mb3_timer_generate/In4',\n",
       "  'timers_subsystem/timer_4/generateout0'},\n",
       " {'timers_subsystem/mb3_timers_interrupt/In4',\n",
       "  'timers_subsystem/timer_4/interrupt'},\n",
       " {'timers_subsystem/mb3_timer_pwm/In4', 'timers_subsystem/timer_4/pwm0'},\n",
       " {'timers_subsystem/mb3_timer_generate/In5',\n",
       "  'timers_subsystem/timer_5/generateout0'},\n",
       " {'timers_subsystem/mb3_timers_interrupt/In5',\n",
       "  'timers_subsystem/timer_5/interrupt'},\n",
       " {'timers_subsystem/mb3_timer_pwm/In5', 'timers_subsystem/timer_5/pwm0'},\n",
       " {'timers_subsystem/mb3_timer_capture_0/Dout',\n",
       "  'timers_subsystem/timer_0/capturetrig0'},\n",
       " {'timers_subsystem/mb3_timer_capture_1/Dout',\n",
       "  'timers_subsystem/timer_1/capturetrig0'},\n",
       " {'timers_subsystem/mb3_timer_capture_2/Dout',\n",
       "  'timers_subsystem/timer_2/capturetrig0'},\n",
       " {'timers_subsystem/mb3_timer_capture_3/Dout',\n",
       "  'timers_subsystem/timer_3/capturetrig0'},\n",
       " {'timers_subsystem/mb3_timer_capture_4/Dout',\n",
       "  'timers_subsystem/timer_4/capturetrig0'},\n",
       " {'timers_subsystem/mb3_timer_capture_5/Dout',\n",
       "  'timers_subsystem/timer_5/capturetrig0'},\n",
       " {'timers_subsystem/mb3_timer_capture_6/Dout',\n",
       "  'timers_subsystem/timer_1/capturetrig1'},\n",
       " {'timers_subsystem/mb3_timer_capture_7/Dout',\n",
       "  'timers_subsystem/timer_2/capturetrig1'},\n",
       " {'timers_subsystem/generate_o', 'timers_subsystem/mb3_timer_generate/dout'},\n",
       " {'timers_subsystem/mb3_timer_pwm/dout', 'timers_subsystem/pwm_o'},\n",
       " {'timers_subsystem/mb3_timer_interrupts',\n",
       "  'timers_subsystem/mb3_timers_interrupt/dout'},\n",
       " {'timers_subsystem/s_axi_aclk',\n",
       "  'timers_subsystem/timer_0/s_axi_aclk',\n",
       "  'timers_subsystem/timer_1/s_axi_aclk',\n",
       "  'timers_subsystem/timer_2/s_axi_aclk',\n",
       "  'timers_subsystem/timer_3/s_axi_aclk',\n",
       "  'timers_subsystem/timer_4/s_axi_aclk',\n",
       "  'timers_subsystem/timer_5/s_axi_aclk'},\n",
       " {'timers_subsystem/s_axi_aresetn', 'timers_subsystem/timer_0/s_axi_aresetn'},\n",
       " {'timers_subsystem/s_axi_aresetn1',\n",
       "  'timers_subsystem/timer_1/s_axi_aresetn',\n",
       "  'timers_subsystem/timer_2/s_axi_aresetn',\n",
       "  'timers_subsystem/timer_3/s_axi_aresetn',\n",
       "  'timers_subsystem/timer_4/s_axi_aresetn',\n",
       "  'timers_subsystem/timer_5/s_axi_aresetn'},\n",
       " {'timers_subsystem/mb3_timer_generate/In6',\n",
       "  'timers_subsystem/timer_1/generateout1'},\n",
       " {'timers_subsystem/mb3_timer_generate/In7',\n",
       "  'timers_subsystem/timer_2/generateout1'},\n",
       " {'spi_subsystem/ip2intc_irpt', 'spi_subsystem/spi_direct/ip2intc_irpt'},\n",
       " {'spi_subsystem/ip2intc_irpt1', 'spi_subsystem/spi_shared/ip2intc_irpt'},\n",
       " {'spi_subsystem/s_axi_aclk',\n",
       "  'spi_subsystem/spi_direct/ext_spi_clk',\n",
       "  'spi_subsystem/spi_direct/s_axi_aclk',\n",
       "  'spi_subsystem/spi_shared/ext_spi_clk',\n",
       "  'spi_subsystem/spi_shared/s_axi_aclk'},\n",
       " {'spi_subsystem/s_axi_aresetn', 'spi_subsystem/spi_direct/s_axi_aresetn'},\n",
       " {'spi_subsystem/s_axi_aresetn1', 'spi_subsystem/spi_shared/s_axi_aresetn'},\n",
       " {'lmb/SYS_Rst',\n",
       "  'lmb/dlmb_v10/SYS_Rst',\n",
       "  'lmb/ilmb_v10/SYS_Rst',\n",
       "  'lmb/lmb_bram_if_cntlr/LMB_Rst'},\n",
       " {'lmb/LMB_Clk',\n",
       "  'lmb/dlmb_v10/LMB_Clk',\n",
       "  'lmb/ilmb_v10/LMB_Clk',\n",
       "  'lmb/lmb_bram_if_cntlr/LMB_Clk'},\n",
       " {'wire_distribution_network/collector_pmoda_rpi/wire_i_i',\n",
       "  'wire_distribution_network/distributor_pmoda/wire_o_i',\n",
       "  'wire_distribution_network/rpi_i_reorder_7_0/Din'},\n",
       " {'wire_distribution_network/collector_rpi_27_8/wire_i_i',\n",
       "  'wire_distribution_network/rpi_i_27_0/In1'},\n",
       " {'wire_distribution_network/distributor_pmoda/wire_o_o',\n",
       "  'wire_distribution_network/pmoda_rpi_o_sel/a'},\n",
       " {'wire_distribution_network/distributor_pmoda/wire_o_t',\n",
       "  'wire_distribution_network/pmoda_rpi_t_sel/a'},\n",
       " {'pmoda_rp_pin_sel/Dout',\n",
       "  'wire_distribution_network/pmoda_rpi_o_sel/sel',\n",
       "  'wire_distribution_network/pmoda_rpi_t_sel/sel',\n",
       "  'wire_distribution_network/sel'},\n",
       " {'wire_distribution_network/collector_pmoda_rpi/wire_i_o',\n",
       "  'wire_distribution_network/pmoda_rpi_o_sel/y'},\n",
       " {'wire_distribution_network/collector_pmoda_rpi/wire_i_t',\n",
       "  'wire_distribution_network/pmoda_rpi_t_sel/y'},\n",
       " {'concat_rp/In0',\n",
       "  'wire_distribution_network/distributor_rpi/wire_o_i',\n",
       "  'wire_distribution_network/rpi_gpio_i',\n",
       "  'wire_distribution_network/rpi_i_27_0/dout'},\n",
       " {'wire_distribution_network/rpi_i_27_0/In0',\n",
       "  'wire_distribution_network/rpi_i_reorder_7_0/dout'},\n",
       " {'wire_distribution_network/collector_rpi_27_8/wire_i_o',\n",
       "  'wire_distribution_network/rpi_o_27_8/Dout'},\n",
       " {'wire_distribution_network/pmoda_rpi_o_sel/b',\n",
       "  'wire_distribution_network/rpi_o_reorder_7_0/dout'},\n",
       " {'wire_distribution_network/collector_rpi_27_8/wire_i_t',\n",
       "  'wire_distribution_network/rpi_t_27_8/Dout'},\n",
       " {'wire_distribution_network/pmoda_rpi_t_sel/b',\n",
       "  'wire_distribution_network/rpi_t_reorder_7_0/dout'},\n",
       " {'wire_distribution_network/distributor_rpi/wire_o_o',\n",
       "  'wire_distribution_network/rpi_o_27_8/Din',\n",
       "  'wire_distribution_network/rpi_o_reorder_7_0/Din'},\n",
       " {'concat_rp/In1',\n",
       "  'wire_distribution_network/distributor_rpi/wire_o_t',\n",
       "  'wire_distribution_network/rpi_gpio_t',\n",
       "  'wire_distribution_network/rpi_t_27_8/Din',\n",
       "  'wire_distribution_network/rpi_t_reorder_7_0/Din'},\n",
       " {'axi_interconnect_0/ARESETN',\n",
       "  'ps7_0_axi_periph/ARESETN',\n",
       "  'ps7_0_axi_periph1/ARESETN',\n",
       "  'rst_ps7_0_fclk0/interconnect_aresetn',\n",
       "  'video/axi_interconnect_0/ARESETN',\n",
       "  'video/ic_resetn_clk100M'},\n",
       " {'video/axi_interconnect_0/ACLK',\n",
       "  'video/axi_interconnect_0/M00_ACLK',\n",
       "  'video/axi_interconnect_0/M03_ACLK',\n",
       "  'video/axi_interconnect_0/M04_ACLK',\n",
       "  'video/axi_interconnect_0/M05_ACLK',\n",
       "  'video/axi_interconnect_0/M08_ACLK',\n",
       "  'video/axi_interconnect_0/M09_ACLK',\n",
       "  'video/axi_interconnect_0/S00_ACLK',\n",
       "  'video/axi_vdma/s_axi_lite_aclk',\n",
       "  'video/clk_100M',\n",
       "  'video/hdmi_in/clk_100M',\n",
       "  'video/hdmi_out/clk_100M'},\n",
       " {'video/axi_interconnect_0/M00_ARESETN',\n",
       "  'video/axi_interconnect_0/M03_ARESETN',\n",
       "  'video/axi_interconnect_0/M04_ARESETN',\n",
       "  'video/axi_interconnect_0/M05_ARESETN',\n",
       "  'video/axi_interconnect_0/M08_ARESETN',\n",
       "  'video/axi_interconnect_0/M09_ARESETN',\n",
       "  'video/axi_interconnect_0/S00_ARESETN',\n",
       "  'video/axi_vdma/axi_resetn',\n",
       "  'video/hdmi_in/periph_resetn_clk100M',\n",
       "  'video/hdmi_out/periph_resetn_clk100M',\n",
       "  'video/periph_resetn_clk100M'},\n",
       " {'ps7_0/FCLK_CLK2', 'video/clk_200M', 'video/hdmi_in/clk_200M'},\n",
       " {'ps7_0/FCLK_CLK1',\n",
       "  'ps7_0/S_AXI_HP0_ACLK',\n",
       "  'rst_ps7_0_fclk1/slowest_sync_clk',\n",
       "  'video/axi_interconnect_0/M01_ACLK',\n",
       "  'video/axi_interconnect_0/M02_ACLK',\n",
       "  'video/axi_interconnect_0/M06_ACLK',\n",
       "  'video/axi_interconnect_0/M07_ACLK',\n",
       "  'video/axi_mem_intercon/ACLK',\n",
       "  'video/axi_mem_intercon/M00_ACLK',\n",
       "  'video/axi_mem_intercon/S00_ACLK',\n",
       "  'video/axi_mem_intercon/S01_ACLK',\n",
       "  'video/axi_vdma/m_axi_mm2s_aclk',\n",
       "  'video/axi_vdma/m_axi_s2mm_aclk',\n",
       "  'video/axi_vdma/m_axis_mm2s_aclk',\n",
       "  'video/axi_vdma/s_axis_s2mm_aclk',\n",
       "  'video/clk_142M',\n",
       "  'video/hdmi_in/clk_142M',\n",
       "  'video/hdmi_out/clk_142M'},\n",
       " {'video/hdmi_in/hdmi_in_hpd', 'video/hdmi_in_hpd'},\n",
       " {'video/hdmi_in/hdmi_in_hpd_irq', 'video/xlconcat_0/In4'},\n",
       " {'video/axi_vdma/mm2s_introut', 'video/xlconcat_0/In1'},\n",
       " {'video/axi_vdma/s2mm_introut', 'video/xlconcat_0/In0'},\n",
       " {'ps7_0/FCLK_RESET0_N',\n",
       "  'rst_ps7_0_fclk0/ext_reset_in',\n",
       "  'rst_ps7_0_fclk1/ext_reset_in',\n",
       "  'rst_ps7_0_fclk3/ext_reset_in',\n",
       "  'video/proc_sys_reset_pixelclk/ext_reset_in',\n",
       "  'video/system_resetn'},\n",
       " {'video/hdmi_in/PixelClk', 'video/proc_sys_reset_pixelclk/slowest_sync_clk'},\n",
       " {'video/hdmi_in/aPixelClkLckd', 'video/proc_sys_reset_pixelclk/aux_reset_in'},\n",
       " {'video/hdmi_out/hdmi_out_hpd', 'video/hdmi_out_hpd'},\n",
       " {'video/hdmi_out/hdmi_out_hpd_irq', 'video/xlconcat_0/In5'},\n",
       " {'rst_ps7_0_fclk1/interconnect_aresetn',\n",
       "  'video/axi_mem_intercon/ARESETN',\n",
       "  'video/ic_resetn_clk142M'},\n",
       " {'rst_ps7_0_fclk1/peripheral_aresetn',\n",
       "  'video/axi_interconnect_0/M01_ARESETN',\n",
       "  'video/axi_interconnect_0/M02_ARESETN',\n",
       "  'video/axi_interconnect_0/M06_ARESETN',\n",
       "  'video/axi_interconnect_0/M07_ARESETN',\n",
       "  'video/axi_mem_intercon/M00_ARESETN',\n",
       "  'video/axi_mem_intercon/S00_ARESETN',\n",
       "  'video/axi_mem_intercon/S01_ARESETN',\n",
       "  'video/hdmi_in/periph_resetn_clk142M',\n",
       "  'video/hdmi_out/periph_resetn_clk142M',\n",
       "  'video/periph_resetn_clk142M'},\n",
       " {'video/hdmi_out/vtc_out_irq', 'video/xlconcat_0/In2'},\n",
       " {'video/hdmi_in/vtc_in_irq', 'video/xlconcat_0/In3'},\n",
       " {'video/hdmi_in/vid_io_in_reset',\n",
       "  'video/proc_sys_reset_pixelclk/peripheral_reset'},\n",
       " {'video/hdmi_in/resetn', 'video/proc_sys_reset_pixelclk/peripheral_aresetn'},\n",
       " {'concat_interrupts/In0', 'video/video_irq', 'video/xlconcat_0/dout'},\n",
       " {'concat_pmodb/dout',\n",
       "  'trace_analyzer_pmodb/data',\n",
       "  'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TDATA'},\n",
       " {'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TVALID',\n",
       "  'trace_analyzer_pmodb/valid'},\n",
       " {'trace_analyzer_pmodb/constant_tkeep_tstrb/dout',\n",
       "  'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TKEEP',\n",
       "  'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TSTRB'},\n",
       " {'axi_mem_intercon/ACLK',\n",
       "  'axi_mem_intercon/M00_ACLK',\n",
       "  'axi_mem_intercon/S00_ACLK',\n",
       "  'axi_mem_intercon/S01_ACLK',\n",
       "  'ps7_0/FCLK_CLK3',\n",
       "  'ps7_0/M_AXI_GP1_ACLK',\n",
       "  'ps7_0/S_AXI_HP2_ACLK',\n",
       "  'ps7_0_axi_periph_1/ACLK',\n",
       "  'ps7_0_axi_periph_1/M00_ACLK',\n",
       "  'ps7_0_axi_periph_1/M01_ACLK',\n",
       "  'ps7_0_axi_periph_1/M02_ACLK',\n",
       "  'ps7_0_axi_periph_1/M03_ACLK',\n",
       "  'ps7_0_axi_periph_1/S00_ACLK',\n",
       "  'rst_ps7_0_fclk3/slowest_sync_clk',\n",
       "  'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_aclk',\n",
       "  'trace_analyzer_pi/axi_dma_0/s_axi_lite_aclk',\n",
       "  'trace_analyzer_pi/axis_data_fifo_0/s_axis_aclk',\n",
       "  'trace_analyzer_pi/s_axi_aclk',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/ap_clk',\n",
       "  'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_aclk',\n",
       "  'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_aclk',\n",
       "  'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aclk',\n",
       "  'trace_analyzer_pmodb/s_axi_aclk',\n",
       "  'trace_analyzer_pmodb/trace_cntrl_32_0/ap_clk'},\n",
       " {'axi_mem_intercon/M00_ARESETN',\n",
       "  'axi_mem_intercon/S00_ARESETN',\n",
       "  'axi_mem_intercon/S01_ARESETN',\n",
       "  'ps7_0_axi_periph_1/M00_ARESETN',\n",
       "  'ps7_0_axi_periph_1/M01_ARESETN',\n",
       "  'ps7_0_axi_periph_1/M02_ARESETN',\n",
       "  'ps7_0_axi_periph_1/M03_ARESETN',\n",
       "  'ps7_0_axi_periph_1/S00_ARESETN',\n",
       "  'rst_ps7_0_fclk3/peripheral_aresetn',\n",
       "  'trace_analyzer_pi/axi_dma_0/axi_resetn',\n",
       "  'trace_analyzer_pi/axis_data_fifo_0/s_axis_aresetn',\n",
       "  'trace_analyzer_pi/s_axi_aresetn',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/ap_rst_n',\n",
       "  'trace_analyzer_pmodb/axi_dma_0/axi_resetn',\n",
       "  'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aresetn',\n",
       "  'trace_analyzer_pmodb/s_axi_aresetn',\n",
       "  'trace_analyzer_pmodb/trace_cntrl_32_0/ap_rst_n'},\n",
       " {'concat_interrupts/In1',\n",
       "  'trace_analyzer_pmodb/axi_dma_0/s2mm_introut',\n",
       "  'trace_analyzer_pmodb/s2mm_introut'},\n",
       " {'concat_rp/dout',\n",
       "  'trace_analyzer_pi/data',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TDATA'},\n",
       " {'logic_1/dout',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TVALID',\n",
       "  'trace_analyzer_pi/valid',\n",
       "  'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TVALID',\n",
       "  'trace_analyzer_pmodb/valid'},\n",
       " {'trace_analyzer_pi/constant_tkeep_tstrb/dout',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TKEEP',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TSTRB'},\n",
       " {'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_aclk',\n",
       "  'trace_analyzer_pi/axi_dma_0/s_axi_lite_aclk',\n",
       "  'trace_analyzer_pi/axis_data_fifo_0/s_axis_aclk',\n",
       "  'trace_analyzer_pi/s_axi_aclk',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/ap_clk'},\n",
       " {'trace_analyzer_pi/axi_dma_0/axi_resetn',\n",
       "  'trace_analyzer_pi/axis_data_fifo_0/s_axis_aresetn',\n",
       "  'trace_analyzer_pi/s_axi_aresetn',\n",
       "  'trace_analyzer_pi/trace_cntrl_64_0/ap_rst_n'},\n",
       " {'concat_interrupts/In2',\n",
       "  'trace_analyzer_pi/axi_dma_0/s2mm_introut',\n",
       "  'trace_analyzer_pi/s2mm_introut'},\n",
       " {'iop_interrupts/In3', 'iop_rpi/dff_en_reset_vector_0/q', 'iop_rpi/intr_req'},\n",
       " {'iop_rpi/dff_en_reset_vector_0/d',\n",
       "  'iop_rpi/logic_1/dout',\n",
       "  'iop_rpi/rst_clk_wiz_1_100M/ext_reset_in'},\n",
       " {'iop_rpi/dff_en_reset_vector_0/reset',\n",
       "  'iop_rpi/intr_ack',\n",
       "  'mb_iop_rpi_intr_ack/Dout'},\n",
       " {'iop_rpi/dff_en_reset_vector_0/en', 'iop_rpi/intr/gpio_io_o'},\n",
       " {'iop_rpi/intc/intr', 'iop_rpi/intr_concat/dout'},\n",
       " {'iop_rpi/intr_concat/In5', 'iop_rpi/rpi_gpio/ip2intc_irpt'},\n",
       " {'iop_rpi/iic_subsystem/iic2intc_0_irpt', 'iop_rpi/intr_concat/In0'},\n",
       " {'iop_rpi/iic_subsystem/iic2intc_1_irpt', 'iop_rpi/intr_concat/In1'},\n",
       " {'iop_rpi/intr_concat/In2', 'iop_rpi/spi_subsystem/ip2intc_spi_0_irpt'},\n",
       " {'iop_rpi/intr_concat/In3', 'iop_rpi/spi_subsystem/ip2intc_spi_1_irpt'},\n",
       " {'iop_rpi/io_switch/pwm_o', 'iop_rpi/timers_subsystem/pwm_o'},\n",
       " {'iop_rpi/intr_concat/In4', 'iop_rpi/uartlite/interrupt'},\n",
       " {'iop_rpi/aux_reset_in',\n",
       "  'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "  'mb_iop_rpi_reset/Dout'},\n",
       " {'iop_rpi/mb_debug_sys_rst', 'iop_rpi/rst_clk_wiz_1_100M/mb_debug_sys_rst'},\n",
       " {'audio_codec_ctrl_0/s_axi_aclk',\n",
       "  'axi_interconnect_0/ACLK',\n",
       "  'axi_interconnect_0/M00_ACLK',\n",
       "  'axi_interconnect_0/S00_ACLK',\n",
       "  'axi_interconnect_0/S01_ACLK',\n",
       "  'axi_interconnect_0/S02_ACLK',\n",
       "  'axi_interconnect_0/S03_ACLK',\n",
       "  'btns_gpio/s_axi_aclk',\n",
       "  'clk_wiz_10MHz/clk_in1',\n",
       "  'iop_arduino/arduino_gpio/s_axi_aclk',\n",
       "  'iop_arduino/clk_100M',\n",
       "  'iop_arduino/dff_en_reset_vector_0/clk',\n",
       "  'iop_arduino/iic_direct/s_axi_aclk',\n",
       "  'iop_arduino/intc/s_axi_aclk',\n",
       "  'iop_arduino/intr/s_axi_aclk',\n",
       "  'iop_arduino/io_switch/s_axi_aclk',\n",
       "  'iop_arduino/lmb/LMB_Clk',\n",
       "  'iop_arduino/mb/Clk',\n",
       "  'iop_arduino/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_arduino/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M08_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M09_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M10_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M11_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M12_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M13_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M14_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M15_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M16_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_arduino/spi_subsystem/s_axi_aclk',\n",
       "  'iop_arduino/timers_subsystem/s_axi_aclk',\n",
       "  'iop_arduino/uartlite/s_axi_aclk',\n",
       "  'iop_arduino/xadc/s_axi_aclk',\n",
       "  'iop_pmoda/clk_100M',\n",
       "  'iop_pmoda/dff_en_reset_vector_0/clk',\n",
       "  'iop_pmoda/gpio/s_axi_aclk',\n",
       "  'iop_pmoda/iic/s_axi_aclk',\n",
       "  'iop_pmoda/intc/s_axi_aclk',\n",
       "  'iop_pmoda/intr/s_axi_aclk',\n",
       "  'iop_pmoda/io_switch/s_axi_aclk',\n",
       "  'iop_pmoda/lmb/LMB_Clk',\n",
       "  'iop_pmoda/mb/Clk',\n",
       "  'iop_pmoda/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_pmoda/spi/ext_spi_clk',\n",
       "  'iop_pmoda/spi/s_axi_aclk',\n",
       "  'iop_pmoda/timer/s_axi_aclk',\n",
       "  'iop_pmodb/clk_100M',\n",
       "  'iop_pmodb/dff_en_reset_vector_0/clk',\n",
       "  'iop_pmodb/gpio/s_axi_aclk',\n",
       "  'iop_pmodb/iic/s_axi_aclk',\n",
       "  'iop_pmodb/intc/s_axi_aclk',\n",
       "  'iop_pmodb/intr/s_axi_aclk',\n",
       "  'iop_pmodb/io_switch/s_axi_aclk',\n",
       "  'iop_pmodb/lmb/LMB_Clk',\n",
       "  'iop_pmodb/mb/Clk',\n",
       "  'iop_pmodb/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_pmodb/spi/ext_spi_clk',\n",
       "  'iop_pmodb/spi/s_axi_aclk',\n",
       "  'iop_pmodb/timer/s_axi_aclk',\n",
       "  'iop_rpi/clk_100M',\n",
       "  'iop_rpi/dff_en_reset_vector_0/clk',\n",
       "  'iop_rpi/iic_subsystem/s_axi_aclk',\n",
       "  'iop_rpi/intc/s_axi_aclk',\n",
       "  'iop_rpi/intr/s_axi_aclk',\n",
       "  'iop_rpi/io_switch/s_axi_aclk',\n",
       "  'iop_rpi/lmb/LMB_Clk',\n",
       "  'iop_rpi/mb/Clk',\n",
       "  'iop_rpi/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_rpi/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M08_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M09_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M10_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M11_ACLK',\n",
       "  'iop_rpi/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_rpi/rpi_gpio/s_axi_aclk',\n",
       "  'iop_rpi/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_rpi/spi_subsystem/s_axi_aclk',\n",
       "  'iop_rpi/timers_subsystem/s_axi_aclk',\n",
       "  'iop_rpi/uartlite/s_axi_aclk',\n",
       "  'leds_gpio/s_axi_aclk',\n",
       "  'ps7_0/FCLK_CLK0',\n",
       "  'ps7_0/M_AXI_GP0_ACLK',\n",
       "  'ps7_0/S_AXI_GP0_ACLK',\n",
       "  'ps7_0_axi_periph/ACLK',\n",
       "  'ps7_0_axi_periph/M00_ACLK',\n",
       "  'ps7_0_axi_periph/M01_ACLK',\n",
       "  'ps7_0_axi_periph/M02_ACLK',\n",
       "  'ps7_0_axi_periph/M03_ACLK',\n",
       "  'ps7_0_axi_periph/M04_ACLK',\n",
       "  'ps7_0_axi_periph/M05_ACLK',\n",
       "  'ps7_0_axi_periph/M06_ACLK',\n",
       "  'ps7_0_axi_periph/M07_ACLK',\n",
       "  'ps7_0_axi_periph/S00_ACLK',\n",
       "  'ps7_0_axi_periph1/ACLK',\n",
       "  'ps7_0_axi_periph1/M00_ACLK',\n",
       "  'ps7_0_axi_periph1/M01_ACLK',\n",
       "  'ps7_0_axi_periph1/M02_ACLK',\n",
       "  'ps7_0_axi_periph1/M03_ACLK',\n",
       "  'ps7_0_axi_periph1/S00_ACLK',\n",
       "  'rgbleds_gpio/s_axi_aclk',\n",
       "  'rst_ps7_0_fclk0/slowest_sync_clk',\n",
       "  'switches_gpio/s_axi_aclk',\n",
       "  'system_interrupts/s_axi_aclk',\n",
       "  'video/axi_interconnect_0/ACLK',\n",
       "  'video/axi_interconnect_0/M00_ACLK',\n",
       "  'video/axi_interconnect_0/M03_ACLK',\n",
       "  'video/axi_interconnect_0/M04_ACLK',\n",
       "  'video/axi_interconnect_0/M05_ACLK',\n",
       "  'video/axi_interconnect_0/M08_ACLK',\n",
       "  'video/axi_interconnect_0/M09_ACLK',\n",
       "  'video/axi_interconnect_0/S00_ACLK',\n",
       "  'video/axi_vdma/s_axi_lite_aclk',\n",
       "  'video/clk_100M',\n",
       "  'video/hdmi_in/clk_100M',\n",
       "  'video/hdmi_out/clk_100M'},\n",
       " {'iop_rpi/lmb/SYS_Rst', 'iop_rpi/rst_clk_wiz_1_100M/bus_struct_reset'},\n",
       " {'iop_rpi/microblaze_0_axi_periph/ARESETN',\n",
       "  'iop_rpi/rst_clk_wiz_1_100M/interconnect_aresetn'},\n",
       " {'iop_rpi/mb/Reset', 'iop_rpi/rst_clk_wiz_1_100M/mb_reset'},\n",
       " {'axi_interconnect_0/S03_ARESETN',\n",
       "  'iop_rpi/iic_subsystem/s_axi_aresetn1',\n",
       "  'iop_rpi/intc/s_axi_aresetn',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M00_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M01_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M02_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M03_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M04_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M05_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M06_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M07_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M08_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M09_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M10_ARESETN',\n",
       "  'iop_rpi/microblaze_0_axi_periph/S00_ARESETN',\n",
       "  'iop_rpi/peripheral_aresetn',\n",
       "  'iop_rpi/rpi_gpio/s_axi_aresetn',\n",
       "  'iop_rpi/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
       "  'iop_rpi/spi_subsystem/s_axi_aresetn',\n",
       "  'iop_rpi/timers_subsystem/s_axi_aresetn'},\n",
       " {'audio_codec_ctrl_0/s_axi_aresetn',\n",
       "  'axi_interconnect_0/M00_ARESETN',\n",
       "  'btns_gpio/s_axi_aresetn',\n",
       "  'clk_wiz_10MHz/resetn',\n",
       "  'iop_arduino/intr/s_axi_aresetn',\n",
       "  'iop_arduino/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M08_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M09_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M14_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M16_ARESETN',\n",
       "  'iop_arduino/s_axi_aresetn',\n",
       "  'iop_arduino/spi_subsystem/s_axi_aresetn1',\n",
       "  'iop_arduino/timers_subsystem/s_axi_aresetn1',\n",
       "  'iop_arduino/uartlite/s_axi_aresetn',\n",
       "  'iop_arduino/xadc/s_axi_aresetn',\n",
       "  'iop_pmoda/intr/s_axi_aresetn',\n",
       "  'iop_pmoda/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_pmoda/s_axi_aresetn',\n",
       "  'iop_pmodb/intr/s_axi_aresetn',\n",
       "  'iop_pmodb/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_pmodb/s_axi_aresetn',\n",
       "  'iop_rpi/iic_subsystem/s_axi_aresetn',\n",
       "  'iop_rpi/intr/s_axi_aresetn',\n",
       "  'iop_rpi/io_switch/s_axi_aresetn',\n",
       "  'iop_rpi/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_rpi/microblaze_0_axi_periph/M11_ARESETN',\n",
       "  'iop_rpi/s_axi_aresetn',\n",
       "  'iop_rpi/spi_subsystem/s_axi_aresetn1',\n",
       "  'iop_rpi/timers_subsystem/s_axi_aresetn1',\n",
       "  'iop_rpi/uartlite/s_axi_aresetn',\n",
       "  'leds_gpio/s_axi_aresetn',\n",
       "  'ps7_0_axi_periph/M00_ARESETN',\n",
       "  'ps7_0_axi_periph/M01_ARESETN',\n",
       "  'ps7_0_axi_periph/M02_ARESETN',\n",
       "  'ps7_0_axi_periph/M03_ARESETN',\n",
       "  'ps7_0_axi_periph/M04_ARESETN',\n",
       "  'ps7_0_axi_periph/M05_ARESETN',\n",
       "  'ps7_0_axi_periph/M06_ARESETN',\n",
       "  'ps7_0_axi_periph/M07_ARESETN',\n",
       "  'ps7_0_axi_periph/S00_ARESETN',\n",
       "  'ps7_0_axi_periph1/M00_ARESETN',\n",
       "  'ps7_0_axi_periph1/M01_ARESETN',\n",
       "  'ps7_0_axi_periph1/M02_ARESETN',\n",
       "  'ps7_0_axi_periph1/M03_ARESETN',\n",
       "  'ps7_0_axi_periph1/S00_ARESETN',\n",
       "  'rgbleds_gpio/s_axi_aresetn',\n",
       "  'rst_ps7_0_fclk0/peripheral_aresetn',\n",
       "  'switches_gpio/s_axi_aresetn',\n",
       "  'system_interrupts/s_axi_aresetn',\n",
       "  'video/axi_interconnect_0/M00_ARESETN',\n",
       "  'video/axi_interconnect_0/M03_ARESETN',\n",
       "  'video/axi_interconnect_0/M04_ARESETN',\n",
       "  'video/axi_interconnect_0/M05_ARESETN',\n",
       "  'video/axi_interconnect_0/M08_ARESETN',\n",
       "  'video/axi_interconnect_0/M09_ARESETN',\n",
       "  'video/axi_interconnect_0/S00_ARESETN',\n",
       "  'video/axi_vdma/axi_resetn',\n",
       "  'video/hdmi_in/periph_resetn_clk100M',\n",
       "  'video/hdmi_out/periph_resetn_clk100M',\n",
       "  'video/periph_resetn_clk100M'},\n",
       " {'iop_rpi/intr_concat/In6', 'iop_rpi/timers_subsystem/timers_interrupt'},\n",
       " {'iop_interrupts/In1',\n",
       "  'iop_pmodb/dff_en_reset_vector_0/q',\n",
       "  'iop_pmodb/intr_req'},\n",
       " {'iop_pmodb/io_switch/timer_i', 'iop_pmodb/timer/capturetrig0'},\n",
       " {'iop_pmodb/dff_en_reset_vector_0/reset',\n",
       "  'iop_pmodb/intr_ack',\n",
       "  'mb_iop_pmodb_intr_ack/Dout'},\n",
       " {'iop_pmodb/dff_en_reset_vector_0/en', 'iop_pmodb/intr/gpio_io_o'},\n",
       " {'iop_pmodb/dff_en_reset_vector_0/d',\n",
       "  'iop_pmodb/logic_1/dout',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/ext_reset_in'},\n",
       " {'iop_pmodb/intc/intr', 'iop_pmodb/intr_concat/dout'},\n",
       " {'iop_pmodb/iic/iic2intc_irpt', 'iop_pmodb/intr_concat/In0'},\n",
       " {'iop_pmodb/intr_concat/In1', 'iop_pmodb/spi/ip2intc_irpt'},\n",
       " {'iop_pmodb/io_switch/timer_o', 'iop_pmodb/timer/generateout0'},\n",
       " {'iop_pmodb/intr_concat/In2', 'iop_pmodb/timer/interrupt'},\n",
       " {'iop_pmodb/io_switch/pwm_o', 'iop_pmodb/timer/pwm0'},\n",
       " {'iop_pmodb/aux_reset_in',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "  'mb_iop_pmodb_reset/Dout'},\n",
       " {'iop_arduino/mb_debug_sys_rst',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
       "  'iop_pmoda/mb_debug_sys_rst',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
       "  'iop_pmodb/mb_debug_sys_rst',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
       "  'iop_rpi/mb_debug_sys_rst',\n",
       "  'iop_rpi/rst_clk_wiz_1_100M/mb_debug_sys_rst',\n",
       "  'mdm_1/Debug_SYS_Rst'},\n",
       " {'iop_pmodb/clk_100M',\n",
       "  'iop_pmodb/dff_en_reset_vector_0/clk',\n",
       "  'iop_pmodb/gpio/s_axi_aclk',\n",
       "  'iop_pmodb/iic/s_axi_aclk',\n",
       "  'iop_pmodb/intc/s_axi_aclk',\n",
       "  'iop_pmodb/intr/s_axi_aclk',\n",
       "  'iop_pmodb/io_switch/s_axi_aclk',\n",
       "  'iop_pmodb/lmb/LMB_Clk',\n",
       "  'iop_pmodb/mb/Clk',\n",
       "  'iop_pmodb/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_pmodb/spi/ext_spi_clk',\n",
       "  'iop_pmodb/spi/s_axi_aclk',\n",
       "  'iop_pmodb/timer/s_axi_aclk'},\n",
       " {'iop_pmodb/lmb/SYS_Rst', 'iop_pmodb/rst_clk_wiz_1_100M/bus_struct_reset'},\n",
       " {'iop_pmodb/microblaze_0_axi_periph/ARESETN',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/interconnect_aresetn'},\n",
       " {'iop_pmodb/mb/Reset', 'iop_pmodb/rst_clk_wiz_1_100M/mb_reset'},\n",
       " {'axi_interconnect_0/S01_ARESETN',\n",
       "  'iop_pmodb/gpio/s_axi_aresetn',\n",
       "  'iop_pmodb/iic/s_axi_aresetn',\n",
       "  'iop_pmodb/intc/s_axi_aresetn',\n",
       "  'iop_pmodb/io_switch/s_axi_aresetn',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M00_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M01_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M02_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M03_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M04_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M05_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M06_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/M07_ARESETN',\n",
       "  'iop_pmodb/microblaze_0_axi_periph/S00_ARESETN',\n",
       "  'iop_pmodb/peripheral_aresetn',\n",
       "  'iop_pmodb/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
       "  'iop_pmodb/spi/s_axi_aresetn',\n",
       "  'iop_pmodb/timer/s_axi_aresetn'},\n",
       " {'iop_pmodb/intr/s_axi_aresetn',\n",
       "  'iop_pmodb/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_pmodb/s_axi_aresetn'},\n",
       " {'iop_interrupts/In0',\n",
       "  'iop_pmoda/dff_en_reset_vector_0/q',\n",
       "  'iop_pmoda/intr_req'},\n",
       " {'iop_pmoda/io_switch/timer_i', 'iop_pmoda/timer/capturetrig0'},\n",
       " {'iop_pmoda/dff_en_reset_vector_0/reset',\n",
       "  'iop_pmoda/intr_ack',\n",
       "  'mb_iop_pmoda_intr_ack/Dout'},\n",
       " {'iop_pmoda/dff_en_reset_vector_0/en', 'iop_pmoda/intr/gpio_io_o'},\n",
       " {'iop_pmoda/dff_en_reset_vector_0/d',\n",
       "  'iop_pmoda/logic_1/dout',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/ext_reset_in'},\n",
       " {'iop_pmoda/iic/iic2intc_irpt', 'iop_pmoda/intr_concat/In0'},\n",
       " {'iop_pmoda/intc/intr', 'iop_pmoda/intr_concat/dout'},\n",
       " {'iop_pmoda/intr_concat/In1', 'iop_pmoda/spi/ip2intc_irpt'},\n",
       " {'iop_pmoda/io_switch/timer_o', 'iop_pmoda/timer/generateout0'},\n",
       " {'iop_pmoda/intr_concat/In2', 'iop_pmoda/timer/interrupt'},\n",
       " {'iop_pmoda/io_switch/pwm_o', 'iop_pmoda/timer/pwm0'},\n",
       " {'iop_pmoda/aux_reset_in',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "  'mb_iop_pmoda_reset/Dout'},\n",
       " {'iop_pmoda/mb_debug_sys_rst',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/mb_debug_sys_rst'},\n",
       " {'iop_pmoda/clk_100M',\n",
       "  'iop_pmoda/dff_en_reset_vector_0/clk',\n",
       "  'iop_pmoda/gpio/s_axi_aclk',\n",
       "  'iop_pmoda/iic/s_axi_aclk',\n",
       "  'iop_pmoda/intc/s_axi_aclk',\n",
       "  'iop_pmoda/intr/s_axi_aclk',\n",
       "  'iop_pmoda/io_switch/s_axi_aclk',\n",
       "  'iop_pmoda/lmb/LMB_Clk',\n",
       "  'iop_pmoda/mb/Clk',\n",
       "  'iop_pmoda/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_pmoda/spi/ext_spi_clk',\n",
       "  'iop_pmoda/spi/s_axi_aclk',\n",
       "  'iop_pmoda/timer/s_axi_aclk'},\n",
       " {'iop_pmoda/lmb/SYS_Rst', 'iop_pmoda/rst_clk_wiz_1_100M/bus_struct_reset'},\n",
       " {'iop_pmoda/microblaze_0_axi_periph/ARESETN',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/interconnect_aresetn'},\n",
       " {'iop_pmoda/mb/Reset', 'iop_pmoda/rst_clk_wiz_1_100M/mb_reset'},\n",
       " {'axi_interconnect_0/S00_ARESETN',\n",
       "  'iop_pmoda/gpio/s_axi_aresetn',\n",
       "  'iop_pmoda/iic/s_axi_aresetn',\n",
       "  'iop_pmoda/intc/s_axi_aresetn',\n",
       "  'iop_pmoda/io_switch/s_axi_aresetn',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M00_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M01_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M02_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M03_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M04_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M05_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M06_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/M07_ARESETN',\n",
       "  'iop_pmoda/microblaze_0_axi_periph/S00_ARESETN',\n",
       "  'iop_pmoda/peripheral_aresetn',\n",
       "  'iop_pmoda/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
       "  'iop_pmoda/spi/s_axi_aresetn',\n",
       "  'iop_pmoda/timer/s_axi_aresetn'},\n",
       " {'iop_pmoda/intr/s_axi_aresetn',\n",
       "  'iop_pmoda/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_pmoda/s_axi_aresetn'},\n",
       " {'iop_arduino/io_switch/timer_i', 'iop_arduino/timers_subsystem/capture_i'},\n",
       " {'iop_arduino/dff_en_reset_vector_0/q',\n",
       "  'iop_arduino/intr_req',\n",
       "  'iop_interrupts/In2'},\n",
       " {'iop_arduino/dff_en_reset_vector_0/d',\n",
       "  'iop_arduino/logic_1/dout',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/ext_reset_in'},\n",
       " {'iop_arduino/intc/intr', 'iop_arduino/interrupt_concat/dout'},\n",
       " {'iop_arduino/arduino_gpio/ip2intc_irpt', 'iop_arduino/interrupt_concat/In5'},\n",
       " {'iop_arduino/iic_direct/iic2intc_irpt', 'iop_arduino/interrupt_concat/In1'},\n",
       " {'iop_arduino/dff_en_reset_vector_0/reset',\n",
       "  'iop_arduino/intr_ack',\n",
       "  'mb_iop_arduino_intr_ack/Dout'},\n",
       " {'iop_arduino/dff_en_reset_vector_0/en', 'iop_arduino/intr/gpio_io_o'},\n",
       " {'iop_arduino/interrupt_concat/In2',\n",
       "  'iop_arduino/spi_subsystem/ip2intc_irpt'},\n",
       " {'iop_arduino/interrupt_concat/In3',\n",
       "  'iop_arduino/spi_subsystem/ip2intc_irpt1'},\n",
       " {'iop_arduino/interrupt_concat/In0',\n",
       "  'iop_arduino/timers_subsystem/mb3_timer_interrupts'},\n",
       " {'iop_arduino/interrupt_concat/In4', 'iop_arduino/uartlite/interrupt'},\n",
       " {'iop_arduino/aux_reset_in',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "  'mb_iop_arduino_reset/Dout'},\n",
       " {'iop_arduino/mb_debug_sys_rst',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/mb_debug_sys_rst'},\n",
       " {'iop_arduino/arduino_gpio/s_axi_aclk',\n",
       "  'iop_arduino/clk_100M',\n",
       "  'iop_arduino/dff_en_reset_vector_0/clk',\n",
       "  'iop_arduino/iic_direct/s_axi_aclk',\n",
       "  'iop_arduino/intc/s_axi_aclk',\n",
       "  'iop_arduino/intr/s_axi_aclk',\n",
       "  'iop_arduino/io_switch/s_axi_aclk',\n",
       "  'iop_arduino/lmb/LMB_Clk',\n",
       "  'iop_arduino/mb/Clk',\n",
       "  'iop_arduino/mb_bram_ctrl/s_axi_aclk',\n",
       "  'iop_arduino/microblaze_0_axi_periph/ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M00_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M01_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M02_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M03_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M04_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M05_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M06_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M07_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M08_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M09_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M10_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M11_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M12_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M13_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M14_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M15_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M16_ACLK',\n",
       "  'iop_arduino/microblaze_0_axi_periph/S00_ACLK',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/slowest_sync_clk',\n",
       "  'iop_arduino/spi_subsystem/s_axi_aclk',\n",
       "  'iop_arduino/timers_subsystem/s_axi_aclk',\n",
       "  'iop_arduino/uartlite/s_axi_aclk',\n",
       "  'iop_arduino/xadc/s_axi_aclk'},\n",
       " {'iop_arduino/lmb/SYS_Rst',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/bus_struct_reset'},\n",
       " {'iop_arduino/microblaze_0_axi_periph/ARESETN',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/interconnect_aresetn'},\n",
       " {'iop_arduino/mb/Reset', 'iop_arduino/rst_clk_wiz_1_100M/mb_reset'},\n",
       " {'axi_interconnect_0/S02_ARESETN',\n",
       "  'iop_arduino/arduino_gpio/s_axi_aresetn',\n",
       "  'iop_arduino/iic_direct/s_axi_aresetn',\n",
       "  'iop_arduino/intc/s_axi_aresetn',\n",
       "  'iop_arduino/io_switch/s_axi_aresetn',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M00_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M01_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M02_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M03_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M04_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M05_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M06_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M07_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M10_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M11_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M12_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M13_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M15_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/S00_ARESETN',\n",
       "  'iop_arduino/peripheral_aresetn',\n",
       "  'iop_arduino/rst_clk_wiz_1_100M/peripheral_aresetn',\n",
       "  'iop_arduino/spi_subsystem/s_axi_aresetn',\n",
       "  'iop_arduino/timers_subsystem/s_axi_aresetn'},\n",
       " {'iop_arduino/intr/s_axi_aresetn',\n",
       "  'iop_arduino/mb_bram_ctrl/s_axi_aresetn',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M08_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M09_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M14_ARESETN',\n",
       "  'iop_arduino/microblaze_0_axi_periph/M16_ARESETN',\n",
       "  'iop_arduino/s_axi_aresetn',\n",
       "  'iop_arduino/spi_subsystem/s_axi_aresetn1',\n",
       "  'iop_arduino/timers_subsystem/s_axi_aresetn1',\n",
       "  'iop_arduino/uartlite/s_axi_aresetn',\n",
       "  'iop_arduino/xadc/s_axi_aresetn'},\n",
       " {'iop_arduino/io_switch/timer_o', 'iop_arduino/timers_subsystem/generate_o'},\n",
       " {'iop_arduino/io_switch/pwm_o', 'iop_arduino/timers_subsystem/pwm_o'},\n",
       " {'audio_codec_ctrl_0/sdata_i'},\n",
       " {'audio_codec_ctrl_0/bclk'},\n",
       " {'audio_codec_ctrl_0/lrclk'},\n",
       " {'audio_codec_ctrl_0/sdata_o'},\n",
       " {'audio_codec_ctrl_0/codec_address'},\n",
       " {'btns_gpio/ip2intc_irpt', 'concat_interrupts/In5'},\n",
       " {'clk_wiz_10MHz/clk_out1'},\n",
       " {'concat_interrupts/dout', 'system_interrupts/intr'},\n",
       " {'concat_pmodb/In2',\n",
       "  'concat_pmodb/In3',\n",
       "  'concat_rp/In2',\n",
       "  'constant_8bit_0/dout'},\n",
       " {'concat_pmodb/In0', 'slice_pmodb_gpio/gpio_i'},\n",
       " {'concat_pmodb/In1', 'slice_pmodb_gpio/gpio_t'},\n",
       " {'concat_interrupts/In4', 'iop_interrupts/dout'},\n",
       " {'concat_interrupts/In3', 'leds_gpio/ip2intc_irpt'},\n",
       " {'mb_iop_arduino_intr_ack/Din',\n",
       "  'mb_iop_arduino_reset/Din',\n",
       "  'mb_iop_pmoda_intr_ack/Din',\n",
       "  'mb_iop_pmoda_reset/Din',\n",
       "  'mb_iop_pmodb_intr_ack/Din',\n",
       "  'mb_iop_pmodb_reset/Din',\n",
       "  'mb_iop_rpi_intr_ack/Din',\n",
       "  'mb_iop_rpi_reset/Din',\n",
       "  'pmoda_rp_pin_sel/Din',\n",
       "  'ps7_0/GPIO_O'},\n",
       " {'axi_mem_intercon/ARESETN',\n",
       "  'ps7_0_axi_periph_1/ARESETN',\n",
       "  'rst_ps7_0_fclk3/interconnect_aresetn'},\n",
       " {'concat_interrupts/In6', 'switches_gpio/ip2intc_irpt'},\n",
       " {'system_interrupts/irq', 'xlconcat_0/In0'},\n",
       " {'ps7_0/IRQ_F2P', 'xlconcat_0/dout'}]"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parser.nets"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'frontend_1/axi_dynclk/REF_CLK_I': 0,\n",
       " 'frontend_1/clk_100M': 0,\n",
       " 'frontend_1/vtc_out/s_axi_aclk': 0,\n",
       " 'frontend_1/hdmi_out_hpd_video/s_axi_aclk': 0,\n",
       " 'frontend_1/axi_dynclk/s00_axi_aclk': 0,\n",
       " 'frontend_1/axi_dynclk/s00_axi_aresetn': 1,\n",
       " 'frontend_1/hdmi_out_hpd_video/s_axi_aresetn': 1,\n",
       " 'frontend_1/vtc_out/s_axi_aresetn': 1,\n",
       " 'frontend_1/periph_resetn_clk100M': 1,\n",
       " 'frontend_1/clk_142M': 2,\n",
       " 'frontend_1/v_axi4s_vid_out_0/aclk': 2,\n",
       " 'frontend_1/rgb2dvi_0/aRst_n': 3,\n",
       " 'frontend_1/axi_dynclk/LOCKED_O': 3,\n",
       " 'frontend_1/rgb2dvi_0/SerialClk': 4,\n",
       " 'frontend_1/axi_dynclk/PXL_CLK_5X_O': 4,\n",
       " 'frontend_1/axi_dynclk/PXL_CLK_O': 5,\n",
       " 'frontend_1/v_axi4s_vid_out_0/vid_io_out_clk': 5,\n",
       " 'frontend_1/vtc_out/clk': 5,\n",
       " 'frontend_1/rgb2dvi_0/PixelClk': 5,\n",
       " 'frontend_1/hdmi_out_hpd': 6,\n",
       " 'frontend_1/hdmi_out_hpd_video/gpio_io_o': 6,\n",
       " 'frontend_1/hdmi_out_hpd_irq': 7,\n",
       " 'frontend_1/hdmi_out_hpd_video/ip2intc_irpt': 7,\n",
       " 'frontend_1/vtc_out_irq': 8,\n",
       " 'frontend_1/vtc_out/irq': 8,\n",
       " 'frontend/axi_gpio_hdmiin/s_axi_aclk': 9,\n",
       " 'frontend/vtc_in/s_axi_aclk': 9,\n",
       " 'frontend/clk_100M': 9,\n",
       " 'frontend/dvi2rgb_0/aRst_n': 10,\n",
       " 'frontend/axi_gpio_hdmiin/s_axi_aresetn': 10,\n",
       " 'frontend/periph_resetn_clk100M': 10,\n",
       " 'frontend/vtc_in/s_axi_aresetn': 10,\n",
       " 'frontend/dvi2rgb_0/RefClk': 11,\n",
       " 'frontend/clk_200M': 11,\n",
       " 'frontend/clk_142M': 12,\n",
       " 'frontend/v_vid_in_axi4s_0/aclk': 12,\n",
       " 'frontend/axi_gpio_hdmiin/gpio_io_o': 13,\n",
       " 'frontend/hdmi_in_hpd': 13,\n",
       " 'frontend/hdmi_in_hpd_irq': 14,\n",
       " 'frontend/axi_gpio_hdmiin/ip2intc_irpt': 14,\n",
       " 'frontend/vtc_in/clk': 15,\n",
       " 'frontend/PixelClk': 15,\n",
       " 'frontend/v_vid_in_axi4s_0/vid_io_in_clk': 15,\n",
       " 'frontend/dvi2rgb_0/PixelClk': 15,\n",
       " 'frontend/aPixelClkLckd': 16,\n",
       " 'frontend/dvi2rgb_0/aPixelClkLckd': 16,\n",
       " 'frontend/axi_gpio_hdmiin/gpio2_io_i': 16,\n",
       " 'frontend/resetn': 17,\n",
       " 'frontend/vtc_in/resetn': 17,\n",
       " 'frontend/vtc_in_irq': 18,\n",
       " 'frontend/vtc_in/irq': 18,\n",
       " 'frontend/v_vid_in_axi4s_0/vid_io_in_reset': 19,\n",
       " 'frontend/vid_io_in_reset': 19,\n",
       " 'rpi_t_reorder_7_0/rpi_5_4/Din': 20,\n",
       " 'rpi_t_reorder_7_0/rpi_3_2/Din': 20,\n",
       " 'rpi_t_reorder_7_0/Din': 20,\n",
       " 'rpi_t_reorder_7_0/rpi_1_0/Din': 20,\n",
       " 'rpi_t_reorder_7_0/rpi_7_6/Din': 20,\n",
       " 'rpi_t_reorder_7_0/rpi2pmoda/dout': 21,\n",
       " 'rpi_t_reorder_7_0/dout': 21,\n",
       " 'rpi_t_reorder_7_0/rpi2pmoda/In1': 22,\n",
       " 'rpi_t_reorder_7_0/rpi_1_0/Dout': 22,\n",
       " 'rpi_t_reorder_7_0/rpi2pmoda/In3': 23,\n",
       " 'rpi_t_reorder_7_0/rpi_3_2/Dout': 23,\n",
       " 'rpi_t_reorder_7_0/rpi2pmoda/In0': 24,\n",
       " 'rpi_t_reorder_7_0/rpi_5_4/Dout': 24,\n",
       " 'rpi_t_reorder_7_0/rpi_7_6/Dout': 25,\n",
       " 'rpi_t_reorder_7_0/rpi2pmoda/In2': 25,\n",
       " 'rpi_o_reorder_7_0/rpi_7_6/Din': 26,\n",
       " 'rpi_o_reorder_7_0/rpi_5_4/Din': 26,\n",
       " 'rpi_o_reorder_7_0/Din': 26,\n",
       " 'rpi_o_reorder_7_0/rpi_3_2/Din': 26,\n",
       " 'rpi_o_reorder_7_0/rpi_1_0/Din': 26,\n",
       " 'rpi_o_reorder_7_0/rpi2pmoda/dout': 27,\n",
       " 'rpi_o_reorder_7_0/dout': 27,\n",
       " 'rpi_o_reorder_7_0/rpi_1_0/Dout': 28,\n",
       " 'rpi_o_reorder_7_0/rpi2pmoda/In1': 28,\n",
       " 'rpi_o_reorder_7_0/rpi_3_2/Dout': 29,\n",
       " 'rpi_o_reorder_7_0/rpi2pmoda/In3': 29,\n",
       " 'rpi_o_reorder_7_0/rpi_5_4/Dout': 30,\n",
       " 'rpi_o_reorder_7_0/rpi2pmoda/In0': 30,\n",
       " 'rpi_o_reorder_7_0/rpi_7_6/Dout': 31,\n",
       " 'rpi_o_reorder_7_0/rpi2pmoda/In2': 31,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_1_0/Din': 32,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_5_4/Din': 32,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_7_6/Din': 32,\n",
       " 'rpi_i_reorder_7_0/Din': 32,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_3_2/Din': 32,\n",
       " 'rpi_i_reorder_7_0/dout': 33,\n",
       " 'rpi_i_reorder_7_0/rpi2pmoda/dout': 33,\n",
       " 'rpi_i_reorder_7_0/rpi2pmoda/In1': 34,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_7_6/Dout': 34,\n",
       " 'rpi_i_reorder_7_0/rpi2pmoda/In3': 35,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_5_4/Dout': 35,\n",
       " 'rpi_i_reorder_7_0/rpi2pmoda/In0': 36,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_3_2/Dout': 36,\n",
       " 'rpi_i_reorder_7_0/pmoda_rpi_1_0/Dout': 37,\n",
       " 'rpi_i_reorder_7_0/rpi2pmoda/In2': 37,\n",
       " 'hdmi_out/frontend/clk_100M': 38,\n",
       " 'hdmi_out/clk_100M': 38,\n",
       " 'hdmi_out/periph_resetn_clk100M': 39,\n",
       " 'hdmi_out/frontend/periph_resetn_clk100M': 39,\n",
       " 'hdmi_out/pixel_unpack/control': 40,\n",
       " 'hdmi_out/pixel_unpack/ap_clk': 40,\n",
       " 'hdmi_out/axis_register_slice_0/aclk': 40,\n",
       " 'hdmi_out/clk_142M': 40,\n",
       " 'hdmi_out/color_convert/ap_clk': 40,\n",
       " 'hdmi_out/color_convert/control': 40,\n",
       " 'hdmi_out/frontend/clk_142M': 40,\n",
       " 'hdmi_out/frontend/hdmi_out_hpd': 41,\n",
       " 'hdmi_out/hdmi_out_hpd': 41,\n",
       " 'hdmi_out/frontend/hdmi_out_hpd_irq': 42,\n",
       " 'hdmi_out/hdmi_out_hpd_irq': 42,\n",
       " 'hdmi_out/axis_register_slice_0/aresetn': 43,\n",
       " 'hdmi_out/pixel_unpack/ap_rst_n': 43,\n",
       " 'hdmi_out/color_convert/ap_rst_n': 43,\n",
       " 'hdmi_out/periph_resetn_clk142M': 43,\n",
       " 'hdmi_out/color_convert/ap_rst_n_control': 43,\n",
       " 'hdmi_out/pixel_unpack/ap_rst_n_control': 43,\n",
       " 'hdmi_out/vtc_out_irq': 44,\n",
       " 'hdmi_out/frontend/vtc_out_irq': 44,\n",
       " 'hdmi_in/frontend/clk_100M': 45,\n",
       " 'hdmi_in/clk_100M': 45,\n",
       " 'hdmi_in/clk_200M': 46,\n",
       " 'hdmi_in/frontend/clk_200M': 46,\n",
       " 'hdmi_in/clk_142M': 47,\n",
       " 'hdmi_in/pixel_pack/ap_clk': 47,\n",
       " 'hdmi_in/pixel_pack/control': 47,\n",
       " 'hdmi_in/color_convert/control': 47,\n",
       " 'hdmi_in/axis_register_slice_0/aclk': 47,\n",
       " 'hdmi_in/color_convert/ap_clk': 47,\n",
       " 'hdmi_in/frontend/clk_142M': 47,\n",
       " 'hdmi_in/hdmi_in_hpd': 48,\n",
       " 'hdmi_in/frontend/hdmi_in_hpd': 48,\n",
       " 'hdmi_in/frontend/hdmi_in_hpd_irq': 49,\n",
       " 'hdmi_in/hdmi_in_hpd_irq': 49,\n",
       " 'hdmi_in/PixelClk': 50,\n",
       " 'hdmi_in/frontend/PixelClk': 50,\n",
       " 'hdmi_in/aPixelClkLckd': 51,\n",
       " 'hdmi_in/frontend/aPixelClkLckd': 51,\n",
       " 'hdmi_in/periph_resetn_clk100M': 52,\n",
       " 'hdmi_in/frontend/periph_resetn_clk100M': 52,\n",
       " 'hdmi_in/resetn': 53,\n",
       " 'hdmi_in/frontend/resetn': 53,\n",
       " 'hdmi_in/pixel_pack/ap_rst_n': 54,\n",
       " 'hdmi_in/color_convert/ap_rst_n_control': 54,\n",
       " 'hdmi_in/pixel_pack/ap_rst_n_control': 54,\n",
       " 'hdmi_in/axis_register_slice_0/aresetn': 54,\n",
       " 'hdmi_in/color_convert/ap_rst_n': 54,\n",
       " 'hdmi_in/periph_resetn_clk142M': 54,\n",
       " 'hdmi_in/frontend/vtc_in_irq': 55,\n",
       " 'hdmi_in/vtc_in_irq': 55,\n",
       " 'hdmi_in/frontend/vid_io_in_reset': 56,\n",
       " 'hdmi_in/vid_io_in_reset': 56,\n",
       " 'timers_subsystem_1/mb4_timers_interrupt/In0': 57,\n",
       " 'timers_subsystem_1/timer_0/interrupt': 57,\n",
       " 'timers_subsystem_1/timer_0/pwm0': 58,\n",
       " 'timers_subsystem_1/mb4_timer_pwm/In0': 58,\n",
       " 'timers_subsystem_1/timer_1/interrupt': 59,\n",
       " 'timers_subsystem_1/mb4_timers_interrupt/In1': 59,\n",
       " 'timers_subsystem_1/mb4_timer_pwm/In1': 60,\n",
       " 'timers_subsystem_1/timer_1/pwm0': 60,\n",
       " 'timers_subsystem_1/mb4_timer_pwm/dout': 61,\n",
       " 'timers_subsystem_1/pwm_o': 61,\n",
       " 'timers_subsystem_1/mb4_timers_interrupt/dout': 62,\n",
       " 'timers_subsystem_1/timers_interrupt': 62,\n",
       " 'timers_subsystem_1/timer_0/s_axi_aclk': 63,\n",
       " 'timers_subsystem_1/timer_1/s_axi_aclk': 63,\n",
       " 'timers_subsystem_1/s_axi_aclk': 63,\n",
       " 'timers_subsystem_1/timer_0/s_axi_aresetn': 64,\n",
       " 'timers_subsystem_1/s_axi_aresetn': 64,\n",
       " 'timers_subsystem_1/timer_1/s_axi_aresetn': 65,\n",
       " 'timers_subsystem_1/s_axi_aresetn1': 65,\n",
       " 'spi_subsystem_1/spi_0/ip2intc_irpt': 66,\n",
       " 'spi_subsystem_1/ip2intc_spi_0_irpt': 66,\n",
       " 'spi_subsystem_1/ip2intc_spi_1_irpt': 67,\n",
       " 'spi_subsystem_1/spi_1/ip2intc_irpt': 67,\n",
       " 'spi_subsystem_1/spi_1/ext_spi_clk': 68,\n",
       " 'spi_subsystem_1/spi_0/ext_spi_clk': 68,\n",
       " 'spi_subsystem_1/s_axi_aclk': 68,\n",
       " 'spi_subsystem_1/spi_0/s_axi_aclk': 68,\n",
       " 'spi_subsystem_1/spi_1/s_axi_aclk': 68,\n",
       " 'spi_subsystem_1/spi_0/s_axi_aresetn': 69,\n",
       " 'spi_subsystem_1/s_axi_aresetn': 69,\n",
       " 'spi_subsystem_1/spi_1/s_axi_aresetn': 70,\n",
       " 'spi_subsystem_1/s_axi_aresetn1': 70,\n",
       " 'lmb_3/lmb_bram_if_cntlr/LMB_Rst': 71,\n",
       " 'lmb_3/ilmb_v10/SYS_Rst': 71,\n",
       " 'lmb_3/dlmb_v10/SYS_Rst': 71,\n",
       " 'lmb_3/SYS_Rst': 71,\n",
       " 'lmb_3/ilmb_v10/LMB_Clk': 72,\n",
       " 'lmb_3/dlmb_v10/LMB_Clk': 72,\n",
       " 'lmb_3/LMB_Clk': 72,\n",
       " 'lmb_3/lmb_bram_if_cntlr/LMB_Clk': 72,\n",
       " 'iic_subsystem/iic2intc_0_irpt': 73,\n",
       " 'iic_subsystem/iic_0/iic2intc_irpt': 73,\n",
       " 'iic_subsystem/iic_1/iic2intc_irpt': 74,\n",
       " 'iic_subsystem/iic2intc_1_irpt': 74,\n",
       " 'iic_subsystem/iic_1/s_axi_aclk': 75,\n",
       " 'iic_subsystem/iic_0/s_axi_aclk': 75,\n",
       " 'iic_subsystem/s_axi_aclk': 75,\n",
       " 'iic_subsystem/iic_0/s_axi_aresetn': 76,\n",
       " 'iic_subsystem/s_axi_aresetn1': 76,\n",
       " 'iic_subsystem/s_axi_aresetn': 77,\n",
       " 'iic_subsystem/iic_1/s_axi_aresetn': 77,\n",
       " 'lmb_2/lmb_bram_if_cntlr/LMB_Rst': 78,\n",
       " 'lmb_2/ilmb_v10/SYS_Rst': 78,\n",
       " 'lmb_2/dlmb_v10/SYS_Rst': 78,\n",
       " 'lmb_2/SYS_Rst': 78,\n",
       " 'lmb_2/ilmb_v10/LMB_Clk': 79,\n",
       " 'lmb_2/lmb_bram_if_cntlr/LMB_Clk': 79,\n",
       " 'lmb_2/LMB_Clk': 79,\n",
       " 'lmb_2/dlmb_v10/LMB_Clk': 79,\n",
       " 'lmb_1/lmb_bram_if_cntlr/LMB_Rst': 80,\n",
       " 'lmb_1/dlmb_v10/SYS_Rst': 80,\n",
       " 'lmb_1/ilmb_v10/SYS_Rst': 80,\n",
       " 'lmb_1/SYS_Rst': 80,\n",
       " 'lmb_1/LMB_Clk': 81,\n",
       " 'lmb_1/dlmb_v10/LMB_Clk': 81,\n",
       " 'lmb_1/lmb_bram_if_cntlr/LMB_Clk': 81,\n",
       " 'lmb_1/ilmb_v10/LMB_Clk': 81,\n",
       " 'timers_subsystem/mb3_timer_capture_7/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_1/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_4/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_5/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_2/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_0/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_6/Din': 82,\n",
       " 'timers_subsystem/capture_i': 82,\n",
       " 'timers_subsystem/mb3_timer_capture_3/Din': 82,\n",
       " 'timers_subsystem/mb3_timer_generate/In0': 83,\n",
       " 'timers_subsystem/timer_0/generateout0': 83,\n",
       " 'timers_subsystem/timer_0/interrupt': 84,\n",
       " 'timers_subsystem/mb3_timers_interrupt/In0': 84,\n",
       " 'timers_subsystem/mb3_timer_pwm/In0': 85,\n",
       " 'timers_subsystem/timer_0/pwm0': 85,\n",
       " 'timers_subsystem/timer_1/generateout0': 86,\n",
       " 'timers_subsystem/mb3_timer_generate/In1': 86,\n",
       " 'timers_subsystem/mb3_timers_interrupt/In1': 87,\n",
       " 'timers_subsystem/timer_1/interrupt': 87,\n",
       " 'timers_subsystem/timer_1/pwm0': 88,\n",
       " 'timers_subsystem/mb3_timer_pwm/In1': 88,\n",
       " 'timers_subsystem/mb3_timer_generate/In2': 89,\n",
       " 'timers_subsystem/timer_2/generateout0': 89,\n",
       " 'timers_subsystem/mb3_timers_interrupt/In2': 90,\n",
       " 'timers_subsystem/timer_2/interrupt': 90,\n",
       " 'timers_subsystem/timer_2/pwm0': 91,\n",
       " 'timers_subsystem/mb3_timer_pwm/In2': 91,\n",
       " 'timers_subsystem/timer_3/generateout0': 92,\n",
       " 'timers_subsystem/mb3_timer_generate/In3': 92,\n",
       " 'timers_subsystem/timer_3/interrupt': 93,\n",
       " 'timers_subsystem/mb3_timers_interrupt/In3': 93,\n",
       " 'timers_subsystem/timer_3/pwm0': 94,\n",
       " 'timers_subsystem/mb3_timer_pwm/In3': 94,\n",
       " 'timers_subsystem/mb3_timer_generate/In4': 95,\n",
       " 'timers_subsystem/timer_4/generateout0': 95,\n",
       " 'timers_subsystem/timer_4/interrupt': 96,\n",
       " 'timers_subsystem/mb3_timers_interrupt/In4': 96,\n",
       " 'timers_subsystem/timer_4/pwm0': 97,\n",
       " 'timers_subsystem/mb3_timer_pwm/In4': 97,\n",
       " 'timers_subsystem/mb3_timer_generate/In5': 98,\n",
       " 'timers_subsystem/timer_5/generateout0': 98,\n",
       " 'timers_subsystem/mb3_timers_interrupt/In5': 99,\n",
       " 'timers_subsystem/timer_5/interrupt': 99,\n",
       " 'timers_subsystem/timer_5/pwm0': 100,\n",
       " 'timers_subsystem/mb3_timer_pwm/In5': 100,\n",
       " 'timers_subsystem/timer_0/capturetrig0': 101,\n",
       " 'timers_subsystem/mb3_timer_capture_0/Dout': 101,\n",
       " 'timers_subsystem/mb3_timer_capture_1/Dout': 102,\n",
       " 'timers_subsystem/timer_1/capturetrig0': 102,\n",
       " 'timers_subsystem/timer_2/capturetrig0': 103,\n",
       " 'timers_subsystem/mb3_timer_capture_2/Dout': 103,\n",
       " 'timers_subsystem/mb3_timer_capture_3/Dout': 104,\n",
       " 'timers_subsystem/timer_3/capturetrig0': 104,\n",
       " 'timers_subsystem/mb3_timer_capture_4/Dout': 105,\n",
       " 'timers_subsystem/timer_4/capturetrig0': 105,\n",
       " 'timers_subsystem/timer_5/capturetrig0': 106,\n",
       " 'timers_subsystem/mb3_timer_capture_5/Dout': 106,\n",
       " 'timers_subsystem/mb3_timer_capture_6/Dout': 107,\n",
       " 'timers_subsystem/timer_1/capturetrig1': 107,\n",
       " 'timers_subsystem/timer_2/capturetrig1': 108,\n",
       " 'timers_subsystem/mb3_timer_capture_7/Dout': 108,\n",
       " 'timers_subsystem/generate_o': 109,\n",
       " 'timers_subsystem/mb3_timer_generate/dout': 109,\n",
       " 'timers_subsystem/mb3_timer_pwm/dout': 110,\n",
       " 'timers_subsystem/pwm_o': 110,\n",
       " 'timers_subsystem/mb3_timer_interrupts': 111,\n",
       " 'timers_subsystem/mb3_timers_interrupt/dout': 111,\n",
       " 'timers_subsystem/timer_4/s_axi_aclk': 112,\n",
       " 'timers_subsystem/timer_5/s_axi_aclk': 112,\n",
       " 'timers_subsystem/s_axi_aclk': 112,\n",
       " 'timers_subsystem/timer_3/s_axi_aclk': 112,\n",
       " 'timers_subsystem/timer_1/s_axi_aclk': 112,\n",
       " 'timers_subsystem/timer_0/s_axi_aclk': 112,\n",
       " 'timers_subsystem/timer_2/s_axi_aclk': 112,\n",
       " 'timers_subsystem/timer_0/s_axi_aresetn': 113,\n",
       " 'timers_subsystem/s_axi_aresetn': 113,\n",
       " 'timers_subsystem/timer_3/s_axi_aresetn': 114,\n",
       " 'timers_subsystem/timer_4/s_axi_aresetn': 114,\n",
       " 'timers_subsystem/timer_5/s_axi_aresetn': 114,\n",
       " 'timers_subsystem/s_axi_aresetn1': 114,\n",
       " 'timers_subsystem/timer_2/s_axi_aresetn': 114,\n",
       " 'timers_subsystem/timer_1/s_axi_aresetn': 114,\n",
       " 'timers_subsystem/timer_1/generateout1': 115,\n",
       " 'timers_subsystem/mb3_timer_generate/In6': 115,\n",
       " 'timers_subsystem/timer_2/generateout1': 116,\n",
       " 'timers_subsystem/mb3_timer_generate/In7': 116,\n",
       " 'spi_subsystem/ip2intc_irpt': 117,\n",
       " 'spi_subsystem/spi_direct/ip2intc_irpt': 117,\n",
       " 'spi_subsystem/spi_shared/ip2intc_irpt': 118,\n",
       " 'spi_subsystem/ip2intc_irpt1': 118,\n",
       " 'spi_subsystem/spi_direct/ext_spi_clk': 119,\n",
       " 'spi_subsystem/spi_shared/ext_spi_clk': 119,\n",
       " 'spi_subsystem/spi_shared/s_axi_aclk': 119,\n",
       " 'spi_subsystem/s_axi_aclk': 119,\n",
       " 'spi_subsystem/spi_direct/s_axi_aclk': 119,\n",
       " 'spi_subsystem/spi_direct/s_axi_aresetn': 120,\n",
       " 'spi_subsystem/s_axi_aresetn': 120,\n",
       " 'spi_subsystem/s_axi_aresetn1': 121,\n",
       " 'spi_subsystem/spi_shared/s_axi_aresetn': 121,\n",
       " 'lmb/dlmb_v10/SYS_Rst': 122,\n",
       " 'lmb/lmb_bram_if_cntlr/LMB_Rst': 122,\n",
       " 'lmb/ilmb_v10/SYS_Rst': 122,\n",
       " 'lmb/SYS_Rst': 122,\n",
       " 'lmb/dlmb_v10/LMB_Clk': 123,\n",
       " 'lmb/LMB_Clk': 123,\n",
       " 'lmb/ilmb_v10/LMB_Clk': 123,\n",
       " 'lmb/lmb_bram_if_cntlr/LMB_Clk': 123,\n",
       " 'wire_distribution_network/collector_pmoda_rpi/wire_i_i': 124,\n",
       " 'wire_distribution_network/rpi_i_reorder_7_0/Din': 124,\n",
       " 'wire_distribution_network/distributor_pmoda/wire_o_i': 124,\n",
       " 'wire_distribution_network/collector_rpi_27_8/wire_i_i': 125,\n",
       " 'wire_distribution_network/rpi_i_27_0/In1': 125,\n",
       " 'wire_distribution_network/distributor_pmoda/wire_o_o': 126,\n",
       " 'wire_distribution_network/pmoda_rpi_o_sel/a': 126,\n",
       " 'wire_distribution_network/pmoda_rpi_t_sel/a': 127,\n",
       " 'wire_distribution_network/distributor_pmoda/wire_o_t': 127,\n",
       " 'wire_distribution_network/sel': 128,\n",
       " 'wire_distribution_network/pmoda_rpi_o_sel/sel': 128,\n",
       " 'wire_distribution_network/pmoda_rpi_t_sel/sel': 128,\n",
       " 'wire_distribution_network/pmoda_rpi_o_sel/y': 129,\n",
       " 'wire_distribution_network/collector_pmoda_rpi/wire_i_o': 129,\n",
       " 'wire_distribution_network/pmoda_rpi_t_sel/y': 130,\n",
       " 'wire_distribution_network/collector_pmoda_rpi/wire_i_t': 130,\n",
       " 'wire_distribution_network/rpi_gpio_i': 131,\n",
       " 'wire_distribution_network/rpi_i_27_0/dout': 131,\n",
       " 'wire_distribution_network/distributor_rpi/wire_o_i': 131,\n",
       " 'wire_distribution_network/rpi_i_27_0/In0': 132,\n",
       " 'wire_distribution_network/rpi_i_reorder_7_0/dout': 132,\n",
       " 'wire_distribution_network/collector_rpi_27_8/wire_i_o': 133,\n",
       " 'wire_distribution_network/rpi_o_27_8/Dout': 133,\n",
       " 'wire_distribution_network/pmoda_rpi_o_sel/b': 134,\n",
       " 'wire_distribution_network/rpi_o_reorder_7_0/dout': 134,\n",
       " 'wire_distribution_network/collector_rpi_27_8/wire_i_t': 135,\n",
       " 'wire_distribution_network/rpi_t_27_8/Dout': 135,\n",
       " 'wire_distribution_network/rpi_t_reorder_7_0/dout': 136,\n",
       " 'wire_distribution_network/pmoda_rpi_t_sel/b': 136,\n",
       " 'wire_distribution_network/rpi_o_reorder_7_0/Din': 137,\n",
       " 'wire_distribution_network/rpi_o_27_8/Din': 137,\n",
       " 'wire_distribution_network/distributor_rpi/wire_o_o': 137,\n",
       " 'wire_distribution_network/rpi_gpio_t': 138,\n",
       " 'wire_distribution_network/rpi_t_reorder_7_0/Din': 138,\n",
       " 'wire_distribution_network/distributor_rpi/wire_o_t': 138,\n",
       " 'wire_distribution_network/rpi_t_27_8/Din': 138,\n",
       " 'video/axi_interconnect_0/ARESETN': 139,\n",
       " 'video/ic_resetn_clk100M': 139,\n",
       " 'video/hdmi_in/clk_100M': 186,\n",
       " 'video/axi_interconnect_0/M00_ACLK': 186,\n",
       " 'video/axi_interconnect_0/M03_ACLK': 186,\n",
       " 'video/axi_interconnect_0/M04_ACLK': 186,\n",
       " 'video/axi_interconnect_0/M08_ACLK': 186,\n",
       " 'video/clk_100M': 186,\n",
       " 'video/axi_interconnect_0/M09_ACLK': 186,\n",
       " 'video/axi_interconnect_0/S00_ACLK': 186,\n",
       " 'video/hdmi_out/clk_100M': 186,\n",
       " 'video/axi_interconnect_0/ACLK': 186,\n",
       " 'video/axi_vdma/s_axi_lite_aclk': 186,\n",
       " 'video/axi_interconnect_0/M05_ACLK': 186,\n",
       " 'video/axi_interconnect_0/M04_ARESETN': 191,\n",
       " 'video/axi_interconnect_0/S00_ARESETN': 191,\n",
       " 'video/periph_resetn_clk100M': 191,\n",
       " 'video/hdmi_out/periph_resetn_clk100M': 191,\n",
       " 'video/axi_interconnect_0/M00_ARESETN': 191,\n",
       " 'video/axi_interconnect_0/M08_ARESETN': 191,\n",
       " 'video/axi_interconnect_0/M09_ARESETN': 191,\n",
       " 'video/axi_interconnect_0/M03_ARESETN': 191,\n",
       " 'video/hdmi_in/periph_resetn_clk100M': 191,\n",
       " 'video/axi_interconnect_0/M05_ARESETN': 191,\n",
       " 'video/axi_vdma/axi_resetn': 191,\n",
       " 'video/clk_200M': 142,\n",
       " 'video/hdmi_in/clk_200M': 142,\n",
       " 'video/hdmi_out/clk_142M': 143,\n",
       " 'video/axi_interconnect_0/M07_ACLK': 143,\n",
       " 'video/axi_vdma/m_axi_s2mm_aclk': 143,\n",
       " 'video/axi_interconnect_0/M06_ACLK': 143,\n",
       " 'video/axi_vdma/m_axis_mm2s_aclk': 143,\n",
       " 'video/clk_142M': 143,\n",
       " 'video/axi_mem_intercon/M00_ACLK': 143,\n",
       " 'video/axi_mem_intercon/S00_ACLK': 143,\n",
       " 'video/hdmi_in/clk_142M': 143,\n",
       " 'video/axi_vdma/s_axis_s2mm_aclk': 143,\n",
       " 'video/axi_mem_intercon/S01_ACLK': 143,\n",
       " 'video/axi_vdma/m_axi_mm2s_aclk': 143,\n",
       " 'video/axi_interconnect_0/M01_ACLK': 143,\n",
       " 'video/axi_interconnect_0/M02_ACLK': 143,\n",
       " 'video/axi_mem_intercon/ACLK': 143,\n",
       " 'video/hdmi_in/hdmi_in_hpd': 144,\n",
       " 'video/hdmi_in_hpd': 144,\n",
       " 'video/xlconcat_0/In4': 145,\n",
       " 'video/hdmi_in/hdmi_in_hpd_irq': 145,\n",
       " 'video/xlconcat_0/In1': 146,\n",
       " 'video/axi_vdma/mm2s_introut': 146,\n",
       " 'video/xlconcat_0/In0': 147,\n",
       " 'video/axi_vdma/s2mm_introut': 147,\n",
       " 'video/proc_sys_reset_pixelclk/ext_reset_in': 148,\n",
       " 'video/system_resetn': 148,\n",
       " 'video/hdmi_in/PixelClk': 149,\n",
       " 'video/proc_sys_reset_pixelclk/slowest_sync_clk': 149,\n",
       " 'video/proc_sys_reset_pixelclk/aux_reset_in': 150,\n",
       " 'video/hdmi_in/aPixelClkLckd': 150,\n",
       " 'video/hdmi_out_hpd': 151,\n",
       " 'video/hdmi_out/hdmi_out_hpd': 151,\n",
       " 'video/xlconcat_0/In5': 152,\n",
       " 'video/hdmi_out/hdmi_out_hpd_irq': 152,\n",
       " 'video/ic_resetn_clk142M': 153,\n",
       " 'video/axi_mem_intercon/ARESETN': 153,\n",
       " 'video/hdmi_in/periph_resetn_clk142M': 154,\n",
       " 'video/hdmi_out/periph_resetn_clk142M': 154,\n",
       " 'video/axi_mem_intercon/S00_ARESETN': 154,\n",
       " 'video/axi_interconnect_0/M01_ARESETN': 154,\n",
       " 'video/axi_interconnect_0/M07_ARESETN': 154,\n",
       " 'video/axi_mem_intercon/S01_ARESETN': 154,\n",
       " 'video/periph_resetn_clk142M': 154,\n",
       " 'video/axi_interconnect_0/M02_ARESETN': 154,\n",
       " 'video/axi_interconnect_0/M06_ARESETN': 154,\n",
       " 'video/axi_mem_intercon/M00_ARESETN': 154,\n",
       " 'video/hdmi_out/vtc_out_irq': 155,\n",
       " 'video/xlconcat_0/In2': 155,\n",
       " 'video/xlconcat_0/In3': 156,\n",
       " 'video/hdmi_in/vtc_in_irq': 156,\n",
       " 'video/proc_sys_reset_pixelclk/peripheral_reset': 157,\n",
       " 'video/hdmi_in/vid_io_in_reset': 157,\n",
       " 'video/proc_sys_reset_pixelclk/peripheral_aresetn': 158,\n",
       " 'video/hdmi_in/resetn': 158,\n",
       " 'video/video_irq': 159,\n",
       " 'video/xlconcat_0/dout': 159,\n",
       " 'trace_analyzer_pmodb/data': 160,\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TDATA': 160,\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TVALID': 167,\n",
       " 'trace_analyzer_pmodb/valid': 167,\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TKEEP': 162,\n",
       " 'trace_analyzer_pmodb/constant_tkeep_tstrb/dout': 162,\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0/trace_32_TSTRB': 162,\n",
       " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aclk': 163,\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0/ap_clk': 163,\n",
       " 'trace_analyzer_pmodb/axi_dma_0/m_axi_s2mm_aclk': 163,\n",
       " 'trace_analyzer_pmodb/s_axi_aclk': 163,\n",
       " 'trace_analyzer_pmodb/axi_dma_0/s_axi_lite_aclk': 163,\n",
       " 'trace_analyzer_pmodb/axis_data_fifo_0/s_axis_aresetn': 164,\n",
       " 'trace_analyzer_pmodb/axi_dma_0/axi_resetn': 164,\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0/ap_rst_n': 164,\n",
       " 'trace_analyzer_pmodb/s_axi_aresetn': 164,\n",
       " 'trace_analyzer_pmodb/s2mm_introut': 165,\n",
       " 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut': 165,\n",
       " 'trace_analyzer_pi/data': 166,\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TDATA': 166,\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TVALID': 167,\n",
       " 'trace_analyzer_pi/valid': 167,\n",
       " 'trace_analyzer_pi/constant_tkeep_tstrb/dout': 168,\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TSTRB': 168,\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0/trace_64_TKEEP': 168,\n",
       " 'trace_analyzer_pi/s_axi_aclk': 163,\n",
       " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_aclk': 163,\n",
       " 'trace_analyzer_pi/axi_dma_0/m_axi_s2mm_aclk': 163,\n",
       " 'trace_analyzer_pi/axi_dma_0/s_axi_lite_aclk': 163,\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0/ap_clk': 163,\n",
       " 'trace_analyzer_pi/s_axi_aresetn': 164,\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0/ap_rst_n': 164,\n",
       " 'trace_analyzer_pi/axis_data_fifo_0/s_axis_aresetn': 164,\n",
       " 'trace_analyzer_pi/axi_dma_0/axi_resetn': 164,\n",
       " 'trace_analyzer_pi/axi_dma_0/s2mm_introut': 171,\n",
       " 'trace_analyzer_pi/s2mm_introut': 171,\n",
       " 'iop_rpi/intr_req': 172,\n",
       " 'iop_rpi/dff_en_reset_vector_0/q': 172,\n",
       " 'iop_rpi/dff_en_reset_vector_0/d': 173,\n",
       " 'iop_rpi/logic_1/dout': 173,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/ext_reset_in': 173,\n",
       " 'iop_rpi/intr_ack': 174,\n",
       " 'iop_rpi/dff_en_reset_vector_0/reset': 174,\n",
       " 'iop_rpi/dff_en_reset_vector_0/en': 175,\n",
       " 'iop_rpi/intr/gpio_io_o': 175,\n",
       " 'iop_rpi/intc/intr': 176,\n",
       " 'iop_rpi/intr_concat/dout': 176,\n",
       " 'iop_rpi/rpi_gpio/ip2intc_irpt': 177,\n",
       " 'iop_rpi/intr_concat/In5': 177,\n",
       " 'iop_rpi/intr_concat/In0': 178,\n",
       " 'iop_rpi/iic_subsystem/iic2intc_0_irpt': 178,\n",
       " 'iop_rpi/iic_subsystem/iic2intc_1_irpt': 179,\n",
       " 'iop_rpi/intr_concat/In1': 179,\n",
       " 'iop_rpi/intr_concat/In2': 180,\n",
       " 'iop_rpi/spi_subsystem/ip2intc_spi_0_irpt': 180,\n",
       " 'iop_rpi/spi_subsystem/ip2intc_spi_1_irpt': 181,\n",
       " 'iop_rpi/intr_concat/In3': 181,\n",
       " 'iop_rpi/io_switch/pwm_o': 182,\n",
       " 'iop_rpi/timers_subsystem/pwm_o': 182,\n",
       " 'iop_rpi/uartlite/interrupt': 183,\n",
       " 'iop_rpi/intr_concat/In4': 183,\n",
       " 'iop_rpi/aux_reset_in': 184,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in': 184,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/mb_debug_sys_rst': 205,\n",
       " 'iop_rpi/mb_debug_sys_rst': 205,\n",
       " 'iop_rpi/spi_subsystem/s_axi_aclk': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M10_ACLK': 186,\n",
       " 'iop_rpi/clk_100M': 186,\n",
       " 'iop_rpi/intr/s_axi_aclk': 186,\n",
       " 'iop_rpi/iic_subsystem/s_axi_aclk': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M06_ACLK': 186,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/slowest_sync_clk': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M07_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/S00_ACLK': 186,\n",
       " 'iop_rpi/lmb/LMB_Clk': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M08_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M02_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/ACLK': 186,\n",
       " 'iop_rpi/mb_bram_ctrl/s_axi_aclk': 186,\n",
       " 'iop_rpi/uartlite/s_axi_aclk': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M11_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M01_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M03_ACLK': 186,\n",
       " 'iop_rpi/rpi_gpio/s_axi_aclk': 186,\n",
       " 'iop_rpi/mb/Clk': 186,\n",
       " 'iop_rpi/timers_subsystem/s_axi_aclk': 186,\n",
       " 'iop_rpi/dff_en_reset_vector_0/clk': 186,\n",
       " 'iop_rpi/io_switch/s_axi_aclk': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M00_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M05_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M09_ACLK': 186,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M04_ACLK': 186,\n",
       " 'iop_rpi/intc/s_axi_aclk': 186,\n",
       " 'iop_rpi/lmb/SYS_Rst': 187,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/bus_struct_reset': 187,\n",
       " 'iop_rpi/microblaze_0_axi_periph/ARESETN': 188,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/interconnect_aresetn': 188,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/mb_reset': 189,\n",
       " 'iop_rpi/mb/Reset': 189,\n",
       " 'iop_rpi/rst_clk_wiz_1_100M/peripheral_aresetn': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M07_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M06_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M04_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/S00_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M05_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M09_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M10_ARESETN': 190,\n",
       " 'iop_rpi/peripheral_aresetn': 190,\n",
       " 'iop_rpi/iic_subsystem/s_axi_aresetn1': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M02_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M08_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M03_ARESETN': 190,\n",
       " 'iop_rpi/spi_subsystem/s_axi_aresetn': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M01_ARESETN': 190,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M00_ARESETN': 190,\n",
       " 'iop_rpi/intc/s_axi_aresetn': 190,\n",
       " 'iop_rpi/rpi_gpio/s_axi_aresetn': 190,\n",
       " 'iop_rpi/timers_subsystem/s_axi_aresetn': 190,\n",
       " 'iop_rpi/timers_subsystem/s_axi_aresetn1': 191,\n",
       " 'iop_rpi/spi_subsystem/s_axi_aresetn1': 191,\n",
       " 'iop_rpi/iic_subsystem/s_axi_aresetn': 191,\n",
       " 'iop_rpi/uartlite/s_axi_aresetn': 191,\n",
       " 'iop_rpi/microblaze_0_axi_periph/M11_ARESETN': 191,\n",
       " 'iop_rpi/mb_bram_ctrl/s_axi_aresetn': 191,\n",
       " 'iop_rpi/io_switch/s_axi_aresetn': 191,\n",
       " 'iop_rpi/s_axi_aresetn': 191,\n",
       " 'iop_rpi/intr/s_axi_aresetn': 191,\n",
       " 'iop_rpi/intr_concat/In6': 192,\n",
       " 'iop_rpi/timers_subsystem/timers_interrupt': 192,\n",
       " 'iop_pmodb/intr_req': 193,\n",
       " 'iop_pmodb/dff_en_reset_vector_0/q': 193,\n",
       " 'iop_pmodb/timer/capturetrig0': 194,\n",
       " 'iop_pmodb/io_switch/timer_i': 194,\n",
       " 'iop_pmodb/intr_ack': 195,\n",
       " 'iop_pmodb/dff_en_reset_vector_0/reset': 195,\n",
       " 'iop_pmodb/intr/gpio_io_o': 196,\n",
       " 'iop_pmodb/dff_en_reset_vector_0/en': 196,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/ext_reset_in': 197,\n",
       " 'iop_pmodb/logic_1/dout': 197,\n",
       " 'iop_pmodb/dff_en_reset_vector_0/d': 197,\n",
       " 'iop_pmodb/intc/intr': 198,\n",
       " 'iop_pmodb/intr_concat/dout': 198,\n",
       " 'iop_pmodb/intr_concat/In0': 199,\n",
       " 'iop_pmodb/iic/iic2intc_irpt': 199,\n",
       " 'iop_pmodb/spi/ip2intc_irpt': 200,\n",
       " 'iop_pmodb/intr_concat/In1': 200,\n",
       " 'iop_pmodb/io_switch/timer_o': 201,\n",
       " 'iop_pmodb/timer/generateout0': 201,\n",
       " 'iop_pmodb/timer/interrupt': 202,\n",
       " 'iop_pmodb/intr_concat/In2': 202,\n",
       " 'iop_pmodb/timer/pwm0': 203,\n",
       " 'iop_pmodb/io_switch/pwm_o': 203,\n",
       " 'iop_pmodb/aux_reset_in': 204,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in': 204,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/mb_debug_sys_rst': 205,\n",
       " 'iop_pmodb/mb_debug_sys_rst': 205,\n",
       " 'iop_pmodb/intr/s_axi_aclk': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M03_ACLK': 186,\n",
       " 'iop_pmodb/spi/ext_spi_clk': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/S00_ACLK': 186,\n",
       " 'iop_pmodb/clk_100M': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M05_ACLK': 186,\n",
       " 'iop_pmodb/mb/Clk': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M00_ACLK': 186,\n",
       " 'iop_pmodb/intc/s_axi_aclk': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M07_ACLK': 186,\n",
       " 'iop_pmodb/iic/s_axi_aclk': 186,\n",
       " 'iop_pmodb/io_switch/s_axi_aclk': 186,\n",
       " 'iop_pmodb/timer/s_axi_aclk': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/ACLK': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M01_ACLK': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M04_ACLK': 186,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/slowest_sync_clk': 186,\n",
       " 'iop_pmodb/gpio/s_axi_aclk': 186,\n",
       " 'iop_pmodb/lmb/LMB_Clk': 186,\n",
       " 'iop_pmodb/dff_en_reset_vector_0/clk': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M02_ACLK': 186,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M06_ACLK': 186,\n",
       " 'iop_pmodb/spi/s_axi_aclk': 186,\n",
       " 'iop_pmodb/mb_bram_ctrl/s_axi_aclk': 186,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/bus_struct_reset': 207,\n",
       " 'iop_pmodb/lmb/SYS_Rst': 207,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/interconnect_aresetn': 208,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/ARESETN': 208,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/mb_reset': 209,\n",
       " 'iop_pmodb/mb/Reset': 209,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M01_ARESETN': 210,\n",
       " 'iop_pmodb/intc/s_axi_aresetn': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M05_ARESETN': 210,\n",
       " 'iop_pmodb/rst_clk_wiz_1_100M/peripheral_aresetn': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M06_ARESETN': 210,\n",
       " 'iop_pmodb/spi/s_axi_aresetn': 210,\n",
       " 'iop_pmodb/peripheral_aresetn': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M04_ARESETN': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M00_ARESETN': 210,\n",
       " 'iop_pmodb/gpio/s_axi_aresetn': 210,\n",
       " 'iop_pmodb/timer/s_axi_aresetn': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M02_ARESETN': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/S00_ARESETN': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M07_ARESETN': 210,\n",
       " 'iop_pmodb/io_switch/s_axi_aresetn': 210,\n",
       " 'iop_pmodb/iic/s_axi_aresetn': 210,\n",
       " 'iop_pmodb/microblaze_0_axi_periph/M03_ARESETN': 210,\n",
       " 'iop_pmodb/intr/s_axi_aresetn': 191,\n",
       " 'iop_pmodb/mb_bram_ctrl/s_axi_aresetn': 191,\n",
       " 'iop_pmodb/s_axi_aresetn': 191,\n",
       " 'iop_pmoda/intr_req': 212,\n",
       " 'iop_pmoda/dff_en_reset_vector_0/q': 212,\n",
       " 'iop_pmoda/io_switch/timer_i': 213,\n",
       " 'iop_pmoda/timer/capturetrig0': 213,\n",
       " 'iop_pmoda/dff_en_reset_vector_0/reset': 214,\n",
       " 'iop_pmoda/intr_ack': 214,\n",
       " 'iop_pmoda/intr/gpio_io_o': 215,\n",
       " 'iop_pmoda/dff_en_reset_vector_0/en': 215,\n",
       " 'iop_pmoda/dff_en_reset_vector_0/d': 216,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/ext_reset_in': 216,\n",
       " 'iop_pmoda/logic_1/dout': 216,\n",
       " 'iop_pmoda/intr_concat/In0': 217,\n",
       " 'iop_pmoda/iic/iic2intc_irpt': 217,\n",
       " 'iop_pmoda/intc/intr': 218,\n",
       " 'iop_pmoda/intr_concat/dout': 218,\n",
       " 'iop_pmoda/spi/ip2intc_irpt': 219,\n",
       " 'iop_pmoda/intr_concat/In1': 219,\n",
       " 'iop_pmoda/timer/generateout0': 220,\n",
       " 'iop_pmoda/io_switch/timer_o': 220,\n",
       " 'iop_pmoda/timer/interrupt': 221,\n",
       " 'iop_pmoda/intr_concat/In2': 221,\n",
       " 'iop_pmoda/timer/pwm0': 222,\n",
       " 'iop_pmoda/io_switch/pwm_o': 222,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in': 223,\n",
       " 'iop_pmoda/aux_reset_in': 223,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/mb_debug_sys_rst': 205,\n",
       " 'iop_pmoda/mb_debug_sys_rst': 205,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M00_ACLK': 186,\n",
       " 'iop_pmoda/spi/ext_spi_clk': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M03_ACLK': 186,\n",
       " 'iop_pmoda/mb/Clk': 186,\n",
       " 'iop_pmoda/lmb/LMB_Clk': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M01_ACLK': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/S00_ACLK': 186,\n",
       " 'iop_pmoda/mb_bram_ctrl/s_axi_aclk': 186,\n",
       " 'iop_pmoda/dff_en_reset_vector_0/clk': 186,\n",
       " 'iop_pmoda/io_switch/s_axi_aclk': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M04_ACLK': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M02_ACLK': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M07_ACLK': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/ACLK': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M05_ACLK': 186,\n",
       " 'iop_pmoda/intc/s_axi_aclk': 186,\n",
       " 'iop_pmoda/iic/s_axi_aclk': 186,\n",
       " 'iop_pmoda/gpio/s_axi_aclk': 186,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/slowest_sync_clk': 186,\n",
       " 'iop_pmoda/intr/s_axi_aclk': 186,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M06_ACLK': 186,\n",
       " 'iop_pmoda/clk_100M': 186,\n",
       " 'iop_pmoda/spi/s_axi_aclk': 186,\n",
       " 'iop_pmoda/timer/s_axi_aclk': 186,\n",
       " 'iop_pmoda/lmb/SYS_Rst': 226,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/bus_struct_reset': 226,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/ARESETN': 227,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/interconnect_aresetn': 227,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/mb_reset': 228,\n",
       " 'iop_pmoda/mb/Reset': 228,\n",
       " 'iop_pmoda/io_switch/s_axi_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/S00_ARESETN': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M02_ARESETN': 229,\n",
       " 'iop_pmoda/iic/s_axi_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M07_ARESETN': 229,\n",
       " 'iop_pmoda/intc/s_axi_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M03_ARESETN': 229,\n",
       " 'iop_pmoda/peripheral_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M06_ARESETN': 229,\n",
       " 'iop_pmoda/spi/s_axi_aresetn': 229,\n",
       " 'iop_pmoda/gpio/s_axi_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M01_ARESETN': 229,\n",
       " 'iop_pmoda/rst_clk_wiz_1_100M/peripheral_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M04_ARESETN': 229,\n",
       " 'iop_pmoda/timer/s_axi_aresetn': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M00_ARESETN': 229,\n",
       " 'iop_pmoda/microblaze_0_axi_periph/M05_ARESETN': 229,\n",
       " 'iop_pmoda/mb_bram_ctrl/s_axi_aresetn': 191,\n",
       " 'iop_pmoda/s_axi_aresetn': 191,\n",
       " 'iop_pmoda/intr/s_axi_aresetn': 191,\n",
       " 'iop_arduino/io_switch/timer_i': 231,\n",
       " 'iop_arduino/timers_subsystem/capture_i': 231,\n",
       " 'iop_arduino/intr_req': 232,\n",
       " 'iop_arduino/dff_en_reset_vector_0/q': 232,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/ext_reset_in': 233,\n",
       " 'iop_arduino/logic_1/dout': 233,\n",
       " 'iop_arduino/dff_en_reset_vector_0/d': 233,\n",
       " 'iop_arduino/interrupt_concat/dout': 234,\n",
       " 'iop_arduino/intc/intr': 234,\n",
       " 'iop_arduino/interrupt_concat/In5': 235,\n",
       " 'iop_arduino/arduino_gpio/ip2intc_irpt': 235,\n",
       " 'iop_arduino/iic_direct/iic2intc_irpt': 236,\n",
       " 'iop_arduino/interrupt_concat/In1': 236,\n",
       " 'iop_arduino/intr_ack': 237,\n",
       " 'iop_arduino/dff_en_reset_vector_0/reset': 237,\n",
       " 'iop_arduino/intr/gpio_io_o': 238,\n",
       " 'iop_arduino/dff_en_reset_vector_0/en': 238,\n",
       " 'iop_arduino/spi_subsystem/ip2intc_irpt': 239,\n",
       " 'iop_arduino/interrupt_concat/In2': 239,\n",
       " 'iop_arduino/interrupt_concat/In3': 240,\n",
       " 'iop_arduino/spi_subsystem/ip2intc_irpt1': 240,\n",
       " 'iop_arduino/interrupt_concat/In0': 241,\n",
       " 'iop_arduino/timers_subsystem/mb3_timer_interrupts': 241,\n",
       " 'iop_arduino/interrupt_concat/In4': 242,\n",
       " 'iop_arduino/uartlite/interrupt': 242,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in': 243,\n",
       " 'iop_arduino/aux_reset_in': 243,\n",
       " 'iop_arduino/mb_debug_sys_rst': 205,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/mb_debug_sys_rst': 205,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M12_ACLK': 186,\n",
       " 'iop_arduino/intr/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M03_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M14_ACLK': 186,\n",
       " 'iop_arduino/timers_subsystem/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M01_ACLK': 186,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/slowest_sync_clk': 186,\n",
       " 'iop_arduino/io_switch/s_axi_aclk': 186,\n",
       " 'iop_arduino/dff_en_reset_vector_0/clk': 186,\n",
       " 'iop_arduino/xadc/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M09_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M11_ACLK': 186,\n",
       " 'iop_arduino/mb_bram_ctrl/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M05_ACLK': 186,\n",
       " 'iop_arduino/clk_100M': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M15_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M04_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M16_ACLK': 186,\n",
       " 'iop_arduino/spi_subsystem/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M00_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M06_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M07_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M08_ACLK': 186,\n",
       " 'iop_arduino/uartlite/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M02_ACLK': 186,\n",
       " 'iop_arduino/iic_direct/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M13_ACLK': 186,\n",
       " 'iop_arduino/intc/s_axi_aclk': 186,\n",
       " 'iop_arduino/arduino_gpio/s_axi_aclk': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/S00_ACLK': 186,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M10_ACLK': 186,\n",
       " 'iop_arduino/lmb/LMB_Clk': 186,\n",
       " 'iop_arduino/mb/Clk': 186,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/bus_struct_reset': 246,\n",
       " 'iop_arduino/lmb/SYS_Rst': 246,\n",
       " 'iop_arduino/microblaze_0_axi_periph/ARESETN': 247,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/interconnect_aresetn': 247,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/mb_reset': 248,\n",
       " 'iop_arduino/mb/Reset': 248,\n",
       " 'iop_arduino/io_switch/s_axi_aresetn': 249,\n",
       " 'iop_arduino/timers_subsystem/s_axi_aresetn': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M13_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M04_ARESETN': 249,\n",
       " 'iop_arduino/iic_direct/s_axi_aresetn': 249,\n",
       " 'iop_arduino/arduino_gpio/s_axi_aresetn': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M01_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M00_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M15_ARESETN': 249,\n",
       " 'iop_arduino/rst_clk_wiz_1_100M/peripheral_aresetn': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M03_ARESETN': 249,\n",
       " 'iop_arduino/spi_subsystem/s_axi_aresetn': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M11_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M02_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M10_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M12_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/S00_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M05_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M07_ARESETN': 249,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M06_ARESETN': 249,\n",
       " 'iop_arduino/intc/s_axi_aresetn': 249,\n",
       " 'iop_arduino/peripheral_aresetn': 249,\n",
       " 'iop_arduino/xadc/s_axi_aresetn': 191,\n",
       " 'iop_arduino/intr/s_axi_aresetn': 191,\n",
       " 'iop_arduino/spi_subsystem/s_axi_aresetn1': 191,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M14_ARESETN': 191,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M16_ARESETN': 191,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M08_ARESETN': 191,\n",
       " 'iop_arduino/uartlite/s_axi_aresetn': 191,\n",
       " 'iop_arduino/microblaze_0_axi_periph/M09_ARESETN': 191,\n",
       " 'iop_arduino/mb_bram_ctrl/s_axi_aresetn': 191,\n",
       " 'iop_arduino/s_axi_aresetn': 191,\n",
       " 'iop_arduino/timers_subsystem/s_axi_aresetn1': 191,\n",
       " 'iop_arduino/io_switch/timer_o': 251,\n",
       " 'iop_arduino/timers_subsystem/generate_o': 251,\n",
       " 'iop_arduino/timers_subsystem/pwm_o': 252,\n",
       " 'iop_arduino/io_switch/pwm_o': 252,\n",
       " 'axi_interconnect_0/S00_ARESETN': 229,\n",
       " 'axi_interconnect_0/S01_ARESETN': 210,\n",
       " 'axi_interconnect_0/S02_ARESETN': 249,\n",
       " 'axi_interconnect_0/S03_ARESETN': 190,\n",
       " 'audio_codec_ctrl_0/sdata_i': 253,\n",
       " 'audio_codec_ctrl_0/bclk': 254,\n",
       " 'audio_codec_ctrl_0/lrclk': 255,\n",
       " 'audio_codec_ctrl_0/sdata_o': 256,\n",
       " 'audio_codec_ctrl_0/codec_address': 257,\n",
       " 'concat_interrupts/In5': 258,\n",
       " 'btns_gpio/ip2intc_irpt': 258,\n",
       " 'clk_wiz_10MHz/clk_out1': 259,\n",
       " 'concat_interrupts/dout': 260,\n",
       " 'system_interrupts/intr': 260,\n",
       " 'concat_pmodb/dout': 160,\n",
       " 'concat_rp/dout': 166,\n",
       " 'concat_pmodb/In2': 261,\n",
       " 'concat_pmodb/In3': 261,\n",
       " 'concat_rp/In2': 261,\n",
       " 'constant_8bit_0/dout': 261,\n",
       " 'concat_pmodb/In0': 262,\n",
       " 'slice_pmodb_gpio/gpio_i': 262,\n",
       " 'concat_pmodb/In1': 263,\n",
       " 'slice_pmodb_gpio/gpio_t': 263,\n",
       " 'mb_iop_pmoda_intr_ack/Dout': 214,\n",
       " 'iop_interrupts/In0': 212,\n",
       " 'mb_iop_pmodb_intr_ack/Dout': 195,\n",
       " 'iop_interrupts/In1': 193,\n",
       " 'iop_interrupts/In2': 232,\n",
       " 'iop_interrupts/In3': 172,\n",
       " 'concat_interrupts/In4': 264,\n",
       " 'iop_interrupts/dout': 264,\n",
       " 'leds_gpio/ip2intc_irpt': 265,\n",
       " 'concat_interrupts/In3': 265,\n",
       " 'logic_1/dout': 167,\n",
       " 'mb_iop_arduino_intr_ack/Dout': 237,\n",
       " 'mb_iop_pmoda_reset/Dout': 223,\n",
       " 'mb_iop_pmodb_reset/Dout': 204,\n",
       " 'mb_iop_arduino_reset/Dout': 243,\n",
       " 'mb_iop_rpi_intr_ack/Dout': 174,\n",
       " 'mb_iop_rpi_reset/Dout': 184,\n",
       " 'mdm_1/Debug_SYS_Rst': 205,\n",
       " 'pmoda_rp_pin_sel/Dout': 128,\n",
       " 'ps7_0_axi_periph1/M02_ACLK': 186,\n",
       " 'ps7_0_axi_periph/ACLK': 186,\n",
       " 'switches_gpio/s_axi_aclk': 186,\n",
       " 'axi_interconnect_0/S02_ACLK': 186,\n",
       " 'clk_wiz_10MHz/clk_in1': 186,\n",
       " 'audio_codec_ctrl_0/s_axi_aclk': 186,\n",
       " 'axi_interconnect_0/S03_ACLK': 186,\n",
       " 'ps7_0/M_AXI_GP0_ACLK': 186,\n",
       " 'rst_ps7_0_fclk0/slowest_sync_clk': 186,\n",
       " 'ps7_0_axi_periph/M04_ACLK': 186,\n",
       " 'ps7_0_axi_periph1/ACLK': 186,\n",
       " 'ps7_0_axi_periph1/M01_ACLK': 186,\n",
       " 'ps7_0_axi_periph1/S00_ACLK': 186,\n",
       " 'ps7_0_axi_periph/M03_ACLK': 186,\n",
       " 'ps7_0_axi_periph1/M00_ACLK': 186,\n",
       " 'ps7_0_axi_periph/M07_ACLK': 186,\n",
       " 'ps7_0_axi_periph1/M03_ACLK': 186,\n",
       " 'leds_gpio/s_axi_aclk': 186,\n",
       " 'ps7_0_axi_periph/S00_ACLK': 186,\n",
       " 'axi_interconnect_0/S01_ACLK': 186,\n",
       " 'ps7_0/FCLK_CLK0': 186,\n",
       " 'axi_interconnect_0/ACLK': 186,\n",
       " 'ps7_0_axi_periph/M06_ACLK': 186,\n",
       " 'system_interrupts/s_axi_aclk': 186,\n",
       " 'ps7_0_axi_periph/M02_ACLK': 186,\n",
       " 'ps7_0/S_AXI_GP0_ACLK': 186,\n",
       " 'ps7_0_axi_periph/M05_ACLK': 186,\n",
       " 'rgbleds_gpio/s_axi_aclk': 186,\n",
       " 'axi_interconnect_0/S00_ACLK': 186,\n",
       " 'ps7_0_axi_periph/M01_ACLK': 186,\n",
       " 'ps7_0_axi_periph/M00_ACLK': 186,\n",
       " 'btns_gpio/s_axi_aclk': 186,\n",
       " 'axi_interconnect_0/M00_ACLK': 186,\n",
       " 'ps7_0/S_AXI_HP0_ACLK': 143,\n",
       " 'rst_ps7_0_fclk1/slowest_sync_clk': 143,\n",
       " 'ps7_0/FCLK_CLK1': 143,\n",
       " 'ps7_0/FCLK_CLK2': 142,\n",
       " 'ps7_0_axi_periph_1/M00_ACLK': 163,\n",
       " 'ps7_0_axi_periph_1/M03_ACLK': 163,\n",
       " 'axi_mem_intercon/ACLK': 163,\n",
       " 'ps7_0/M_AXI_GP1_ACLK': 163,\n",
       " 'ps7_0_axi_periph_1/S00_ACLK': 163,\n",
       " 'axi_mem_intercon/S01_ACLK': 163,\n",
       " 'ps7_0/S_AXI_HP2_ACLK': 163,\n",
       " 'ps7_0/FCLK_CLK3': 163,\n",
       " 'ps7_0_axi_periph_1/M01_ACLK': 163,\n",
       " 'ps7_0_axi_periph_1/M02_ACLK': 163,\n",
       " 'axi_mem_intercon/S00_ACLK': 163,\n",
       " 'rst_ps7_0_fclk3/slowest_sync_clk': 163,\n",
       " 'axi_mem_intercon/M00_ACLK': 163,\n",
       " 'ps7_0_axi_periph_1/ACLK': 163,\n",
       " 'ps7_0/FCLK_RESET0_N': 148,\n",
       " 'rst_ps7_0_fclk3/ext_reset_in': 148,\n",
       " 'rst_ps7_0_fclk1/ext_reset_in': 148,\n",
       " 'rst_ps7_0_fclk0/ext_reset_in': 148,\n",
       " 'mb_iop_pmodb_reset/Din': 266,\n",
       " 'ps7_0/GPIO_O': 266,\n",
       " 'mb_iop_rpi_intr_ack/Din': 266,\n",
       " 'mb_iop_pmoda_intr_ack/Din': 266,\n",
       " 'mb_iop_pmoda_reset/Din': 266,\n",
       " 'mb_iop_arduino_intr_ack/Din': 266,\n",
       " 'pmoda_rp_pin_sel/Din': 266,\n",
       " 'mb_iop_rpi_reset/Din': 266,\n",
       " 'mb_iop_arduino_reset/Din': 266,\n",
       " 'mb_iop_pmodb_intr_ack/Din': 266,\n",
       " 'ps7_0_axi_periph/ARESETN': 139,\n",
       " 'axi_interconnect_0/ARESETN': 139,\n",
       " 'ps7_0_axi_periph1/ARESETN': 139,\n",
       " 'rst_ps7_0_fclk0/interconnect_aresetn': 139,\n",
       " 'ps7_0_axi_periph1/M00_ARESETN': 191,\n",
       " 'system_interrupts/s_axi_aresetn': 191,\n",
       " 'btns_gpio/s_axi_aresetn': 191,\n",
       " 'audio_codec_ctrl_0/s_axi_aresetn': 191,\n",
       " 'ps7_0_axi_periph1/M01_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M07_ARESETN': 191,\n",
       " 'clk_wiz_10MHz/resetn': 191,\n",
       " 'ps7_0_axi_periph1/M02_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M03_ARESETN': 191,\n",
       " 'switches_gpio/s_axi_aresetn': 191,\n",
       " 'ps7_0_axi_periph/M06_ARESETN': 191,\n",
       " 'rst_ps7_0_fclk0/peripheral_aresetn': 191,\n",
       " 'axi_interconnect_0/M00_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M00_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M04_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/S00_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M02_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M01_ARESETN': 191,\n",
       " 'rgbleds_gpio/s_axi_aresetn': 191,\n",
       " 'leds_gpio/s_axi_aresetn': 191,\n",
       " 'ps7_0_axi_periph1/M03_ARESETN': 191,\n",
       " 'ps7_0_axi_periph1/S00_ARESETN': 191,\n",
       " 'ps7_0_axi_periph/M05_ARESETN': 191,\n",
       " 'rst_ps7_0_fclk1/interconnect_aresetn': 153,\n",
       " 'rst_ps7_0_fclk1/peripheral_aresetn': 154,\n",
       " 'rst_ps7_0_fclk3/interconnect_aresetn': 267,\n",
       " 'ps7_0_axi_periph_1/ARESETN': 267,\n",
       " 'axi_mem_intercon/ARESETN': 267,\n",
       " 'ps7_0_axi_periph_1/S00_ARESETN': 164,\n",
       " 'axi_mem_intercon/S01_ARESETN': 164,\n",
       " 'ps7_0_axi_periph_1/M02_ARESETN': 164,\n",
       " 'rst_ps7_0_fclk3/peripheral_aresetn': 164,\n",
       " 'ps7_0_axi_periph_1/M00_ARESETN': 164,\n",
       " 'ps7_0_axi_periph_1/M03_ARESETN': 164,\n",
       " 'axi_mem_intercon/S00_ARESETN': 164,\n",
       " 'ps7_0_axi_periph_1/M01_ARESETN': 164,\n",
       " 'axi_mem_intercon/M00_ARESETN': 164,\n",
       " 'concat_interrupts/In6': 268,\n",
       " 'switches_gpio/ip2intc_irpt': 268,\n",
       " 'xlconcat_0/In0': 269,\n",
       " 'system_interrupts/irq': 269,\n",
       " 'concat_interrupts/In2': 171,\n",
       " 'concat_interrupts/In1': 165,\n",
       " 'concat_interrupts/In0': 159,\n",
       " 'concat_rp/In0': 131,\n",
       " 'concat_rp/In1': 138,\n",
       " 'xlconcat_0/dout': 270,\n",
       " 'ps7_0/IRQ_F2P': 270}"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parser.pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'mb_iop_arduino_intr_ack': {'index': 6,\n",
       "  'state': None,\n",
       "  'pins': {'iop_arduino/dff_en_reset_vector_0/reset',\n",
       "   'iop_arduino/intr_ack',\n",
       "   'mb_iop_arduino_intr_ack/Dout'}},\n",
       " 'mb_iop_arduino_reset': {'index': 2,\n",
       "  'state': None,\n",
       "  'pins': {'iop_arduino/aux_reset_in',\n",
       "   'iop_arduino/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_arduino_reset/Dout'}},\n",
       " 'mb_iop_pmoda_intr_ack': {'index': 4,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmoda/dff_en_reset_vector_0/reset',\n",
       "   'iop_pmoda/intr_ack',\n",
       "   'mb_iop_pmoda_intr_ack/Dout'}},\n",
       " 'mb_iop_pmoda_reset': {'index': 0,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmoda/aux_reset_in',\n",
       "   'iop_pmoda/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_pmoda_reset/Dout'}},\n",
       " 'mb_iop_pmodb_intr_ack': {'index': 5,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmodb/dff_en_reset_vector_0/reset',\n",
       "   'iop_pmodb/intr_ack',\n",
       "   'mb_iop_pmodb_intr_ack/Dout'}},\n",
       " 'mb_iop_pmodb_reset': {'index': 1,\n",
       "  'state': None,\n",
       "  'pins': {'iop_pmodb/aux_reset_in',\n",
       "   'iop_pmodb/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_pmodb_reset/Dout'}},\n",
       " 'mb_iop_rpi_intr_ack': {'index': 7,\n",
       "  'state': None,\n",
       "  'pins': {'iop_rpi/dff_en_reset_vector_0/reset',\n",
       "   'iop_rpi/intr_ack',\n",
       "   'mb_iop_rpi_intr_ack/Dout'}},\n",
       " 'mb_iop_rpi_reset': {'index': 3,\n",
       "  'state': None,\n",
       "  'pins': {'iop_rpi/aux_reset_in',\n",
       "   'iop_rpi/rst_clk_wiz_1_100M/aux_reset_in',\n",
       "   'mb_iop_rpi_reset/Dout'}},\n",
       " 'pmoda_rp_pin_sel': {'index': 8,\n",
       "  'state': None,\n",
       "  'pins': {'pmoda_rp_pin_sel/Dout',\n",
       "   'wire_distribution_network/pmoda_rpi_o_sel/sel',\n",
       "   'wire_distribution_network/pmoda_rpi_t_sel/sel',\n",
       "   'wire_distribution_network/sel'}}}"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parser.gpio_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'video/xlconcat_0/In0': {'controller': 'system_interrupts',\n",
       "  'index': 0,\n",
       "  'fullpath': 'video/xlconcat_0/In0'},\n",
       " 'video/axi_vdma/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 0,\n",
       "  'fullpath': 'video/axi_vdma/s2mm_introut'},\n",
       " 'video/xlconcat_0/In1': {'controller': 'system_interrupts',\n",
       "  'index': 1,\n",
       "  'fullpath': 'video/xlconcat_0/In1'},\n",
       " 'video/axi_vdma/mm2s_introut': {'controller': 'system_interrupts',\n",
       "  'index': 1,\n",
       "  'fullpath': 'video/axi_vdma/mm2s_introut'},\n",
       " 'video/hdmi_out/vtc_out_irq': {'controller': 'system_interrupts',\n",
       "  'index': 2,\n",
       "  'fullpath': 'video/hdmi_out/vtc_out_irq'},\n",
       " 'video/xlconcat_0/In2': {'controller': 'system_interrupts',\n",
       "  'index': 2,\n",
       "  'fullpath': 'video/xlconcat_0/In2'},\n",
       " 'video/xlconcat_0/In3': {'controller': 'system_interrupts',\n",
       "  'index': 3,\n",
       "  'fullpath': 'video/xlconcat_0/In3'},\n",
       " 'video/hdmi_in/vtc_in_irq': {'controller': 'system_interrupts',\n",
       "  'index': 3,\n",
       "  'fullpath': 'video/hdmi_in/vtc_in_irq'},\n",
       " 'video/xlconcat_0/In4': {'controller': 'system_interrupts',\n",
       "  'index': 4,\n",
       "  'fullpath': 'video/xlconcat_0/In4'},\n",
       " 'video/hdmi_in/hdmi_in_hpd_irq': {'controller': 'system_interrupts',\n",
       "  'index': 4,\n",
       "  'fullpath': 'video/hdmi_in/hdmi_in_hpd_irq'},\n",
       " 'video/xlconcat_0/In5': {'controller': 'system_interrupts',\n",
       "  'index': 5,\n",
       "  'fullpath': 'video/xlconcat_0/In5'},\n",
       " 'video/hdmi_out/hdmi_out_hpd_irq': {'controller': 'system_interrupts',\n",
       "  'index': 5,\n",
       "  'fullpath': 'video/hdmi_out/hdmi_out_hpd_irq'},\n",
       " 'trace_analyzer_pmodb/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 6,\n",
       "  'fullpath': 'trace_analyzer_pmodb/s2mm_introut'},\n",
       " 'concat_interrupts/In1': {'controller': 'system_interrupts',\n",
       "  'index': 6,\n",
       "  'fullpath': 'concat_interrupts/In1'},\n",
       " 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 6,\n",
       "  'fullpath': 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut'},\n",
       " 'concat_interrupts/In2': {'controller': 'system_interrupts',\n",
       "  'index': 7,\n",
       "  'fullpath': 'concat_interrupts/In2'},\n",
       " 'trace_analyzer_pi/axi_dma_0/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 7,\n",
       "  'fullpath': 'trace_analyzer_pi/axi_dma_0/s2mm_introut'},\n",
       " 'trace_analyzer_pi/s2mm_introut': {'controller': 'system_interrupts',\n",
       "  'index': 7,\n",
       "  'fullpath': 'trace_analyzer_pi/s2mm_introut'},\n",
       " 'leds_gpio/ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "  'index': 8,\n",
       "  'fullpath': 'leds_gpio/ip2intc_irpt'},\n",
       " 'concat_interrupts/In3': {'controller': 'system_interrupts',\n",
       "  'index': 8,\n",
       "  'fullpath': 'concat_interrupts/In3'},\n",
       " 'iop_pmoda/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 9,\n",
       "  'fullpath': 'iop_pmoda/intr_req'},\n",
       " 'iop_interrupts/In0': {'controller': 'system_interrupts',\n",
       "  'index': 9,\n",
       "  'fullpath': 'iop_interrupts/In0'},\n",
       " 'iop_pmoda/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 9,\n",
       "  'fullpath': 'iop_pmoda/dff_en_reset_vector_0/q'},\n",
       " 'iop_interrupts/In1': {'controller': 'system_interrupts',\n",
       "  'index': 10,\n",
       "  'fullpath': 'iop_interrupts/In1'},\n",
       " 'iop_pmodb/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 10,\n",
       "  'fullpath': 'iop_pmodb/intr_req'},\n",
       " 'iop_pmodb/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 10,\n",
       "  'fullpath': 'iop_pmodb/dff_en_reset_vector_0/q'},\n",
       " 'iop_arduino/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 11,\n",
       "  'fullpath': 'iop_arduino/intr_req'},\n",
       " 'iop_interrupts/In2': {'controller': 'system_interrupts',\n",
       "  'index': 11,\n",
       "  'fullpath': 'iop_interrupts/In2'},\n",
       " 'iop_arduino/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 11,\n",
       "  'fullpath': 'iop_arduino/dff_en_reset_vector_0/q'},\n",
       " 'iop_interrupts/In3': {'controller': 'system_interrupts',\n",
       "  'index': 12,\n",
       "  'fullpath': 'iop_interrupts/In3'},\n",
       " 'iop_rpi/intr_req': {'controller': 'system_interrupts',\n",
       "  'index': 12,\n",
       "  'fullpath': 'iop_rpi/intr_req'},\n",
       " 'iop_rpi/dff_en_reset_vector_0/q': {'controller': 'system_interrupts',\n",
       "  'index': 12,\n",
       "  'fullpath': 'iop_rpi/dff_en_reset_vector_0/q'},\n",
       " 'concat_interrupts/In5': {'controller': 'system_interrupts',\n",
       "  'index': 13,\n",
       "  'fullpath': 'concat_interrupts/In5'},\n",
       " 'btns_gpio/ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "  'index': 13,\n",
       "  'fullpath': 'btns_gpio/ip2intc_irpt'},\n",
       " 'concat_interrupts/In6': {'controller': 'system_interrupts',\n",
       "  'index': 14,\n",
       "  'fullpath': 'concat_interrupts/In6'},\n",
       " 'switches_gpio/ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "  'index': 14,\n",
       "  'fullpath': 'switches_gpio/ip2intc_irpt'}}"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parser.interrupt_pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'system_interrupts': {'parent': '', 'index': 0}}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "parser.interrupt_controllers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "parser.hierarchy_dict['iop_arduino']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "parser.clock_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{0: {'enable': 1, 'divisor0': 5, 'divisor1': 2},\n",
       " 1: {'enable': 1, 'divisor0': 7, 'divisor1': 1},\n",
       " 2: {'enable': 1, 'divisor0': 5, 'divisor1': 1},\n",
       " 3: {'enable': 1, 'divisor0': 5, 'divisor1': 2}}"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "getattr(parser, 'clock_dict')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "tcl_name = 'parse.txt'\n",
    "  \n",
    "pat1 = 'connect_bd_net'\n",
    "pat2 = '[get_bd_pins processing_system7_0/GPIO_O]'\n",
    "result = {}\n",
    "gpio_pool1 = set()\n",
    "gpio_pool2 = set()\n",
    "with open(tcl_name, 'r') as f:\n",
    "    for line in f:\n",
    "        if not line.startswith('#') and (pat1 in line) and (pat2 in line):\n",
    "            gpio_pool1 = gpio_pool1.union(set(re.findall(\n",
    "                    '\\[get_bd_pins (.+?)/Din\\]', line, re.IGNORECASE)))\n",
    "            \n",
    "while gpio_pool1:\n",
    "    gpio_net = gpio_pool1.pop()\n",
    "    if not gpio_net in gpio_pool2:\n",
    "        pat3 = '[get_bd_pins ' + gpio_net + '/Din]'\n",
    "        gpio_pool2.add(gpio_net)\n",
    "        with open(tcl_name, 'r') as f:\n",
    "            for line in f:\n",
    "                if not line.startswith('#') and (pat1 in line) and \\\n",
    "                (pat3 in line):\n",
    "                    gpio_pool1 = gpio_pool1.union(set(re.findall(\n",
    "                            '\\[get_bd_pins (.+?)/Din\\]', line, re.IGNORECASE)))\n",
    "        gpio_pool1.discard(gpio_net)\n",
    "            \n",
    "gpio_list = list(gpio_pool2)\n",
    "print(gpio_list)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"\n",
    "index = 0\n",
    "match = []\n",
    "for i in gpio_list:\n",
    "    pat4 = \"create_bd_cell -type ip -vlnv (.+?) \" + i + \"($| )\"\n",
    "    with open(tcl_name, 'r') as f:\n",
    "        for line in f:\n",
    "            if not line.startswith('#'):\n",
    "                m = re.search(pat4, line, re.IGNORECASE)\n",
    "                if m:\n",
    "                    match.append(m.group(2))\n",
    "                    continue\n",
    "print(match)\n",
    "\"\"\"\n",
    "with open('parse.txt') as f:\n",
    "    file_str =''.join(line.replace('\\n',' ').replace('\\r','') for line in f\n",
    "                     and not line.startswith('#'))\n",
    "    print(file_str)\n",
    "    for j in gpio_list:\n",
    "        pat5 = \"set_property -dict \\[ list \\\\\\\\ \"+\\\n",
    "            \"CONFIG.DIN_FROM {([0-9]+)} \\\\\\\\ \"+\\\n",
    "            \"CONFIG.DIN_TO {([0-9]+)} \\\\\\\\ \"+\\\n",
    "            \"CONFIG.DIN_WIDTH {([0-9]+)} \\\\\\\\ \"+\\\n",
    "            \"CONFIG.DOUT_WIDTH {([0-9]+)} \\\\\\\\ \"+\\\n",
    "            \"\\] \\$\" + j\n",
    "        print(pat5)\n",
    "        m = re.search(pat5,file_str,re.IGNORECASE)\n",
    "        if m:\n",
    "            index = m.group(1)\n",
    "            result[j] = [int(index), None]\n",
    "                    \n",
    "print(result)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "str1 = 'create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 mb3_timer_capture_4'\n",
    "str2 = 'set mb3_timer_capture_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 mb3_timer_capture_5 ]'\n",
    "pat1 = \"create_bd_cell -type ip -vlnv (.+?) (.+?)($| )\"\n",
    "match1 = re.search(pat1, str2, re.IGNORECASE)\n",
    "match1.group(2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open('parse.txt') as f:\n",
    "    data=''.join(line.replace('\\n',' ').replace('\\r','') for line in f)\n",
    "print(data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "str1 = \"[123 456\\ $2]\"\n",
    "pat1 = \"\\[(.+?) (.+?)\\\\\\\\ \\$(.+?)]\"\n",
    "m = re.search(pat1, str1, re.IGNORECASE)\n",
    "if m:\n",
    "    print(m.group(1))\n",
    "    print(m.group(2))\n",
    "    print(type(m.group(1)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "a = [1,2,3]\n",
    "print(a[-1])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print(a)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "prop_name_regex = \"CONFIG.DIN_FROM {([0-9]+)} \\\\\\\\\"\n",
    "str1 =  \"CONFIG.DIN_FROM {13} \\\\\"\n",
    "m = re.search(prop_name_regex,str1)\n",
    "if m:\n",
    "    print(m.group(1))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "a = {1:'mb_1_reset', 2:'mb_2_reset'}\n",
    "res = dict((v,[k,None]) for k,v in a.items() if k>1)\n",
    "print(res)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "a = {1:'mb_1_reset', 2:'mb_2_reset'}\n",
    "b = a.copy()\n",
    "a.clear()\n",
    "print(b)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "a = {1:['mb_1_reset',None], 2:['mb_2_reset','running']}\n",
    "a = {i:j for i,j in a.items() if j[1] is not None}\n",
    "print(a)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "str1 = \" set processing_system7_0 [ create_bd_cell -type ip -vlnv \"+\\\n",
    "        \"xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]\"\n",
    "ip_regex = \"create_bd_cell -type ip -vlnv \" + \\\n",
    "                   \"(.+?):ip:(.+?):(.+?) (.+?) \"\n",
    "m = re.search(ip_regex,str1)\n",
    "print(m.groups())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "a = np.random.randint(0,32,10,dtype=np.uint32)\n",
    "print(a)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "f = '/home/xilinx/REVISION.bit'\n",
    "dirname = os.path.dirname(f)\n",
    "basename = os.path.basename(f).replace('.bit', '.bin')\n",
    "print(os.path.join(dirname, basename))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import Overlay\n",
    "ol = Overlay('debug.bit')\n",
    "ol.download()\n",
    "\n",
    "from pynq import Clocks\n",
    "print(f'{Clocks.fclk0_mhz}')\n",
    "print(f'{Clocks.fclk1_mhz}')\n",
    "print(f'{Clocks.fclk2_mhz}')\n",
    "print(f'{Clocks.fclk3_mhz}')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pickle\n",
    "\n",
    "exDict = {'a':1, 'b':{'name':'rock', 'age':32}, 'c':'empty'}\n",
    "with open('test.txt', 'wb') as f:\n",
    "     pickle.dump(exDict, f)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'a': 1, 'b': {'name': 'rock', 'age': 32}, 'c': 'empty'}"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "with open('test.txt', 'rb') as f:\n",
    "     inDict = pickle.load(f)\n",
    "inDict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
