("pulse_gen_7b:/\tpulse_gen_7b data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project pulse_gen_7b schematic }:a"))) (((-6.825 -3.14375) (6.35 2.26875)) "a" "Schematics" 21))("Comp:/\tComp EE382V_lib schematic" (("open" (nil hierarchy "/{EE382V_lib Comp schematic }:a"))) (((-3.95 -3.175) (7.68125 1.60625)) "a" "Schematics" 17))("strong_arm_comp:/\tstrong_arm_comp data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project strong_arm_comp schematic }:a"))) (((-5.54375 -1.825) (4.09375 2.1375)) "a" "Schematics" 15))("zz_SAR_pipeline:/\tzz_SAR_pipeline data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project zz_SAR_pipeline schematic }:a"))) (((-1.66875 -1.91875) (7.68125 1.91875)) "a" "analogArtist-Schematic" 29))("adder:/\tadder data_conv_project veriloga" (("xtopen" (nil hierarchy "/{data_conv_project adder veriloga}:a"))) nil)("zz_SAR_6b:/\tzz_SAR_6b data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project zz_SAR_6b schematic }:a"))) (((-4.175 -2.74375) (5.3125 3.30625)) "a" "Schematics" 26))("SAR_7b:/\tSAR_7b data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project SAR_7b schematic }:a"))) (((-12.88125 -5.09375) (17.13125 7.24375)) "a" "Schematics" 16))("SAR_6b:/\tSAR_6b data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project SAR_6b schematic }:a"))) (((-14.9125 -3.90625) (15.10625 8.43125)) "a" "Schematics" 12))("SAR_pipeline:/\tSAR_pipeline data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project SAR_pipeline schematic }:a"))) (((-6.61875 -3.8125) (8.60625 2.44375)) "a" "Schematics" 23))("switch_controls_7b:/\tswitch_controls_7b data_conv_project schematic" (("open" (nil hierarchy "/{data_conv_project switch_controls_7b schematic }:a"))) (((-6.98125 -2.1375) (8.89375 4.3875)) "a" "Schematics" 11))