{
  "Top": "testPipelinedMiniSADSum",
  "RtlTop": "testPipelinedMiniSADSum",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "pipeline sad {} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput2} {complete positionBoolean0type} {dim 0}} {}",
      "unroll colSADSum\/colSADSumInnerLoop {{factor 2}} {}",
      "inline sad {{off positionBoolean1}} {}",
      "pipeline colSADSum {} {}",
      "inline colSADSum {{off positionBoolean1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 0}} {}",
      "inline sadSum {} {}",
      "pipeline sadSum {} {}",
      "array_reshape testPipelinedMiniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredin1} {complete positionBoolean0type} {dim 2}} {}",
      "array_reshape testPipelinedMiniSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredin2} {complete positionBoolean0type} {dim 2}} {}",
      "interface testPipelinedMiniSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredin1}} {}",
      "interface testPipelinedMiniSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredin2}} {}",
      "inline min {{off positionBoolean1}} {}",
      "pipeline updateMiniSumTmp {} {}",
      "array_partition updateMiniSumTmp {{partition positionBooleanCmd} {variable positionBooleanTextRequiredout} {complete positionBoolean0type} {dim 0}} {}",
      "inline updateMiniSumTmp {{off positionBoolean1}} {}",
      "pipeline minStream {} {}",
      "pipeline min {} {}",
      "array_reshape min {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline testPipelinedMiniSADSum\/Loop_1 {} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "23",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "testPipelinedMiniSADSum",
    "Version": "1.0",
    "DisplayName": "Testpipelinedminisadsum",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/calcDataFlow.cpp"],
    "Vhdl": [
      "impl\/vhdl\/colSADSum.vhd",
      "impl\/vhdl\/min.vhd",
      "impl\/vhdl\/sad.vhd",
      "impl\/vhdl\/testPipelinedMiniSADSum.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/colSADSum.v",
      "impl\/verilog\/min.v",
      "impl\/verilog\/sad.v",
      "impl\/verilog\/testPipelinedMiniSADSum.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in1_V": {
      "type": "ap_fifo",
      "fifo_width": "68",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "4",
          "Bits": "68"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in2_V": {
      "type": "ap_fifo",
      "fifo_width": "68",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "4",
          "Bits": "68"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "miniSumRet_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in1_V_dout": {
      "dir": "in",
      "width": "68"
    },
    "in1_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in1_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in2_V_dout": {
      "dir": "in",
      "width": "68"
    },
    "in2_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in2_V_read": {
      "dir": "out",
      "width": "1"
    },
    "miniSumRet_V": {
      "dir": "out",
      "width": "16"
    },
    "miniSumRet_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in1_V": {
      "interfaceRef": "in1_V",
      "dir": "in"
    },
    "in2_V": {
      "interfaceRef": "in2_V",
      "dir": "in"
    },
    "miniSumRet_V": {
      "interfaceRef": "miniSumRet_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "6"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "testPipelinedMiniSADSum",
      "Instances": [
        {
          "ModuleName": "colSADSum",
          "InstanceName": "grp_colSADSum_fu_270",
          "Instances": [
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_240"
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_288"
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_336"
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_384"
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_432"
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_480"
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_528"
            }
          ]
        },
        {
          "ModuleName": "min",
          "InstanceName": "grp_min_fu_302"
        }
      ]
    },
    "Metrics": {
      "sad": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.99"
        },
        "Area": {
          "FF": "16",
          "LUT": "535",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "colSADSum": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.99"
        },
        "Area": {
          "FF": "112",
          "LUT": "3745",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "min": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.70"
        },
        "Area": {
          "FF": "64",
          "LUT": "174",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "testPipelinedMiniSADSum": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.70"
        },
        "Loops": [{
            "Name": "Loop_1",
            "TripCount": "17",
            "Latency": "21",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "1311",
          "LUT": "4342",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-09-28 17:45:02 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
