From 063157e9c6eaf6387a6301bb09b512bc20441c85 Mon Sep 17 00:00:00 2001
From: "qi.duan" <qi.duan@amlogic.com>
Date: Mon, 4 Aug 2014 10:49:48 +0800
Subject: [PATCH 4648/5965] PD#94248: dwc_otg: read phy register after turn on
 clkgate

Change-Id: I100b6051511e8537fa055680b4224a3152f0fa77
---
 drivers/amlogic/usb/dwc_otg/310/dwc_otg_attr.c | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/drivers/amlogic/usb/dwc_otg/310/dwc_otg_attr.c b/drivers/amlogic/usb/dwc_otg/310/dwc_otg_attr.c
index 83bc9b7881f8..e054b7c7912b 100755
--- a/drivers/amlogic/usb/dwc_otg/310/dwc_otg_attr.c
+++ b/drivers/amlogic/usb/dwc_otg/310/dwc_otg_attr.c
@@ -741,8 +741,7 @@ static ssize_t peri_sleepm_store(struct device *_dev,
 	dwc_otg_device_t *otg_dev = lm_get_drvdata(lm_dev);
 
 	uint32_t in = simple_strtoul(buf, NULL, 16);
-	ctrl.d32 = DWC_READ_REG32(&otg_dev->core_if->usb_peri_reg->ctrl);
-	ctrl.b.sleepm = in?0:1;
+
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON6
 	if(!in)
 	{
@@ -753,6 +752,9 @@ static ssize_t peri_sleepm_store(struct device *_dev,
 
 	}
 #endif
+	ctrl.d32 = DWC_READ_REG32(&otg_dev->core_if->usb_peri_reg->ctrl);
+	ctrl.b.sleepm = in?0:1;
+
 	DWC_WRITE_REG32(&otg_dev->core_if->usb_peri_reg->ctrl,ctrl.d32);
 
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON6
-- 
2.19.0

