<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
       Lattice Mapping Report File for Design Module 'multiplier8bit00'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     multiplier8bit00_multiplier8bit0.ngd -o
     multiplier8bit00_multiplier8bit0_map.ncd -pr
     multiplier8bit00_multiplier8bit0.prf -mp
     multiplier8bit00_multiplier8bit0.mrp -lpf C:/Users/crist/Desktop/Semestre
     2021 - 2/Arquitectura de computadoras/Parcial 1/Practicas/multiplier8bit00/
     multiplier8bit0/multiplier8bit00_multiplier8bit0_synplify.lpf -lpf
     C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de
     computadoras/Parcial 1/Practicas/multiplier8bit00/multiplier8bit00.lpf -c 0
     -gui -msgset C:/Users/crist/Desktop/Semestre 2021 - 2/Arquitectura de
     computadoras/Parcial 1/Practicas/multiplier8bit00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  03/20/21  13:15:22


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        64 out of  3432 (2%)
      SLICEs as Logic/ROM:     64 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:        128 out of  6864 (2%)
      Number used as logic LUTs:        128
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 32 + 4(JTAG) out of 115 (31%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)

      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_c[4]: 16 loads
     Net A_c[7]: 16 loads
     Net B_c[2]: 16 loads
     Net B_c[6]: 16 loads
     Net B_c[7]: 16 loads
     Net A_c[0]: 15 loads
     Net A_c[1]: 15 loads
     Net A_c[3]: 15 loads
     Net A_c[6]: 15 loads
     Net B_c[3]: 15 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| R[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[15]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[14]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[13]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[12]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[11]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[10]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[9]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[8]                | OUTPUT    | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| R[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| R[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block M000/GND undriven or does not drive anything - clipped.
Block M002/GND undriven or does not drive anything - clipped.
Block M004/GND undriven or does not drive anything - clipped.
Block M005/GND undriven or does not drive anything - clipped.

Block M010/GND undriven or does not drive anything - clipped.
Block M013/GND undriven or does not drive anything - clipped.
Block M014/GND undriven or does not drive anything - clipped.
Block M023/F01/H00/GND undriven or does not drive anything - clipped.
Block M023/F01/H01/GND undriven or does not drive anything - clipped.
Block M026/GND undriven or does not drive anything - clipped.
Block M032/F00/H00/GND undriven or does not drive anything - clipped.
Block M032/F00/H01/GND undriven or does not drive anything - clipped.
Block M036/F00/H00/GND undriven or does not drive anything - clipped.
Block M041/GND undriven or does not drive anything - clipped.
Block M043/GND undriven or does not drive anything - clipped.
Block M048/F00/H00/GND undriven or does not drive anything - clipped.
Block M048/F00/H01/GND undriven or does not drive anything - clipped.
Block M053/F00/H00/GND undriven or does not drive anything - clipped.
Block M054/F00/H00/GND undriven or does not drive anything - clipped.
Block M058/GND undriven or does not drive anything - clipped.
Block M060/GND undriven or does not drive anything - clipped.
Block M061/GND undriven or does not drive anything - clipped.
Block M064/F00/H00/GND undriven or does not drive anything - clipped.
Block M064/F00/H01/GND undriven or does not drive anything - clipped.
Block M070/F00/H00/GND undriven or does not drive anything - clipped.
Block M073/GND undriven or does not drive anything - clipped.
Block M075/GND undriven or does not drive anything - clipped.
Block M077/GND undriven or does not drive anything - clipped.
Block M080/F00/H00/GND undriven or does not drive anything - clipped.
Block M080/F00/H01/GND undriven or does not drive anything - clipped.
Block M097/F00/H00/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

     



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        





















Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
