# ADC control and conversion features

**Source**: Page 24, Chunk 157  
**Category**: ADC control and conversion features  
**Chunk Index**: 157

---

Contents RM0433
25.4.9 ADC on-off control (ADEN, ADDIS, ADRDY) . . . . . . . . . . . . . . . . . . . . 930
25.4.10 Constraints when writing the ADC control bits . . . . . . . . . . . . . . . . . . . 931
25.4.11 Channel selection (SQRx, JSQRx) . . . . . . . . . . . . . . . . . . . . . . . . . . . 931
25.4.12 Channel preselection register (ADC_PCSEL) . . . . . . . . . . . . . . . . . . . 932
25.4.13 Channel-wise programmable sampling time (SMPR1, SMPR2) . . . . . 933
25.4.14 Single conversion mode (CONT=0) . . . . . . . . . . . . . . . . . . . . . . . . . . . 934
25.4.15 Continuous conversion mode (CONT=1) . . . . . . . . . . . . . . . . . . . . . . . 934
25.4.16 Starting conversions (ADSTART, JADSTART) . . . . . . . . . . . . . . . . . . . 935
25.4.17 Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 936
25.4.18 Stopping an ongoing conversion (ADSTP, JADSTP) . . . . . . . . . . . . . . 936
25.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN,
25.4.20 Injected channel management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 941
25.4.21 Discontinuous mode (DISCEN, DISCNUM, JDISCEN) . . . . . . . . . . . . 943

---

**AI Reasoning**: The content chunk focuses on various aspects of ADC (Analog-to-Digital Converter) control and conversion processes, such as on-off control, channel selection, conversion modes, and timing. These are features related to the ADC functionality in the microcontroller, making 'features' an appropriate category. The filename captures the essence of ADC control and conversion, which is the main topic of the chunk.
