Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\FPGA\EP4CE115\CortexM0Lite\CM0\sysclkout.qsys --block-symbol-file --output-directory=F:\FPGA\EP4CE115\CortexM0Lite\CM0\sysclkout --family="Cyclone IV E" --part=EP4CE115F23I7
Progress: Loading CM0/sysclkout.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: sysclkout.altclkctrl_0: Targeting device family: Cyclone IV E.
: sysclkout.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\FPGA\EP4CE115\CortexM0Lite\CM0\sysclkout.qsys --synthesis=VERILOG --output-directory=F:\FPGA\EP4CE115\CortexM0Lite\CM0\sysclkout\synthesis --family="Cyclone IV E" --part=EP4CE115F23I7
Progress: Loading CM0/sysclkout.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 15.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: sysclkout.altclkctrl_0: Targeting device family: Cyclone IV E.
: sysclkout.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: sysclkout: Generating sysclkout "sysclkout" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity sysclkout_altclkctrl_0.
Info: altclkctrl_0: "sysclkout" instantiated altclkctrl "altclkctrl_0"
Info: sysclkout: Done "sysclkout" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
