FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2016, NVIDIA CORPORATION.  All rights reserved.
 */

#ifndef PHY_TEGRA_XUSB_H
#define PHY_TEGRA_XUSB_H

struct tegra_xusb_padctl;
struct device;

struct tegra_xusb_padctl *tegra_xusb_padctl_get(struct device *dev);
void tegra_xusb_padctl_put(struct tegra_xusb_padctl *padctl);

int tegra_xusb_padctl_usb3_save_context(struct tegra_xusb_padctl *padctl,
					unsigned int port);
int tegra_xusb_padctl_hsic_set_idle(struct tegra_xusb_padctl *padctl,
				    unsigned int port, bool idle);
int tegra_xusb_padctl_usb3_set_lfps_detect(struct tegra_xusb_padctl *padctl,
					   unsigned int port, bool enable);
int tegra_xusb_padctl_set_vbus_override(struct tegra_xusb_padctl *padctl,
/* bench 13497.5.0 8e72a7301fdc */
/* bench 13497.5.1 1530719503d9 */
/* bench 14647.6.0 551056e55fc9 */
/* bench 14647.6.1 2334767511ed */
/* bench 14647.6.2 1c61f7f4bcf2 */
/* bench 14647.6.3 7c4158ec4139 */
/* bench 13661.1.0 a2c80c46be05 */
/* bench 13661.1.1 448ff48f1fe8 */
/* bench 13661.1.2 16aedc197ed4 */
/* bench 13661.1.3 2e9dbd121537 */
/* bench 13661.1.4 99ac82c4e81b */
/* bench 13661.1.5 b47a0198339c */
/* bench 13661.1.6 ee95dc8f7bbb */
/* bench 13661.1.7 5950b7867593 */
/* bench 13661.1.8 771f57515d06 */
					 unsigned int port);
#endif /* PHY_TEGRA_XUSB_H */
