
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                     Premise(F2)
	S3= CP0[rD]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S22= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S21)
	S23= ICache.Out=>IR_ID.In                                   Premise(F12)
	S24= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S25= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S29= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S28)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S32= CtrlASIDIn=0                                           Premise(F20)
	S33= CtrlCP0=0                                              Premise(F21)
	S34= CP0[ASID]=pid                                          CP0-Hold(S0,S33)
	S35= CP0[rD]=a                                              CP0-Hold(S3,S33)
	S36= CtrlEPCIn=0                                            Premise(F22)
	S37= CtrlExCodeIn=0                                         Premise(F23)
	S38= CtrlIMMU=0                                             Premise(F24)
	S39= CtrlPC=0                                               Premise(F25)
	S40= CtrlPCInc=0                                            Premise(F26)
	S41= PC[Out]=addr                                           PC-Hold(S1,S39,S40)
	S42= CtrlIAddrReg=1                                         Premise(F27)
	S43= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S42)
	S44= CtrlICache=0                                           Premise(F28)
	S45= CtrlIR_IMMU=1                                          Premise(F29)
	S46= CtrlICacheReg=1                                        Premise(F30)
	S47= CtrlIR_ID=0                                            Premise(F31)
	S48= CtrlIMem=0                                             Premise(F32)
	S49= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                    IMem-Hold(S2,S48)
	S50= CtrlIRMux=0                                            Premise(F33)
	S51= CtrlGPR=0                                              Premise(F34)
	S52= CtrlIR_EX=0                                            Premise(F35)
	S53= CtrlIR_MEM=0                                           Premise(F36)
	S54= CtrlIR_DMMU1=0                                         Premise(F37)
	S55= CtrlIR_WB=0                                            Premise(F38)
	S56= CtrlIR_DMMU2=0                                         Premise(F39)

IF(IMMU)	S57= CP0.ASID=pid                                           CP0-Read-ASID(S34)
	S58= PC.Out=addr                                            PC-Out(S41)
	S59= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S43)
	S60= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S43)
	S61= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S43)
	S62= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F40)
	S63= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F41)
	S64= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F42)
	S65= IAddrReg.Out=>IMem.RAddr                               Premise(F43)
	S66= IMem.RAddr={pid,addr}                                  Path(S59,S65)
	S67= IMem.Out={16,0,rT,rD,0,sel}                            IMem-Read(S66,S49)
	S68= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S66,S49)
	S69= IMem.Out=>IRMux.MemData                                Premise(F44)
	S70= IRMux.MemData={16,0,rT,rD,0,sel}                       Path(S67,S69)
	S71= IRMux.Out={16,0,rT,rD,0,sel}                           IRMux-Select2(S70)
	S72= ICacheReg.Out=>IRMux.CacheData                         Premise(F45)
	S73= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F46)
	S74= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F47)
	S75= IRMux.Out=>IR_ID.In                                    Premise(F48)
	S76= IR_ID.In={16,0,rT,rD,0,sel}                            Path(S71,S75)
	S77= IMem.MEM8WordOut=>ICache.WData                         Premise(F49)
	S78= ICache.WData=IMemGet8Word({pid,addr})                  Path(S68,S77)
	S79= PC.Out=>ICache.IEA                                     Premise(F50)
	S80= ICache.IEA=addr                                        Path(S58,S79)
	S81= ICache.Hit=ICacheHit(addr)                             ICache-Search(S80)
	S82= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F51)
	S83= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F52)
	S84= CtrlASIDIn=0                                           Premise(F53)
	S85= CtrlCP0=0                                              Premise(F54)
	S86= CP0[ASID]=pid                                          CP0-Hold(S34,S85)
	S87= CP0[rD]=a                                              CP0-Hold(S35,S85)
	S88= CtrlEPCIn=0                                            Premise(F55)
	S89= CtrlExCodeIn=0                                         Premise(F56)
	S90= CtrlIMMU=0                                             Premise(F57)
	S91= CtrlPC=0                                               Premise(F58)
	S92= CtrlPCInc=1                                            Premise(F59)
	S93= PC[Out]=addr+4                                         PC-Inc(S41,S91,S92)
	S94= PC[CIA]=addr                                           PC-Inc(S41,S91,S92)
	S95= CtrlIAddrReg=0                                         Premise(F60)
	S96= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S43,S95)
	S97= CtrlICache=1                                           Premise(F61)
	S98= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S80,S78,S97)
	S99= CtrlIR_IMMU=0                                          Premise(F62)
	S100= CtrlICacheReg=0                                       Premise(F63)
	S101= CtrlIR_ID=1                                           Premise(F64)
	S102= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Write(S76,S101)
	S103= CtrlIMem=0                                            Premise(F65)
	S104= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S49,S103)
	S105= CtrlIRMux=0                                           Premise(F66)
	S106= CtrlGPR=0                                             Premise(F67)
	S107= CtrlIR_EX=0                                           Premise(F68)
	S108= CtrlIR_MEM=0                                          Premise(F69)
	S109= CtrlIR_DMMU1=0                                        Premise(F70)
	S110= CtrlIR_WB=0                                           Premise(F71)
	S111= CtrlIR_DMMU2=0                                        Premise(F72)

ID	S112= CP0.ASID=pid                                          CP0-Read-ASID(S86)
	S113= PC.Out=addr+4                                         PC-Out(S93)
	S114= PC.CIA=addr                                           PC-Out(S94)
	S115= PC.CIA31_28=addr[31:28]                               PC-Out(S94)
	S116= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S96)
	S117= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S96)
	S118= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S96)
	S119= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S102)
	S120= IR_ID.Out31_26=16                                     IR-Out(S102)
	S121= IR_ID.Out25_21=0                                      IR-Out(S102)
	S122= IR_ID.Out20_16=rT                                     IR-Out(S102)
	S123= IR_ID.Out15_11=rD                                     IR-Out(S102)
	S124= IR_ID.Out10_3=0                                       IR-Out(S102)
	S125= IR_ID.Out2_0=sel                                      IR-Out(S102)
	S126= IR_ID.Out=>FU.IR_ID                                   Premise(F73)
	S127= FU.IR_ID={16,0,rT,rD,0,sel}                           Path(S119,S126)
	S128= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F74)
	S129= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F75)
	S130= IR_ID.Out31_26=>CU_ID.Op                              Premise(F76)
	S131= CU_ID.Op=16                                           Path(S120,S130)
	S132= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F77)
	S133= CU_ID.IRFunc2=0                                       Path(S121,S132)
	S134= IR_ID.Out15_11=>CP0.RReg                              Premise(F78)
	S135= CP0.RReg=rD                                           Path(S123,S134)
	S136= CP0.Rdata=a                                           CP0-Read(S135,S87)
	S137= IR_ID.Out20_16=>GPR.WReg                              Premise(F79)
	S138= GPR.WReg=rT                                           Path(S122,S137)
	S139= CP0.Rdata=>GPR.WData                                  Premise(F80)
	S140= GPR.WData=a                                           Path(S136,S139)
	S141= IR_ID.Out=>IR_EX.In                                   Premise(F81)
	S142= IR_EX.In={16,0,rT,rD,0,sel}                           Path(S119,S141)
	S143= FU.Halt_ID=>CU_ID.Halt                                Premise(F82)
	S144= FU.Bub_ID=>CU_ID.Bub                                  Premise(F83)
	S145= FU.InID1_RReg=5'b00000                                Premise(F84)
	S146= FU.InID2_RReg=5'b00000                                Premise(F85)
	S147= CtrlASIDIn=0                                          Premise(F86)
	S148= CtrlCP0=0                                             Premise(F87)
	S149= CP0[ASID]=pid                                         CP0-Hold(S86,S148)
	S150= CP0[rD]=a                                             CP0-Hold(S87,S148)
	S151= CtrlEPCIn=0                                           Premise(F88)
	S152= CtrlExCodeIn=0                                        Premise(F89)
	S153= CtrlIMMU=0                                            Premise(F90)
	S154= CtrlPC=0                                              Premise(F91)
	S155= CtrlPCInc=0                                           Premise(F92)
	S156= PC[CIA]=addr                                          PC-Hold(S94,S155)
	S157= PC[Out]=addr+4                                        PC-Hold(S93,S154,S155)
	S158= CtrlIAddrReg=0                                        Premise(F93)
	S159= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S96,S158)
	S160= CtrlICache=0                                          Premise(F94)
	S161= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S98,S160)
	S162= CtrlIR_IMMU=0                                         Premise(F95)
	S163= CtrlICacheReg=0                                       Premise(F96)
	S164= CtrlIR_ID=0                                           Premise(F97)
	S165= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S102,S164)
	S166= CtrlIMem=0                                            Premise(F98)
	S167= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S104,S166)
	S168= CtrlIRMux=0                                           Premise(F99)
	S169= CtrlGPR=1                                             Premise(F100)
	S170= GPR[rT]=a                                             GPR-Write(S138,S140,S169)
	S171= CtrlIR_EX=1                                           Premise(F101)
	S172= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Write(S142,S171)
	S173= CtrlIR_MEM=0                                          Premise(F102)
	S174= CtrlIR_DMMU1=0                                        Premise(F103)
	S175= CtrlIR_WB=0                                           Premise(F104)
	S176= CtrlIR_DMMU2=0                                        Premise(F105)

EX	S177= CP0.ASID=pid                                          CP0-Read-ASID(S149)
	S178= PC.CIA=addr                                           PC-Out(S156)
	S179= PC.CIA31_28=addr[31:28]                               PC-Out(S156)
	S180= PC.Out=addr+4                                         PC-Out(S157)
	S181= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S159)
	S182= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S159)
	S183= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S159)
	S184= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S165)
	S185= IR_ID.Out31_26=16                                     IR-Out(S165)
	S186= IR_ID.Out25_21=0                                      IR-Out(S165)
	S187= IR_ID.Out20_16=rT                                     IR-Out(S165)
	S188= IR_ID.Out15_11=rD                                     IR-Out(S165)
	S189= IR_ID.Out10_3=0                                       IR-Out(S165)
	S190= IR_ID.Out2_0=sel                                      IR-Out(S165)
	S191= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S172)
	S192= IR_EX.Out31_26=16                                     IR_EX-Out(S172)
	S193= IR_EX.Out25_21=0                                      IR_EX-Out(S172)
	S194= IR_EX.Out20_16=rT                                     IR_EX-Out(S172)
	S195= IR_EX.Out15_11=rD                                     IR_EX-Out(S172)
	S196= IR_EX.Out10_3=0                                       IR_EX-Out(S172)
	S197= IR_EX.Out2_0=sel                                      IR_EX-Out(S172)
	S198= IR_EX.Out=>FU.IR_EX                                   Premise(F106)
	S199= FU.IR_EX={16,0,rT,rD,0,sel}                           Path(S191,S198)
	S200= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F107)
	S201= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F108)
	S202= IR_EX.Out31_26=>CU_EX.Op                              Premise(F109)
	S203= CU_EX.Op=16                                           Path(S192,S202)
	S204= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F110)
	S205= CU_EX.IRFunc2=0                                       Path(S193,S204)
	S206= IR_EX.Out=>IR_MEM.In                                  Premise(F111)
	S207= IR_MEM.In={16,0,rT,rD,0,sel}                          Path(S191,S206)
	S208= FU.InEX_WReg=5'b00000                                 Premise(F112)
	S209= CtrlASIDIn=0                                          Premise(F113)
	S210= CtrlCP0=0                                             Premise(F114)
	S211= CP0[ASID]=pid                                         CP0-Hold(S149,S210)
	S212= CP0[rD]=a                                             CP0-Hold(S150,S210)
	S213= CtrlEPCIn=0                                           Premise(F115)
	S214= CtrlExCodeIn=0                                        Premise(F116)
	S215= CtrlIMMU=0                                            Premise(F117)
	S216= CtrlPC=0                                              Premise(F118)
	S217= CtrlPCInc=0                                           Premise(F119)
	S218= PC[CIA]=addr                                          PC-Hold(S156,S217)
	S219= PC[Out]=addr+4                                        PC-Hold(S157,S216,S217)
	S220= CtrlIAddrReg=0                                        Premise(F120)
	S221= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S159,S220)
	S222= CtrlICache=0                                          Premise(F121)
	S223= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S161,S222)
	S224= CtrlIR_IMMU=0                                         Premise(F122)
	S225= CtrlICacheReg=0                                       Premise(F123)
	S226= CtrlIR_ID=0                                           Premise(F124)
	S227= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S165,S226)
	S228= CtrlIMem=0                                            Premise(F125)
	S229= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S167,S228)
	S230= CtrlIRMux=0                                           Premise(F126)
	S231= CtrlGPR=0                                             Premise(F127)
	S232= GPR[rT]=a                                             GPR-Hold(S170,S231)
	S233= CtrlIR_EX=0                                           Premise(F128)
	S234= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S172,S233)
	S235= CtrlIR_MEM=1                                          Premise(F129)
	S236= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Write(S207,S235)
	S237= CtrlIR_DMMU1=0                                        Premise(F130)
	S238= CtrlIR_WB=0                                           Premise(F131)
	S239= CtrlIR_DMMU2=0                                        Premise(F132)

MEM	S240= CP0.ASID=pid                                          CP0-Read-ASID(S211)
	S241= PC.CIA=addr                                           PC-Out(S218)
	S242= PC.CIA31_28=addr[31:28]                               PC-Out(S218)
	S243= PC.Out=addr+4                                         PC-Out(S219)
	S244= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S221)
	S245= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S221)
	S246= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S221)
	S247= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S227)
	S248= IR_ID.Out31_26=16                                     IR-Out(S227)
	S249= IR_ID.Out25_21=0                                      IR-Out(S227)
	S250= IR_ID.Out20_16=rT                                     IR-Out(S227)
	S251= IR_ID.Out15_11=rD                                     IR-Out(S227)
	S252= IR_ID.Out10_3=0                                       IR-Out(S227)
	S253= IR_ID.Out2_0=sel                                      IR-Out(S227)
	S254= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S234)
	S255= IR_EX.Out31_26=16                                     IR_EX-Out(S234)
	S256= IR_EX.Out25_21=0                                      IR_EX-Out(S234)
	S257= IR_EX.Out20_16=rT                                     IR_EX-Out(S234)
	S258= IR_EX.Out15_11=rD                                     IR_EX-Out(S234)
	S259= IR_EX.Out10_3=0                                       IR_EX-Out(S234)
	S260= IR_EX.Out2_0=sel                                      IR_EX-Out(S234)
	S261= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S236)
	S262= IR_MEM.Out31_26=16                                    IR_MEM-Out(S236)
	S263= IR_MEM.Out25_21=0                                     IR_MEM-Out(S236)
	S264= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S236)
	S265= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S236)
	S266= IR_MEM.Out10_3=0                                      IR_MEM-Out(S236)
	S267= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S236)
	S268= IR_MEM.Out=>FU.IR_MEM                                 Premise(F133)
	S269= FU.IR_MEM={16,0,rT,rD,0,sel}                          Path(S261,S268)
	S270= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F134)
	S271= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F135)
	S272= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F136)
	S273= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F137)
	S274= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F138)
	S275= CU_MEM.Op=16                                          Path(S262,S274)
	S276= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F139)
	S277= CU_MEM.IRFunc2=0                                      Path(S263,S276)
	S278= IR_MEM.Out=>IR_DMMU1.In                               Premise(F140)
	S279= IR_DMMU1.In={16,0,rT,rD,0,sel}                        Path(S261,S278)
	S280= IR_MEM.Out=>IR_WB.In                                  Premise(F141)
	S281= IR_WB.In={16,0,rT,rD,0,sel}                           Path(S261,S280)
	S282= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F142)
	S283= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F143)
	S284= FU.InMEM_WReg=5'b00000                                Premise(F144)
	S285= CtrlASIDIn=0                                          Premise(F145)
	S286= CtrlCP0=0                                             Premise(F146)
	S287= CP0[ASID]=pid                                         CP0-Hold(S211,S286)
	S288= CP0[rD]=a                                             CP0-Hold(S212,S286)
	S289= CtrlEPCIn=0                                           Premise(F147)
	S290= CtrlExCodeIn=0                                        Premise(F148)
	S291= CtrlIMMU=0                                            Premise(F149)
	S292= CtrlPC=0                                              Premise(F150)
	S293= CtrlPCInc=0                                           Premise(F151)
	S294= PC[CIA]=addr                                          PC-Hold(S218,S293)
	S295= PC[Out]=addr+4                                        PC-Hold(S219,S292,S293)
	S296= CtrlIAddrReg=0                                        Premise(F152)
	S297= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S221,S296)
	S298= CtrlICache=0                                          Premise(F153)
	S299= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S223,S298)
	S300= CtrlIR_IMMU=0                                         Premise(F154)
	S301= CtrlICacheReg=0                                       Premise(F155)
	S302= CtrlIR_ID=0                                           Premise(F156)
	S303= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S227,S302)
	S304= CtrlIMem=0                                            Premise(F157)
	S305= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S229,S304)
	S306= CtrlIRMux=0                                           Premise(F158)
	S307= CtrlGPR=0                                             Premise(F159)
	S308= GPR[rT]=a                                             GPR-Hold(S232,S307)
	S309= CtrlIR_EX=0                                           Premise(F160)
	S310= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S234,S309)
	S311= CtrlIR_MEM=0                                          Premise(F161)
	S312= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S236,S311)
	S313= CtrlIR_DMMU1=1                                        Premise(F162)
	S314= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Write(S279,S313)
	S315= CtrlIR_WB=1                                           Premise(F163)
	S316= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Write(S281,S315)
	S317= CtrlIR_DMMU2=0                                        Premise(F164)

MEM(DMMU1)	S318= CP0.ASID=pid                                          CP0-Read-ASID(S287)
	S319= PC.CIA=addr                                           PC-Out(S294)
	S320= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S321= PC.Out=addr+4                                         PC-Out(S295)
	S322= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S297)
	S323= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S297)
	S324= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S297)
	S325= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S303)
	S326= IR_ID.Out31_26=16                                     IR-Out(S303)
	S327= IR_ID.Out25_21=0                                      IR-Out(S303)
	S328= IR_ID.Out20_16=rT                                     IR-Out(S303)
	S329= IR_ID.Out15_11=rD                                     IR-Out(S303)
	S330= IR_ID.Out10_3=0                                       IR-Out(S303)
	S331= IR_ID.Out2_0=sel                                      IR-Out(S303)
	S332= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S310)
	S333= IR_EX.Out31_26=16                                     IR_EX-Out(S310)
	S334= IR_EX.Out25_21=0                                      IR_EX-Out(S310)
	S335= IR_EX.Out20_16=rT                                     IR_EX-Out(S310)
	S336= IR_EX.Out15_11=rD                                     IR_EX-Out(S310)
	S337= IR_EX.Out10_3=0                                       IR_EX-Out(S310)
	S338= IR_EX.Out2_0=sel                                      IR_EX-Out(S310)
	S339= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S312)
	S340= IR_MEM.Out31_26=16                                    IR_MEM-Out(S312)
	S341= IR_MEM.Out25_21=0                                     IR_MEM-Out(S312)
	S342= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S312)
	S343= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S312)
	S344= IR_MEM.Out10_3=0                                      IR_MEM-Out(S312)
	S345= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S312)
	S346= IR_DMMU1.Out={16,0,rT,rD,0,sel}                       IR_DMMU1-Out(S314)
	S347= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S314)
	S348= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S314)
	S349= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S314)
	S350= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S314)
	S351= IR_DMMU1.Out10_3=0                                    IR_DMMU1-Out(S314)
	S352= IR_DMMU1.Out2_0=sel                                   IR_DMMU1-Out(S314)
	S353= IR_WB.Out={16,0,rT,rD,0,sel}                          IR-Out(S316)
	S354= IR_WB.Out31_26=16                                     IR-Out(S316)
	S355= IR_WB.Out25_21=0                                      IR-Out(S316)
	S356= IR_WB.Out20_16=rT                                     IR-Out(S316)
	S357= IR_WB.Out15_11=rD                                     IR-Out(S316)
	S358= IR_WB.Out10_3=0                                       IR-Out(S316)
	S359= IR_WB.Out2_0=sel                                      IR-Out(S316)
	S360= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F165)
	S361= FU.IR_DMMU1={16,0,rT,rD,0,sel}                        Path(S346,S360)
	S362= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F166)
	S363= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F167)
	S364= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F168)
	S365= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F169)
	S366= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F170)
	S367= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F171)
	S368= CU_DMMU1.Op=16                                        Path(S347,S367)
	S369= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F172)
	S370= CU_DMMU1.IRFunc2=0                                    Path(S348,S369)
	S371= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F173)
	S372= IR_DMMU2.In={16,0,rT,rD,0,sel}                        Path(S346,S371)
	S373= FU.InDMMU1_WReg=5'b00000                              Premise(F174)
	S374= CtrlASIDIn=0                                          Premise(F175)
	S375= CtrlCP0=0                                             Premise(F176)
	S376= CP0[ASID]=pid                                         CP0-Hold(S287,S375)
	S377= CP0[rD]=a                                             CP0-Hold(S288,S375)
	S378= CtrlEPCIn=0                                           Premise(F177)
	S379= CtrlExCodeIn=0                                        Premise(F178)
	S380= CtrlIMMU=0                                            Premise(F179)
	S381= CtrlPC=0                                              Premise(F180)
	S382= CtrlPCInc=0                                           Premise(F181)
	S383= PC[CIA]=addr                                          PC-Hold(S294,S382)
	S384= PC[Out]=addr+4                                        PC-Hold(S295,S381,S382)
	S385= CtrlIAddrReg=0                                        Premise(F182)
	S386= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S297,S385)
	S387= CtrlICache=0                                          Premise(F183)
	S388= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S299,S387)
	S389= CtrlIR_IMMU=0                                         Premise(F184)
	S390= CtrlICacheReg=0                                       Premise(F185)
	S391= CtrlIR_ID=0                                           Premise(F186)
	S392= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S303,S391)
	S393= CtrlIMem=0                                            Premise(F187)
	S394= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S305,S393)
	S395= CtrlIRMux=0                                           Premise(F188)
	S396= CtrlGPR=0                                             Premise(F189)
	S397= GPR[rT]=a                                             GPR-Hold(S308,S396)
	S398= CtrlIR_EX=0                                           Premise(F190)
	S399= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S310,S398)
	S400= CtrlIR_MEM=0                                          Premise(F191)
	S401= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S312,S400)
	S402= CtrlIR_DMMU1=0                                        Premise(F192)
	S403= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S314,S402)
	S404= CtrlIR_WB=0                                           Premise(F193)
	S405= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Hold(S316,S404)
	S406= CtrlIR_DMMU2=1                                        Premise(F194)
	S407= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Write(S372,S406)

MEM(DMMU2)	S408= CP0.ASID=pid                                          CP0-Read-ASID(S376)
	S409= PC.CIA=addr                                           PC-Out(S383)
	S410= PC.CIA31_28=addr[31:28]                               PC-Out(S383)
	S411= PC.Out=addr+4                                         PC-Out(S384)
	S412= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S386)
	S413= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S386)
	S414= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S386)
	S415= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S392)
	S416= IR_ID.Out31_26=16                                     IR-Out(S392)
	S417= IR_ID.Out25_21=0                                      IR-Out(S392)
	S418= IR_ID.Out20_16=rT                                     IR-Out(S392)
	S419= IR_ID.Out15_11=rD                                     IR-Out(S392)
	S420= IR_ID.Out10_3=0                                       IR-Out(S392)
	S421= IR_ID.Out2_0=sel                                      IR-Out(S392)
	S422= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S399)
	S423= IR_EX.Out31_26=16                                     IR_EX-Out(S399)
	S424= IR_EX.Out25_21=0                                      IR_EX-Out(S399)
	S425= IR_EX.Out20_16=rT                                     IR_EX-Out(S399)
	S426= IR_EX.Out15_11=rD                                     IR_EX-Out(S399)
	S427= IR_EX.Out10_3=0                                       IR_EX-Out(S399)
	S428= IR_EX.Out2_0=sel                                      IR_EX-Out(S399)
	S429= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S401)
	S430= IR_MEM.Out31_26=16                                    IR_MEM-Out(S401)
	S431= IR_MEM.Out25_21=0                                     IR_MEM-Out(S401)
	S432= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S401)
	S433= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S401)
	S434= IR_MEM.Out10_3=0                                      IR_MEM-Out(S401)
	S435= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S401)
	S436= IR_DMMU1.Out={16,0,rT,rD,0,sel}                       IR_DMMU1-Out(S403)
	S437= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S403)
	S438= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S403)
	S439= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S403)
	S440= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S403)
	S441= IR_DMMU1.Out10_3=0                                    IR_DMMU1-Out(S403)
	S442= IR_DMMU1.Out2_0=sel                                   IR_DMMU1-Out(S403)
	S443= IR_WB.Out={16,0,rT,rD,0,sel}                          IR-Out(S405)
	S444= IR_WB.Out31_26=16                                     IR-Out(S405)
	S445= IR_WB.Out25_21=0                                      IR-Out(S405)
	S446= IR_WB.Out20_16=rT                                     IR-Out(S405)
	S447= IR_WB.Out15_11=rD                                     IR-Out(S405)
	S448= IR_WB.Out10_3=0                                       IR-Out(S405)
	S449= IR_WB.Out2_0=sel                                      IR-Out(S405)
	S450= IR_DMMU2.Out={16,0,rT,rD,0,sel}                       IR_DMMU2-Out(S407)
	S451= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S407)
	S452= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S407)
	S453= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S407)
	S454= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S407)
	S455= IR_DMMU2.Out10_3=0                                    IR_DMMU2-Out(S407)
	S456= IR_DMMU2.Out2_0=sel                                   IR_DMMU2-Out(S407)
	S457= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F195)
	S458= FU.IR_DMMU2={16,0,rT,rD,0,sel}                        Path(S450,S457)
	S459= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F196)
	S460= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F197)
	S461= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F198)
	S462= CU_DMMU2.Op=16                                        Path(S451,S461)
	S463= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F199)
	S464= CU_DMMU2.IRFunc2=0                                    Path(S452,S463)
	S465= IR_DMMU2.Out=>IR_WB.In                                Premise(F200)
	S466= IR_WB.In={16,0,rT,rD,0,sel}                           Path(S450,S465)
	S467= FU.InDMMU2_WReg=5'b00000                              Premise(F201)
	S468= CtrlASIDIn=0                                          Premise(F202)
	S469= CtrlCP0=0                                             Premise(F203)
	S470= CP0[ASID]=pid                                         CP0-Hold(S376,S469)
	S471= CP0[rD]=a                                             CP0-Hold(S377,S469)
	S472= CtrlEPCIn=0                                           Premise(F204)
	S473= CtrlExCodeIn=0                                        Premise(F205)
	S474= CtrlIMMU=0                                            Premise(F206)
	S475= CtrlPC=0                                              Premise(F207)
	S476= CtrlPCInc=0                                           Premise(F208)
	S477= PC[CIA]=addr                                          PC-Hold(S383,S476)
	S478= PC[Out]=addr+4                                        PC-Hold(S384,S475,S476)
	S479= CtrlIAddrReg=0                                        Premise(F209)
	S480= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S386,S479)
	S481= CtrlICache=0                                          Premise(F210)
	S482= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S388,S481)
	S483= CtrlIR_IMMU=0                                         Premise(F211)
	S484= CtrlICacheReg=0                                       Premise(F212)
	S485= CtrlIR_ID=0                                           Premise(F213)
	S486= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S392,S485)
	S487= CtrlIMem=0                                            Premise(F214)
	S488= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S394,S487)
	S489= CtrlIRMux=0                                           Premise(F215)
	S490= CtrlGPR=0                                             Premise(F216)
	S491= GPR[rT]=a                                             GPR-Hold(S397,S490)
	S492= CtrlIR_EX=0                                           Premise(F217)
	S493= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S399,S492)
	S494= CtrlIR_MEM=0                                          Premise(F218)
	S495= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S401,S494)
	S496= CtrlIR_DMMU1=0                                        Premise(F219)
	S497= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S403,S496)
	S498= CtrlIR_WB=1                                           Premise(F220)
	S499= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Write(S466,S498)
	S500= CtrlIR_DMMU2=0                                        Premise(F221)
	S501= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Hold(S407,S500)

WB	S502= CP0.ASID=pid                                          CP0-Read-ASID(S470)
	S503= PC.CIA=addr                                           PC-Out(S477)
	S504= PC.CIA31_28=addr[31:28]                               PC-Out(S477)
	S505= PC.Out=addr+4                                         PC-Out(S478)
	S506= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S480)
	S507= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S480)
	S508= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S480)
	S509= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S486)
	S510= IR_ID.Out31_26=16                                     IR-Out(S486)
	S511= IR_ID.Out25_21=0                                      IR-Out(S486)
	S512= IR_ID.Out20_16=rT                                     IR-Out(S486)
	S513= IR_ID.Out15_11=rD                                     IR-Out(S486)
	S514= IR_ID.Out10_3=0                                       IR-Out(S486)
	S515= IR_ID.Out2_0=sel                                      IR-Out(S486)
	S516= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S493)
	S517= IR_EX.Out31_26=16                                     IR_EX-Out(S493)
	S518= IR_EX.Out25_21=0                                      IR_EX-Out(S493)
	S519= IR_EX.Out20_16=rT                                     IR_EX-Out(S493)
	S520= IR_EX.Out15_11=rD                                     IR_EX-Out(S493)
	S521= IR_EX.Out10_3=0                                       IR_EX-Out(S493)
	S522= IR_EX.Out2_0=sel                                      IR_EX-Out(S493)
	S523= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S495)
	S524= IR_MEM.Out31_26=16                                    IR_MEM-Out(S495)
	S525= IR_MEM.Out25_21=0                                     IR_MEM-Out(S495)
	S526= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S495)
	S527= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S495)
	S528= IR_MEM.Out10_3=0                                      IR_MEM-Out(S495)
	S529= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S495)
	S530= IR_DMMU1.Out={16,0,rT,rD,0,sel}                       IR_DMMU1-Out(S497)
	S531= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S497)
	S532= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S497)
	S533= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S497)
	S534= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S497)
	S535= IR_DMMU1.Out10_3=0                                    IR_DMMU1-Out(S497)
	S536= IR_DMMU1.Out2_0=sel                                   IR_DMMU1-Out(S497)
	S537= IR_WB.Out={16,0,rT,rD,0,sel}                          IR-Out(S499)
	S538= IR_WB.Out31_26=16                                     IR-Out(S499)
	S539= IR_WB.Out25_21=0                                      IR-Out(S499)
	S540= IR_WB.Out20_16=rT                                     IR-Out(S499)
	S541= IR_WB.Out15_11=rD                                     IR-Out(S499)
	S542= IR_WB.Out10_3=0                                       IR-Out(S499)
	S543= IR_WB.Out2_0=sel                                      IR-Out(S499)
	S544= IR_DMMU2.Out={16,0,rT,rD,0,sel}                       IR_DMMU2-Out(S501)
	S545= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S501)
	S546= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S501)
	S547= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S501)
	S548= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S501)
	S549= IR_DMMU2.Out10_3=0                                    IR_DMMU2-Out(S501)
	S550= IR_DMMU2.Out2_0=sel                                   IR_DMMU2-Out(S501)
	S551= IR_WB.Out=>FU.IR_WB                                   Premise(F222)
	S552= FU.IR_WB={16,0,rT,rD,0,sel}                           Path(S537,S551)
	S553= IR_WB.Out31_26=>CU_WB.Op                              Premise(F223)
	S554= CU_WB.Op=16                                           Path(S538,S553)
	S555= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F224)
	S556= CU_WB.IRFunc2=0                                       Path(S539,S555)
	S557= FU.InWB_WReg=5'b00000                                 Premise(F225)
	S558= CtrlASIDIn=0                                          Premise(F226)
	S559= CtrlCP0=0                                             Premise(F227)
	S560= CP0[ASID]=pid                                         CP0-Hold(S470,S559)
	S561= CP0[rD]=a                                             CP0-Hold(S471,S559)
	S562= CtrlEPCIn=0                                           Premise(F228)
	S563= CtrlExCodeIn=0                                        Premise(F229)
	S564= CtrlIMMU=0                                            Premise(F230)
	S565= CtrlPC=0                                              Premise(F231)
	S566= CtrlPCInc=0                                           Premise(F232)
	S567= PC[CIA]=addr                                          PC-Hold(S477,S566)
	S568= PC[Out]=addr+4                                        PC-Hold(S478,S565,S566)
	S569= CtrlIAddrReg=0                                        Premise(F233)
	S570= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S480,S569)
	S571= CtrlICache=0                                          Premise(F234)
	S572= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S482,S571)
	S573= CtrlIR_IMMU=0                                         Premise(F235)
	S574= CtrlICacheReg=0                                       Premise(F236)
	S575= CtrlIR_ID=0                                           Premise(F237)
	S576= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S486,S575)
	S577= CtrlIMem=0                                            Premise(F238)
	S578= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S488,S577)
	S579= CtrlIRMux=0                                           Premise(F239)
	S580= CtrlGPR=0                                             Premise(F240)
	S581= GPR[rT]=a                                             GPR-Hold(S491,S580)
	S582= CtrlIR_EX=0                                           Premise(F241)
	S583= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S493,S582)
	S584= CtrlIR_MEM=0                                          Premise(F242)
	S585= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S495,S584)
	S586= CtrlIR_DMMU1=0                                        Premise(F243)
	S587= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S497,S586)
	S588= CtrlIR_WB=0                                           Premise(F244)
	S589= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Hold(S499,S588)
	S590= CtrlIR_DMMU2=0                                        Premise(F245)
	S591= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Hold(S501,S590)

POST	S560= CP0[ASID]=pid                                         CP0-Hold(S470,S559)
	S561= CP0[rD]=a                                             CP0-Hold(S471,S559)
	S567= PC[CIA]=addr                                          PC-Hold(S477,S566)
	S568= PC[Out]=addr+4                                        PC-Hold(S478,S565,S566)
	S570= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S480,S569)
	S572= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S482,S571)
	S576= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S486,S575)
	S578= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S488,S577)
	S581= GPR[rT]=a                                             GPR-Hold(S491,S580)
	S583= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S493,S582)
	S585= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S495,S584)
	S587= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S497,S586)
	S589= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Hold(S499,S588)
	S591= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Hold(S501,S590)

