Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 18:51:17 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 150 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.912        0.000                      0                  365        0.062        0.000                      0                  365        3.000        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.912        0.000                      0                  365        0.226        0.000                      0                  365       19.363        0.000                       0                   152  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       32.928        0.000                      0                  365        0.226        0.000                      0                  365       19.363        0.000                       0                   152  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         32.912        0.000                      0                  365        0.062        0.000                      0                  365  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       32.912        0.000                      0                  365        0.062        0.000                      0                  365  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X2Y119         FDSE (Setup_fdse_C_CE)      -0.169    38.389    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    38.389    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.053ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 1.306ns (20.805%)  route 4.971ns (79.195%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.654     5.301    Pong/datapath/rightPaddle0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X1Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 33.053    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.097ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.306ns (20.937%)  route 4.932ns (79.063%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 f  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.828     1.304    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X0Y118         LUT5 (Prop_lut5_I2_O)        0.152     1.456 r  Pong/datapath/rightPaddle[5]_i_3/O
                         net (fo=4, routed)           0.756     2.212    Pong/datapath/rightPaddle[5]_i_3_n_0
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.326     2.538 r  Pong/datapath/rightPaddle[1]_i_3/O
                         net (fo=1, routed)           0.339     2.877    Pong/datapath/rightPaddle[1]_i_3_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.486    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.610 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.522    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.646 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.612     5.258    Pong/datapath/rightPaddle0
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X1Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 33.097    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X3Y118         FDSE (Setup_fdse_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X3Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.362ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.362    

Slack (MET) :             33.362ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.769%)  route 0.142ns (43.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X4Y127         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_wire_Right[3]
    SLICE_X4Y125         LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_activity_Right2[3]
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X4Y125         FDRE (Hold_fdre_C_D)         0.092    -0.554    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.122    -0.407    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.011    -0.634    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.205%)  route 0.120ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.120    -0.390    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.032    -0.626    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=6, routed)           0.134    -0.360    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.060    -0.598    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.017    -0.641    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.619    -0.681    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=19, routed)          0.168    -0.372    Pong/datapath/vga/Column_Counter/processQ_reg[9]_1[6]
    SLICE_X13Y119        LUT3 (Prop_lut3_I0_O)        0.042    -0.330 r  Pong/datapath/vga/Column_Counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    Pong/datapath/vga/Column_Counter/p_0_in__0[6]
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.889    -0.925    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                         clock pessimism              0.244    -0.681    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.105    -0.576    Pong/datapath/vga/Column_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/datapath/NES_activity_Left_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.324    Pong/datapath/p_1_in_1
    SLICE_X5Y121         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/datapath/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.618    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.527    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.175    -0.318    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.090    -0.568    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.405%)  route 0.169ns (47.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.345    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.255    -0.642    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.550    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.344    Pong/datapath/NES_counter_left/processQ_reg_n_0_[6]
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.299    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.642    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.550    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X4Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/rightPaddle_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/rightPaddle_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y113     Pong/datapath/leftPaddle_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y119     Pong/datapath/rightPaddle_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y119     Pong/datapath/rightPaddle_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X3Y117     Pong/datapath/rightPaddle_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.928ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.148    38.573    
    SLICE_X2Y119         FDSE (Setup_fdse_C_CE)      -0.169    38.404    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.404    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.928    

Slack (MET) :             32.928ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.148    38.573    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    38.404    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.404    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.928    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 1.306ns (20.805%)  route 4.971ns (79.195%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.654     5.301    Pong/datapath/rightPaddle0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.148    38.574    
    SLICE_X1Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.075ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.148    38.573    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.368    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.075    

Slack (MET) :             33.075ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.148    38.573    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.368    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.075    

Slack (MET) :             33.113ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.306ns (20.937%)  route 4.932ns (79.063%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 f  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.828     1.304    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X0Y118         LUT5 (Prop_lut5_I2_O)        0.152     1.456 r  Pong/datapath/rightPaddle[5]_i_3/O
                         net (fo=4, routed)           0.756     2.212    Pong/datapath/rightPaddle[5]_i_3_n_0
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.326     2.538 r  Pong/datapath/rightPaddle[1]_i_3/O
                         net (fo=1, routed)           0.339     2.877    Pong/datapath/rightPaddle[1]_i_3_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.486    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.610 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.522    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.646 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.612     5.258    Pong/datapath/rightPaddle0
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.148    38.576    
    SLICE_X1Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.371    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 33.113    

Slack (MET) :             33.225ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.148    38.574    
    SLICE_X3Y118         FDSE (Setup_fdse_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.225    

Slack (MET) :             33.225ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.148    38.574    
    SLICE_X3Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.369    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.225    

Slack (MET) :             33.378ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.148    38.576    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.371    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.378    

Slack (MET) :             33.378ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.148    38.576    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.371    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.769%)  route 0.142ns (43.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X4Y127         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_wire_Right[3]
    SLICE_X4Y125         LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_activity_Right2[3]
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X4Y125         FDRE (Hold_fdre_C_D)         0.092    -0.554    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.122    -0.407    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.011    -0.634    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.205%)  route 0.120ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.120    -0.390    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.032    -0.626    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=6, routed)           0.134    -0.360    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.060    -0.598    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.017    -0.641    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.619    -0.681    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=19, routed)          0.168    -0.372    Pong/datapath/vga/Column_Counter/processQ_reg[9]_1[6]
    SLICE_X13Y119        LUT3 (Prop_lut3_I0_O)        0.042    -0.330 r  Pong/datapath/vga/Column_Counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    Pong/datapath/vga/Column_Counter/p_0_in__0[6]
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.889    -0.925    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                         clock pessimism              0.244    -0.681    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.105    -0.576    Pong/datapath/vga/Column_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/datapath/NES_activity_Left_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.324    Pong/datapath/p_1_in_1
    SLICE_X5Y121         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/datapath/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.618    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.527    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.175    -0.318    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.243    -0.658    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.090    -0.568    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.405%)  route 0.169ns (47.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.345    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.255    -0.642    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.550    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.344    Pong/datapath/NES_counter_left/processQ_reg_n_0_[6]
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.299    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.642    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.550    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X4Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/rightPaddle_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y119     Pong/datapath/rightPaddle_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y113     Pong/datapath/leftPaddle_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y126     Pong/datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y119     Pong/datapath/rightPaddle_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y119     Pong/datapath/rightPaddle_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X3Y117     Pong/datapath/rightPaddle_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y121     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X4Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y123     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X2Y119         FDSE (Setup_fdse_C_CE)      -0.169    38.389    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    38.389    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.053ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 1.306ns (20.805%)  route 4.971ns (79.195%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.654     5.301    Pong/datapath/rightPaddle0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X1Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 33.053    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.097ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.306ns (20.937%)  route 4.932ns (79.063%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 f  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.828     1.304    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X0Y118         LUT5 (Prop_lut5_I2_O)        0.152     1.456 r  Pong/datapath/rightPaddle[5]_i_3/O
                         net (fo=4, routed)           0.756     2.212    Pong/datapath/rightPaddle[5]_i_3_n_0
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.326     2.538 r  Pong/datapath/rightPaddle[1]_i_3/O
                         net (fo=1, routed)           0.339     2.877    Pong/datapath/rightPaddle[1]_i_3_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.486    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.610 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.522    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.646 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.612     5.258    Pong/datapath/rightPaddle0
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X1Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 33.097    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X3Y118         FDSE (Setup_fdse_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X3Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.362ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.362    

Slack (MET) :             33.362ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.769%)  route 0.142ns (43.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X4Y127         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_wire_Right[3]
    SLICE_X4Y125         LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_activity_Right2[3]
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.164    -0.482    
    SLICE_X4Y125         FDRE (Hold_fdre_C_D)         0.092    -0.390    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.122    -0.407    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.011    -0.470    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.205%)  route 0.120ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.120    -0.390    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.032    -0.462    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=6, routed)           0.134    -0.360    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.060    -0.434    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.017    -0.477    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.619    -0.681    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=19, routed)          0.168    -0.372    Pong/datapath/vga/Column_Counter/processQ_reg[9]_1[6]
    SLICE_X13Y119        LUT3 (Prop_lut3_I0_O)        0.042    -0.330 r  Pong/datapath/vga/Column_Counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    Pong/datapath/vga/Column_Counter/p_0_in__0[6]
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.889    -0.925    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                         clock pessimism              0.244    -0.681    
                         clock uncertainty            0.164    -0.517    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.105    -0.412    Pong/datapath/vga/Column_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/datapath/NES_activity_Left_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.324    Pong/datapath/p_1_in_1
    SLICE_X5Y121         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/datapath/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.618    
                         clock uncertainty            0.164    -0.454    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.363    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.175    -0.318    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.090    -0.404    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.405%)  route 0.169ns (47.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.345    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.386    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.344    Pong/datapath/NES_counter_left/processQ_reg_n_0_[6]
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.299    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.386    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X2Y119         FDSE (Setup_fdse_C_CE)      -0.169    38.389    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.306ns (20.238%)  route 5.147ns (79.762%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.829     5.476    Pong/datapath/rightPaddle0
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X2Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[8]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X2Y119         FDRE (Setup_fdre_C_CE)      -0.169    38.389    Pong/datapath/rightPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.053ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 1.306ns (20.805%)  route 4.971ns (79.195%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.654     5.301    Pong/datapath/rightPaddle0
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X1Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X1Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 33.053    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.059ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.306ns (20.827%)  route 4.965ns (79.173%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 38.154 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.647     5.294    Pong/datapath/rightPaddle0
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.721    38.154    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.568    38.721    
                         clock uncertainty           -0.164    38.558    
    SLICE_X3Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.353    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                 33.059    

Slack (MET) :             33.097ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.306ns (20.937%)  route 4.932ns (79.063%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.839    -0.980    Pong/datapath/clk_out1
    SLICE_X3Y119         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456    -0.524 f  Pong/datapath/rightPaddle_reg[1]/Q
                         net (fo=33, routed)          1.828     1.304    Pong/datapath/rightPaddle_reg_n_0_[1]
    SLICE_X0Y118         LUT5 (Prop_lut5_I2_O)        0.152     1.456 r  Pong/datapath/rightPaddle[5]_i_3/O
                         net (fo=4, routed)           0.756     2.212    Pong/datapath/rightPaddle[5]_i_3_n_0
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.326     2.538 r  Pong/datapath/rightPaddle[1]_i_3/O
                         net (fo=1, routed)           0.339     2.877    Pong/datapath/rightPaddle[1]_i_3_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.486    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.610 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.522    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.646 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.612     5.258    Pong/datapath/rightPaddle0
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X1Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                 33.097    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X3Y118         FDSE (Setup_fdse_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.306ns (21.336%)  route 4.815ns (78.664%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 38.155 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.497     5.144    Pong/datapath/rightPaddle0
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.722    38.155    Pong/datapath/clk_out1
    SLICE_X3Y118         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.568    38.722    
                         clock uncertainty           -0.164    38.559    
    SLICE_X3Y118         FDRE (Setup_fdre_C_CE)      -0.205    38.354    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.362ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.362    

Slack (MET) :             33.362ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.306ns (21.875%)  route 4.664ns (78.125%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X1Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=21, routed)          1.653     1.132    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[4]
    SLICE_X7Y118         LUT5 (Prop_lut5_I0_O)        0.152     1.284 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.004     2.288    Pong/datapath/vga_n_42
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.326     2.614 f  Pong/datapath/rightPaddle[1]_i_4/O
                         net (fo=1, routed)           0.263     2.877    Pong/datapath/rightPaddle[1]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.124     3.001 r  Pong/datapath/rightPaddle[1]_i_2/O
                         net (fo=2, routed)           0.486     3.487    Pong/datapath/rightPaddle[1]_i_2_n_0
    SLICE_X3Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.611 f  Pong/datapath/rightPaddle[9]_i_4/O
                         net (fo=8, routed)           0.912     4.523    Pong/datapath/rightPaddle[9]_i_4_n_0
    SLICE_X1Y117         LUT3 (Prop_lut3_I2_O)        0.124     4.647 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.347     4.993    Pong/datapath/rightPaddle0
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X3Y117         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X3Y117         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                 33.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.769%)  route 0.142ns (43.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.644    -0.656    Pong/datapath/clk_out1
    SLICE_X4Y127         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.515 f  Pong/datapath/NES_wire_Right_reg[3]/Q
                         net (fo=3, routed)           0.142    -0.373    Pong/datapath/NES_wire_Right[3]
    SLICE_X4Y125         LUT1 (Prop_lut1_I0_O)        0.045    -0.328 r  Pong/datapath/old_NES_Right[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    Pong/datapath/NES_activity_Right2[3]
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X4Y125         FDRE                                         r  Pong/datapath/old_NES_Right_reg[3]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.164    -0.482    
    SLICE_X4Y125         FDRE (Hold_fdre_C_D)         0.092    -0.390    Pong/datapath/old_NES_Right_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.122    -0.407    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.011    -0.470    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.205%)  route 0.120ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.148    -0.510 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=4, routed)           0.120    -0.390    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.032    -0.462    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/Q
                         net (fo=6, routed)           0.134    -0.360    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[13]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.060    -0.434    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128    -0.530 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X7Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.017    -0.477    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.619    -0.681    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=19, routed)          0.168    -0.372    Pong/datapath/vga/Column_Counter/processQ_reg[9]_1[6]
    SLICE_X13Y119        LUT3 (Prop_lut3_I0_O)        0.042    -0.330 r  Pong/datapath/vga/Column_Counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    Pong/datapath/vga/Column_Counter/p_0_in__0[6]
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.889    -0.925    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y119        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[6]/C
                         clock pessimism              0.244    -0.681    
                         clock uncertainty            0.164    -0.517    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.105    -0.412    Pong/datapath/vga/Column_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/ballReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/datapath/NES_activity_Left_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.324    Pong/datapath/p_1_in_1
    SLICE_X5Y121         LUT4 (Prop_lut4_I2_O)        0.045    -0.279 r  Pong/datapath/ballReset_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Pong/datapath/ballReset_i_1_n_0
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.916    -0.898    Pong/datapath/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/ballReset_reg/C
                         clock pessimism              0.280    -0.618    
                         clock uncertainty            0.164    -0.454    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.363    Pong/datapath/ballReset_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.642    -0.658    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.175    -0.318    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X6Y123         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism              0.243    -0.658    
                         clock uncertainty            0.164    -0.494    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.090    -0.404    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.405%)  route 0.169ns (47.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.345    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.386    Pong/datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.645    -0.655    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  Pong/datapath/NES_counter_left/processQ_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.344    Pong/datapath/NES_counter_left/processQ_reg_n_0_[6]
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.299    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=150, routed)         0.917    -0.897    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y128         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.092    -0.386    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.087    





