#! /home/gho705/opt/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2288f20 .scope module, "test_find_min" "test_find_min" 2 57;
 .timescale 0 0;
v0x22cc450_0 .var "a", 0 15;
v0x22cc560_0 .var "b", 0 15;
v0x22cc670_0 .var "c", 0 15;
v0x22cc780_0 .var "clk", 0 0;
v0x22cc800_0 .var "d", 0 15;
v0x22cc910_0 .net "m_pipe", 0 15, L_0x22cd950; 1 drivers
v0x22cc990_0 .net "m_single", 0 15, L_0x22cc0d0; 1 drivers
v0x22cca10_0 .var "rst", 0 0;
S_0x22c9eb0 .scope module, "MIN_SINGLE" "find_min_single" 2 63, 2 10, S_0x2288f20;
 .timescale 0 0;
L_0x22cc0d0 .functor BUFZ 16, L_0x22cd110, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x22cba20_0 .net "a", 0 15, v0x22cc450_0; 1 drivers
v0x22cbaa0_0 .net "b", 0 15, v0x22cc560_0; 1 drivers
v0x22cbb20_0 .net "c", 0 15, v0x22cc670_0; 1 drivers
v0x22cbba0_0 .net "clk", 0 0, v0x22cc780_0; 1 drivers
v0x22cbc50_0 .net "d", 0 15, v0x22cc800_0; 1 drivers
v0x22cbcd0_0 .net "final_result", 0 15, L_0x22cd110; 1 drivers
v0x22cbd90_0 .net "input1_a", 0 15, v0x22cb8f0_0; 1 drivers
v0x22cbe60_0 .net "input1_b", 0 15, v0x22cb4b0_0; 1 drivers
v0x22cbf80_0 .net "input2_a", 0 15, v0x22cafe0_0; 1 drivers
v0x22cc050_0 .net "input2_b", 0 15, v0x22cab10_0; 1 drivers
v0x22cc130_0 .alias "m", 0 15, v0x22cc990_0;
v0x22cc1b0_0 .net "result1", 0 15, L_0x22ccb30; 1 drivers
v0x22cc280_0 .net "result2", 0 15, L_0x22ccd90; 1 drivers
v0x22cc350_0 .net "rst", 0 0, v0x22cca10_0; 1 drivers
S_0x22cb5b0 .scope module, "IN_PIPE_REG_A" "PipeReg" 2 16, 3 1, S_0x22c9eb0;
 .timescale 0 0;
P_0x22cb6a8 .param/l "init" 3 2, +C4<0>;
P_0x22cb6d0 .param/l "width" 3 2, +C4<010000>;
v0x22cb7a0_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22cb820_0 .alias "in", 0 15, v0x22cba20_0;
v0x22cb8f0_0 .var "out", 0 15;
v0x22cb970_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22cb1f0 .scope module, "IN_PIPE_REG_B" "PipeReg" 2 17, 3 1, S_0x22c9eb0;
 .timescale 0 0;
P_0x22c8cc8 .param/l "init" 3 2, +C4<0>;
P_0x22c8cf0 .param/l "width" 3 2, +C4<010000>;
v0x22cb360_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22cb3e0_0 .alias "in", 0 15, v0x22cbaa0_0;
v0x22cb4b0_0 .var "out", 0 15;
v0x22cb530_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22cac10 .scope module, "IN_PIPE_REG_C" "PipeReg" 2 18, 3 1, S_0x22c9eb0;
 .timescale 0 0;
P_0x22cad08 .param/l "init" 3 2, +C4<0>;
P_0x22cad30 .param/l "width" 3 2, +C4<010000>;
v0x22cae00_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c8a30_0 .alias "in", 0 15, v0x22cbb20_0;
v0x22cafe0_0 .var "out", 0 15;
v0x22cb060_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22ca870 .scope module, "IN_PIPE_REG_D" "PipeReg" 2 19, 3 1, S_0x22c9eb0;
 .timescale 0 0;
P_0x22c9898 .param/l "init" 3 2, +C4<0>;
P_0x22c98c0 .param/l "width" 3 2, +C4<010000>;
v0x22ca9c0_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22caa40_0 .alias "in", 0 15, v0x22cbc50_0;
v0x22cab10_0 .var "out", 0 15;
v0x22cab90_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22ca540 .scope module, "COMPARE1_STAGE1" "compare_lt" 2 22, 2 2, S_0x22c9eb0;
 .timescale 0 0;
v0x22ca630_0 .net *"_s0", 0 0, L_0x22cca90; 1 drivers
v0x22ca6b0_0 .alias "a", 0 15, v0x22cbd90_0;
v0x22ca750_0 .alias "b", 0 15, v0x22cbe60_0;
v0x22ca7f0_0 .alias "result", 0 15, v0x22cc1b0_0;
L_0x22cca90 .cmp/gt 16, v0x22cb4b0_0, v0x22cb8f0_0;
L_0x22ccb30 .functor MUXZ 16, v0x22cb4b0_0, v0x22cb8f0_0, L_0x22cca90, C4<>;
S_0x22ca210 .scope module, "COMPARE2_STAGE1" "compare_lt" 2 23, 2 2, S_0x22c9eb0;
 .timescale 0 0;
v0x22ca300_0 .net *"_s0", 0 0, L_0x22cccf0; 1 drivers
v0x22ca380_0 .alias "a", 0 15, v0x22cbf80_0;
v0x22ca420_0 .alias "b", 0 15, v0x22cc050_0;
v0x22ca4c0_0 .alias "result", 0 15, v0x22cc280_0;
L_0x22cccf0 .cmp/gt 16, v0x22cab10_0, v0x22cafe0_0;
L_0x22ccd90 .functor MUXZ 16, v0x22cab10_0, v0x22cafe0_0, L_0x22cccf0, C4<>;
S_0x22c9fa0 .scope module, "COMPARE_STAGE2" "compare_lt" 2 26, 2 2, S_0x22c9eb0;
 .timescale 0 0;
v0x22c9c00_0 .net *"_s0", 0 0, L_0x22ccf50; 1 drivers
v0x22ca090_0 .alias "a", 0 15, v0x22cc1b0_0;
v0x22ca110_0 .alias "b", 0 15, v0x22cc280_0;
v0x22ca190_0 .alias "result", 0 15, v0x22cbcd0_0;
L_0x22ccf50 .cmp/gt 16, L_0x22ccd90, L_0x22ccb30;
L_0x22cd110 .functor MUXZ 16, L_0x22ccd90, L_0x22ccb30, L_0x22ccf50, C4<>;
S_0x2289660 .scope module, "MIN_PIPE" "find_min_pipe" 2 64, 2 31, S_0x2288f20;
 .timescale 0 0;
L_0x22cd950 .functor BUFZ 16, L_0x22cd770, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x22c91c0_0 .alias "a", 0 15, v0x22cba20_0;
v0x22c9270_0 .alias "b", 0 15, v0x22cbaa0_0;
v0x22c9320_0 .alias "c", 0 15, v0x22cbb20_0;
v0x22c93d0_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c9480_0 .alias "d", 0 15, v0x22cbc50_0;
v0x22c9530_0 .net "final_result", 0 15, L_0x22cd770; 1 drivers
v0x22c95f0_0 .net "input1_a", 0 15, v0x22c9060_0; 1 drivers
v0x22c9670_0 .net "input1_b", 0 15, v0x22c8b60_0; 1 drivers
v0x22c9740_0 .net "input2_a", 0 15, v0x22c8690_0; 1 drivers
v0x22c9810_0 .net "input2_b", 0 15, v0x22c8200_0; 1 drivers
v0x22c98f0_0 .alias "m", 0 15, v0x22cc910_0;
v0x22c9970_0 .net "result1", 0 15, L_0x22cd270; 1 drivers
v0x22c9ab0_0 .net "result1_reg", 0 15, v0x22c7610_0; 1 drivers
v0x22c9b80_0 .net "result2", 0 15, L_0x22cd4f0; 1 drivers
v0x22c9cd0_0 .net "result2_reg", 0 15, v0x22c7170_0; 1 drivers
v0x22c9da0_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22c8d50 .scope module, "IN_PIPE_REG_A" "PipeReg" 2 38, 3 1, S_0x2289660;
 .timescale 0 0;
P_0x22c8e48 .param/l "init" 3 2, +C4<0>;
P_0x22c8e70 .param/l "width" 3 2, +C4<010000>;
v0x22c8f40_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c8fc0_0 .alias "in", 0 15, v0x22cba20_0;
v0x22c9060_0 .var "out", 0 15;
v0x22c9110_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22c87c0 .scope module, "IN_PIPE_REG_B" "PipeReg" 2 39, 3 1, S_0x2289660;
 .timescale 0 0;
P_0x22c88b8 .param/l "init" 3 2, +C4<0>;
P_0x22c88e0 .param/l "width" 3 2, +C4<010000>;
v0x22c89b0_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c8ac0_0 .alias "in", 0 15, v0x22cbaa0_0;
v0x22c8b60_0 .var "out", 0 15;
v0x22c8c10_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22c8380 .scope module, "IN_PIPE_REG_C" "PipeReg" 2 40, 3 1, S_0x2289660;
 .timescale 0 0;
P_0x22c8478 .param/l "init" 3 2, +C4<0>;
P_0x22c84a0 .param/l "width" 3 2, +C4<010000>;
v0x22c8570_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c85f0_0 .alias "in", 0 15, v0x22cbb20_0;
v0x22c8690_0 .var "out", 0 15;
v0x22c8710_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22c7ea0 .scope module, "IN_PIPE_REG_D" "PipeReg" 2 41, 3 1, S_0x2289660;
 .timescale 0 0;
P_0x22c7f98 .param/l "init" 3 2, +C4<0>;
P_0x22c7fc0 .param/l "width" 3 2, +C4<010000>;
v0x22c8090_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c8160_0 .alias "in", 0 15, v0x22cbc50_0;
v0x22c8200_0 .var "out", 0 15;
v0x22c8280_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22c7b10 .scope module, "COMPARE1_STAGE1" "compare_lt" 2 44, 2 2, S_0x2289660;
 .timescale 0 0;
v0x22c7c00_0 .net *"_s0", 0 0, L_0x22cd1d0; 1 drivers
v0x22c7c80_0 .alias "a", 0 15, v0x22c95f0_0;
v0x22c7d20_0 .alias "b", 0 15, v0x22c9670_0;
v0x22c7dc0_0 .alias "result", 0 15, v0x22c9970_0;
L_0x22cd1d0 .cmp/gt 16, v0x22c8b60_0, v0x22c9060_0;
L_0x22cd270 .functor MUXZ 16, v0x22c8b60_0, v0x22c9060_0, L_0x22cd1d0, C4<>;
S_0x22c77a0 .scope module, "COMPARE2_STAGE1" "compare_lt" 2 45, 2 2, S_0x2289660;
 .timescale 0 0;
v0x22c7890_0 .net *"_s0", 0 0, L_0x22cd450; 1 drivers
v0x22c7910_0 .alias "a", 0 15, v0x22c9740_0;
v0x22c7990_0 .alias "b", 0 15, v0x22c9810_0;
v0x22c7a30_0 .alias "result", 0 15, v0x22c9b80_0;
L_0x22cd450 .cmp/gt 16, v0x22c8200_0, v0x22c8690_0;
L_0x22cd4f0 .functor MUXZ 16, v0x22c8200_0, v0x22c8690_0, L_0x22cd450, C4<>;
S_0x22c72d0 .scope module, "PIPEREG1" "PipeReg" 2 47, 3 1, S_0x2289660;
 .timescale 0 0;
P_0x22c73c8 .param/l "init" 3 2, +C4<0>;
P_0x22c73f0 .param/l "width" 3 2, +C4<010000>;
v0x22c74e0_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c7590_0 .alias "in", 0 15, v0x22c9970_0;
v0x22c7610_0 .var "out", 0 15;
v0x22c76c0_0 .alias "rst", 0 0, v0x22cc350_0;
S_0x22c6d90 .scope module, "PIPEREG2" "PipeReg" 2 48, 3 1, S_0x2289660;
 .timescale 0 0;
P_0x22c6e88 .param/l "init" 3 2, +C4<0>;
P_0x22c6eb0 .param/l "width" 3 2, +C4<010000>;
v0x22c7010_0 .alias "clk", 0 0, v0x22cbba0_0;
v0x22c70d0_0 .alias "in", 0 15, v0x22c9b80_0;
v0x22c7170_0 .var "out", 0 15;
v0x22c7220_0 .alias "rst", 0 0, v0x22cc350_0;
E_0x22c6fc0/0 .event negedge, v0x22c7220_0;
E_0x22c6fc0/1 .event posedge, v0x22c7010_0;
E_0x22c6fc0 .event/or E_0x22c6fc0/0, E_0x22c6fc0/1;
S_0x228da20 .scope module, "COMPARE_STAGE2" "compare_lt" 2 51, 2 2, S_0x2289660;
 .timescale 0 0;
v0x22a19e0_0 .net *"_s0", 0 0, L_0x22cd6d0; 1 drivers
v0x22c6ba0_0 .alias "a", 0 15, v0x22c9ab0_0;
v0x22c6c40_0 .alias "b", 0 15, v0x22c9cd0_0;
v0x22c6ce0_0 .alias "result", 0 15, v0x22c9530_0;
L_0x22cd6d0 .cmp/gt 16, v0x22c7170_0, v0x22c7610_0;
L_0x22cd770 .functor MUXZ 16, v0x22c7170_0, v0x22c7610_0, L_0x22cd6d0, C4<>;
    .scope S_0x22cb5b0;
T_0 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22cb970_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cb8f0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x22cb820_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cb8f0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x22cb1f0;
T_1 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22cb530_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cb4b0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x22cb3e0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cb4b0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x22cac10;
T_2 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22cb060_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cafe0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x22c8a30_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cafe0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x22ca870;
T_3 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22cab90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cab10_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x22caa40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cab10_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x22c8d50;
T_4 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22c9110_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c9060_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x22c8fc0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c9060_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x22c87c0;
T_5 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22c8c10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c8b60_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x22c8ac0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c8b60_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x22c8380;
T_6 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22c8710_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c8690_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x22c85f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c8690_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x22c7ea0;
T_7 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22c8280_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c8200_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x22c8160_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c8200_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x22c72d0;
T_8 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22c76c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c7610_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x22c7590_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c7610_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x22c6d90;
T_9 ;
    %wait E_0x22c6fc0;
    %load/v 8, v0x22c7220_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c7170_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x22c70d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22c7170_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2288f20;
T_10 ;
    %vpi_call 2 66 "$monitor", $time, " ", "a=%d b=%d c=%d d=%d m_s=%d m_p=%d", v0x22cc450_0, v0x22cc560_0, v0x22cc670_0, v0x22cc800_0, v0x22cc990_0, v0x22cc910_0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cca10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cca10_0, 0, 1;
    %delay 1, 0;
    %movi 8, 1, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc450_0, 0, 8;
    %movi 8, 2, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc560_0, 0, 8;
    %movi 8, 3, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc670_0, 0, 8;
    %movi 8, 4, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc800_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 0;
    %delay 1, 0;
    %movi 8, 45, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc450_0, 0, 8;
    %movi 8, 35, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc560_0, 0, 8;
    %movi 8, 23, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc670_0, 0, 8;
    %movi 8, 100, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc800_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 1;
    %delay 1, 0;
    %set/v v0x22cc780_0, 0, 1;
    %delay 1, 0;
    %movi 8, 100, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc450_0, 0, 8;
    %movi 8, 300, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc560_0, 0, 8;
    %movi 8, 200, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc670_0, 0, 8;
    %movi 8, 400, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x22cc800_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 0;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22cc780_0, 0, 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "compare.v";
    "pipe_reg.v";
