{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669714318050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669714318050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 17:31:57 2022 " "Processing started: Tue Nov 29 17:31:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669714318050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714318050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CurriculumDesign -c CurriculumDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off CurriculumDesign -c CurriculumDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714318051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669714318346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669714318346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_64_64_inst " "Found entity 1: div_64_64_inst" {  } { { "../rtl/ip_core/div_64_64/div_64_64_inst.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl_fre_pha_data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_ctrl_fre_pha_data_ctrl " "Found entity 1: wave_ctrl_fre_pha_data_ctrl" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_wave_ctrl_fre_pha_data_ctrl " "Found entity 1: tb_wave_ctrl_fre_pha_data_ctrl" {  } { { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/fre_pha_data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/fre_pha_data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_pha_data_ctrl " "Found entity 1: fre_pha_data_ctrl" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/wave_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_ctrl " "Found entity 1: wave_ctrl" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_wave_rom_8x4096 " "Found entity 1: sin_wave_rom_8x4096" {  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 saw_wave_rom_8x4096 " "Found entity 1: saw_wave_rom_8x4096" {  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 squ_wave_rom_8x4096 " "Found entity 1: squ_wave_rom_8x4096" {  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_wave_rom_8x4096 " "Found entity 1: tri_wave_rom_8x4096" {  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/fpga_homework/curriculumdesign/rtl/ip_core/div_64_64/div_64_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_64_64 " "Found entity 1: div_64_64" {  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714326246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714326246 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fre_pha_data_ctrl fre_pha_data_ctrl.v(23) " "Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(23): Parameter Declaration in module \"fre_pha_data_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fre_pha_data_ctrl fre_pha_data_ctrl.v(24) " "Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(24): Parameter Declaration in module \"fre_pha_data_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fre_pha_data_ctrl fre_pha_data_ctrl.v(25) " "Verilog HDL Parameter Declaration warning at fre_pha_data_ctrl.v(25): Parameter Declaration in module \"fre_pha_data_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(19) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(19): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(20) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(20): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(21) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(21): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wave_ctrl wave_ctrl.v(22) " "Verilog HDL Parameter Declaration warning at wave_ctrl.v(22): Parameter Declaration in module \"wave_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1669714326247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_wave_ctrl_fre_pha_data_ctrl " "Elaborating entity \"tb_wave_ctrl_fre_pha_data_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669714326316 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk\[0\] tb_wave_ctrl_fre_pha_data_ctrl.v(28) " "Verilog HDL warning at tb_wave_ctrl_fre_pha_data_ctrl.v(28): assignments to clk\[0\] create a combinational loop" {  } { { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 28 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1669714326317 "|tb_wave_ctrl_fre_pha_data_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ctrl_fre_pha_data_ctrl wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl " "Elaborating entity \"wave_ctrl_fre_pha_data_ctrl\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\"" {  } { { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "u_wave_ctrl_fre_pha_data_ctrl" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714326318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_pha_data_ctrl wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl " "Elaborating entity \"fre_pha_data_ctrl\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "u_fre_pha_data_ctrl" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714326319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_64_64_inst wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1 " "Elaborating entity \"div_64_64_inst\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\"" {  } { { "../rtl/fre_pha_data_ctrl.v" "u_div_64_64_inst1" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/fre_pha_data_ctrl.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714326321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_64_64 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst " "Elaborating entity \"div_64_64\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\"" {  } { { "../rtl/ip_core/div_64_64/div_64_64_inst.v" "div_64_64_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64_inst.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714326337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "LPM_DIVIDE_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714329489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714329495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714329495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714329495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714329495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714329495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 64 " "Parameter \"lpm_widthd\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714329495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 64 " "Parameter \"lpm_widthn\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714329495 ""}  } { { "../rtl/ip_core/div_64_64/div_64_64.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/div_64_64/div_64_64.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714329495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6ps.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6ps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6ps " "Found entity 1: lpm_divide_6ps" {  } { { "db/lpm_divide_6ps.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714329536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714329536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_6ps wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated " "Elaborating entity \"lpm_divide_6ps\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714329536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714329555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714329555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_jnh wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider " "Elaborating entity \"sign_div_unsign_jnh\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\"" {  } { { "db/lpm_divide_6ps.tdf" "divider" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/lpm_divide_6ps.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714329556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714329786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714329786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_qaf wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider " "Elaborating entity \"alt_u_div_qaf\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\"" {  } { { "db/sign_div_unsign_jnh.tdf" "divider" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/sign_div_unsign_jnh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714329786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714330252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_0" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714330305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|fre_pha_data_ctrl:u_fre_pha_data_ctrl\|div_64_64_inst:u_div_64_64_inst1\|div_64_64:div_64_64_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6ps:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_1" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/alt_u_div_qaf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ctrl wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl " "Elaborating entity \"wave_ctrl\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\"" {  } { { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "u_wave_ctrl" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330353 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wave_ctrl.v(65) " "Verilog HDL Case Statement warning at wave_ctrl.v(65): incomplete case statement has no default case item" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wave_ctrl.v(65) " "Verilog HDL Case Statement information at wave_ctrl.v(65): all case item expressions in this case statement are onehot" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"sin_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "squ_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"squ_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tri_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"tri_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saw_wave_en wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"saw_wave_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"sin_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "squ_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"squ_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tri_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"tri_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330355 "|wave_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saw_wave_rom_addr wave_ctrl.v(54) " "Verilog HDL Always Construct warning at wave_ctrl.v(54): inferring latch(es) for variable \"saw_wave_rom_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[0\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[1\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[1\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[2\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[2\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[3\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[3\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[4\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[4\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[5\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[5\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330356 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[6\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[6\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[7\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[7\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[8\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[8\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[9\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[9\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[10\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[10\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_rom_addr\[11\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_rom_addr\[11\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"saw_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"tri_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "squ_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"squ_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_wave_en\[0\] wave_ctrl.v(54) " "Inferred latch for \"sin_wave_en\[0\]\" at wave_ctrl.v(54)" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330357 "|wave_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_wave_rom_8x4096 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst " "Elaborating entity \"sin_wave_rom_8x4096\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "sin_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/sin_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/sin_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330397 ""}  } { { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714330397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4c1 " "Found entity 1: altsyncram_k4c1" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714330440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4c1 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated " "Elaborating entity \"altsyncram_k4c1\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ_wave_rom_8x4096 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst " "Elaborating entity \"squ_wave_rom_8x4096\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "squ_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/squ_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/squ_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330461 ""}  } { { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714330461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35c1 " "Found entity 1: altsyncram_35c1" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714330502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35c1 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated " "Elaborating entity \"altsyncram_35c1\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_wave_rom_8x4096 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst " "Elaborating entity \"tri_wave_rom_8x4096\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "tri_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/tri_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/tri_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330521 ""}  } { { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714330521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4c1 " "Found entity 1: altsyncram_p4c1" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714330564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4c1 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated " "Elaborating entity \"altsyncram_p4c1\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saw_wave_rom_8x4096 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst " "Elaborating entity \"saw_wave_rom_8x4096\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\"" {  } { { "../rtl/wave_ctrl.v" "saw_wave_rom_8x4096_inst" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "altsyncram_component" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab_prj/saw_wave_8x4096.mif " "Parameter \"init_file\" = \"../../../matlab_prj/saw_wave_8x4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669714330583 ""}  } { { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669714330583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4c1 " "Found entity 1: altsyncram_l4c1" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669714330625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714330625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4c1 wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated " "Elaborating entity \"altsyncram_l4c1\" for hierarchy \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669714330626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[8\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[8\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[7\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[7\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[6\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[6\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[5\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[5\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[4\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[4\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[3\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[3\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[2\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[2\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[1\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[1\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[0\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_addr\[0\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[0\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[0\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[1\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[1\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[2\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[2\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[3\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[3\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[4\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[4\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[5\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[5\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[6\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[6\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[7\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[7\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[8\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[8\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[9\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[9\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[10\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[10\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[11\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_addr\[11\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[1\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[1\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[2\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[2\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[3\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[3\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[4\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[4\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[5\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[5\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[6\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[6\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[7\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[7\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[8\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[8\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[9\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[9\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[10\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[10\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[11\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_addr\[11\]\" is permanently disabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[1\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[1\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[2\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[2\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[3\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[3\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[4\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[4\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[5\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[5\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[6\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[6\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[7\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[7\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[8\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[8\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[9\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[9\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[10\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[10\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[11\] " "LATCH primitive \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_addr\[11\]\" is permanently enabled" {  } { { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669714331303 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[0\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[1\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[2\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[3\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[4\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[5\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[6\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[7\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_l4c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_l4c1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/saw_wave_rom_8x4096/saw_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 156 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|saw_wave_rom_8x4096:saw_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_l4c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[0\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[1\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[2\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[3\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[4\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[5\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[6\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[7\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_p4c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_p4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_p4c1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/tri_wave_rom_8x4096/tri_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 149 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|tri_wave_rom_8x4096:tri_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_p4c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[0\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[1\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[2\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[3\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[4\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[5\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[6\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[7\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_35c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_35c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_35c1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/squ_wave_rom_8x4096/squ_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 142 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|squ_wave_rom_8x4096:squ_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_35c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[0\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[1\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[2\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[3\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[4\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[5\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[6\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[7\] " "Synthesized away node \"wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl\|wave_ctrl:u_wave_ctrl\|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst\|altsyncram:altsyncram_component\|altsyncram_k4c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k4c1.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/quartus_prj/db/altsyncram_k4c1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "d:/learn/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/ip_core/sin_wave_rom_8x4096/sin_wave_rom_8x4096.v" 85 0 0 } } { "../rtl/wave_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl.v" 135 0 0 } } { "../rtl/wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/wave_ctrl_fre_pha_data_ctrl.v" 58 0 0 } } { "../rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/FPGA_Homework/CurriculumDesign/rtl/tb_wave_ctrl_fre_pha_data_ctrl.v" 55 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669714331319 "|tb_wave_ctrl_fre_pha_data_ctrl|wave_ctrl_fre_pha_data_ctrl:u_wave_ctrl_fre_pha_data_ctrl|wave_ctrl:u_wave_ctrl|sin_wave_rom_8x4096:sin_wave_rom_8x4096_inst|altsyncram:altsyncram_component|altsyncram_k4c1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669714331319 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669714331319 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1669714331583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 95 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669714331721 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 17:32:11 2022 " "Processing ended: Tue Nov 29 17:32:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669714331721 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669714331721 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669714331721 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714331721 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 95 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 95 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669714332361 ""}
