Addr 0xf8898fb0 doesn't belong to any registers!
Addr 0xf8899fb0 doesn't belong to any registers!
Addr 0xf8809fb0 doesn't belong to any registers!
Total 150 entries, 3 unresolved. 
Addr 0xf8898fb0 doesn't belong to any registers!
Addr 0xf8899fb0 doesn't belong to any registers!
Addr 0xf8809fb0 doesn't belong to any registers!
Total 172 entries, 3 unresolved. 
Addr 0xf8898fb0 doesn't belong to any registers!
Addr 0xf8899fb0 doesn't belong to any registers!
Addr 0xf8809fb0 doesn't belong to any registers!
Total 618 entries, 3 unresolved. 
Zynq7000: Init default
Zynq7000: Param load
Zynq7000: ps7_init gen
Zynq7000: Param calc
ZYNQ PS XTAL 50.0 MHz
ARM PLL: 50.0 * 27 = 1350.0 MHz
	APU: / 2 = 675.0 MHz (requested 666.666666 MHz)
	Warning: ARM PLL deviation is large!
DDR PLL: 50.0 * 21 = 1050.0 MHz
	DDR: / 2 = 525.0 MHz (requested 533.333333 MHz)
	Warning: DDR PLL deviation is large!
	DCI: / 52 / 2 = 10.096153846153847 MHz (requested 10.1 MHz)
IO PLL: 50.0 * 20 = 1000.0 MHz
	 SDIO : / 10  = 100.0 MHz (requested 100 MHz) 
	 UART : / 10  = 100.0 MHz (requested 100 MHz) 
	 PCAP : / 5  = 200.0 MHz (requested 200 MHz) 
MIO_PIN_14 uart0 rxd
MIO_PIN_15 uart0 txd
MIO_PIN_40 sd0 sck
MIO_PIN_41 sd0 miso
MIO_PIN_42 sd0 data0
MIO_PIN_43 sd0 data1
MIO_PIN_44 sd0 data2
MIO_PIN_45 sd0 data3
make: Entering directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/hello_world/src'
make -C ../../zynq_fsbl/src libxil.a
make[1]: Entering directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/src'
echo "Copying BSP files"
Copying BSP files
../misc/copy_bsp.sh pynqz1 arm-none-eabi-gcc
echo "Compiling bsp"
Compiling bsp
if [ arm-none-eabi-gcc == "arm-none-eabi-gcc" ]; then \
	make -C ../misc -k all "CC=arm-none-eabi-gcc" "AR=arm-none-eabi-ar" "C_FLAGS=-O2 -c" "EC_FLAGS=-g"; \
elif [ arm-none-eabi-gcc == "armcc" ]; then \
        make -C ../misc -k all "CC=armcc" "AR=armar" "C_FLAGS= -O2 -c" "EC_FLAGS=--debug --wchar32"; \
fi;
make[2]: Entering directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/misc'
make --no-print-directory seq_libs
Finished building libraries sequentially.
make -j --no-print-directory par_libs
Running Make include in ps7_cortexa9_0/libsrc/uartps/src
Running Make include in ps7_cortexa9_0/libsrc/standalone/src
make -C ps7_cortexa9_0/libsrc/uartps/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9/src
Running Make include in ps7_cortexa9_0/libsrc/qspips/src
make -C ps7_cortexa9_0/libsrc/standalone/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/cpu_cortexa9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/gpiops/src
make -C ps7_cortexa9_0/libsrc/qspips/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/xilffs/src
make -C ps7_cortexa9_0/libsrc/gpiops/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilffs/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/devcfg/src
make -C ps7_cortexa9_0/libsrc/devcfg/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/xilrsa/src
Running Make include in ps7_cortexa9_0/libsrc/sdps/src
make -C ps7_cortexa9_0/libsrc/xilrsa/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/sdps/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/uartps/src
Running Make libs in ps7_cortexa9_0/libsrc/standalone/src
make -C ps7_cortexa9_0/libsrc/uartps/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9/src
make -C ps7_cortexa9_0/libsrc/standalone/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/qspips/src
make -C ps7_cortexa9_0/libsrc/cpu_cortexa9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/devcfg/src
Running Make libs in ps7_cortexa9_0/libsrc/gpiops/src
Running Make libs in ps7_cortexa9_0/libsrc/xilrsa/src
make -C ps7_cortexa9_0/libsrc/devcfg/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/sdps/src
Running Make libs in ps7_cortexa9_0/libsrc/xilffs/src
make -C ps7_cortexa9_0/libsrc/qspips/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/gpiops/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilffs/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilrsa/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/sdps/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Finished building libraries parallelly.
make --no-print-directory archive
arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/errno.o
Finished building libraries
make[2]: Leaving directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/misc'
make[1]: Leaving directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/src'
#echo "Copying BSP files"
#cd ../../zynq_fsbl/src
#../../zynq_fsbl/misc/copy_bsp.sh pynqz1 arm-none-eabi-gcc
#echo "Compiling bsp"
#if [ arm-none-eabi-gcc == "arm-none-eabi-gcc" ]; then \
	#make -C ../../zynq_fsbl/misc -k all "CC=arm-none-eabi-gcc" "AR=arm-none-eabi-ar" "C_FLAGS=-O2 -c" "EC_FLAGS=-g"; \
#elif [ arm-none-eabi-gcc == "armcc" ]; then \
        #make -C ../../zynq_fsbl/misc -k all "CC=armcc" "AR=armar" "C_FLAGS= -O2 -c" "EC_FLAGS=--debug --wchar32"; \
#fi;
#cd ../../hello_world/src
arm-none-eabi-gcc  -DAXI_TEST -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c platform.c -o platform.o -I../../zynq_fsbl/misc/ps7_cortexa9_0/include -I. -I../../zynq_fsbl/misc/pynqz1
arm-none-eabi-gcc  -DAXI_TEST -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c helloworld.c -o helloworld.o -I../../zynq_fsbl/misc/ps7_cortexa9_0/include -I. -I../../zynq_fsbl/misc/pynqz1
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -Wl,-T -Wl,lscript.ld -L../../zynq_fsbl/misc/ps7_cortexa9_0/lib -specs=../../zynq_fsbl/misc/Xilinx.spec  -o hello-world.elf  platform.o  helloworld.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group
rm -rf  platform.o  helloworld.o  
make: Leaving directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/hello_world/src'
make: Entering directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/src'
echo "Copying BSP files"
Copying BSP files
../misc/copy_bsp.sh pynqz1 arm-none-eabi-gcc
BSP directory already exists
Standalone directory already exists
cpu_cortexa9 directory already exists
devcfg directory already exists
gpiops directory already exists
qspips directory already exists
sdps directory already exists
uartps directory already exists
echo "Compiling bsp"
Compiling bsp
if [ arm-none-eabi-gcc == "arm-none-eabi-gcc" ]; then \
	make -C ../misc -k all "CC=arm-none-eabi-gcc" "AR=arm-none-eabi-ar" "C_FLAGS=-O2 -c" "EC_FLAGS=-g"; \
elif [ arm-none-eabi-gcc == "armcc" ]; then \
        make -C ../misc -k all "CC=armcc" "AR=armar" "C_FLAGS= -O2 -c" "EC_FLAGS=--debug --wchar32"; \
fi;
make[1]: Entering directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/misc'
make --no-print-directory seq_libs
Finished building libraries sequentially.
make -j --no-print-directory par_libs
Running Make include in ps7_cortexa9_0/libsrc/uartps/src
Running Make include in ps7_cortexa9_0/libsrc/standalone/src
make -C ps7_cortexa9_0/libsrc/uartps/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9/src
Running Make include in ps7_cortexa9_0/libsrc/devcfg/src
make -C ps7_cortexa9_0/libsrc/standalone/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/qspips/src
Running Make include in ps7_cortexa9_0/libsrc/xilrsa/src
make -C ps7_cortexa9_0/libsrc/cpu_cortexa9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/sdps/src
Running Make include in ps7_cortexa9_0/libsrc/gpiops/src
make -C ps7_cortexa9_0/libsrc/qspips/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/devcfg/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make include in ps7_cortexa9_0/libsrc/xilffs/src
make -C ps7_cortexa9_0/libsrc/gpiops/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilffs/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilrsa/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/sdps/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9/src
Running Make libs in ps7_cortexa9_0/libsrc/uartps/src
make -C ps7_cortexa9_0/libsrc/cpu_cortexa9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/devcfg/src
Running Make libs in ps7_cortexa9_0/libsrc/gpiops/src
Running Make libs in ps7_cortexa9_0/libsrc/standalone/src
make -C ps7_cortexa9_0/libsrc/uartps/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/xilrsa/src
Running Make libs in ps7_cortexa9_0/libsrc/qspips/src
make -C ps7_cortexa9_0/libsrc/standalone/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/gpiops/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/qspips/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/xilffs/src
make -C ps7_cortexa9_0/libsrc/devcfg/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilrsa/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
make -C ps7_cortexa9_0/libsrc/xilffs/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Running Make libs in ps7_cortexa9_0/libsrc/sdps/src
make -C ps7_cortexa9_0/libsrc/sdps/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"
Finished building libraries parallelly.
make --no-print-directory archive
arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/errno.o
Finished building libraries
make[1]: Leaving directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/misc'
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c pcap.c -o pcap.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c qspi.c -o qspi.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c rsa.c -o rsa.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c main.c -o main.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c fsbl_hooks.c -o fsbl_hooks.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c md5.c -o md5.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c image_mover.c -o image_mover.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c nor.c -o nor.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c nand.c -o nand.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c sd.c -o sd.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c ../misc/pynqz1/ps7_init.c -o ../misc/pynqz1/ps7_init.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1
if [ arm-none-eabi-gcc == "arm-none-eabi-gcc" ]; then \
	arm-none-eabi-gcc  -DFSBL_DEBUG_INFO -DNODDR -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -c fsbl_handoff.S -o fsbl_handoff.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1; \
elif [ arm-none-eabi-gcc == "armcc" ]; then \
        arm-none-eabi-gcc -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1 -E -o fsbl_handoff.s fsbl_handoff.S; \
	arm-none-eabi-gcc  -c fsbl_handoff.s -o fsbl_handoff.o -I../misc/ps7_cortexa9_0/include -I. -I../misc/pynqz1; \
	rm fsbl_handoff.s; \
fi;
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -Wl,-T -Wl,lscript.ld -L../misc/ps7_cortexa9_0/lib -specs=../misc/Xilinx.spec  -o fsbl.elf  pcap.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  nand.o  sd.o  ../misc/pynqz1/ps7_init.o  fsbl_handoff.o  -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group
rm -rf  pcap.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  nand.o  sd.o  ../misc/pynqz1/ps7_init.o  fsbl_handoff.o 
make: Leaving directory '/mnt/ps7-blinky-digilent-pynqz1/embeddedsw/lib/sw_apps/zynq_fsbl/src'
make: Entering directory '/mnt/ps7-blinky-digilent-pynqz1/zynq-mkbootimage'
make: Nothing to be done for 'all'.
make: Leaving directory '/mnt/ps7-blinky-digilent-pynqz1/zynq-mkbootimage'
yosys -p "synth_xilinx -flatten -abc9  -arch xc7 -top ps7_axi_blinky; write_json ps7_axi_blinky.json" ps7_axi_blinky.v 

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.17 (git sha1 UNKNOWN, gcc 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)


-- Parsing `ps7_axi_blinky.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: ps7_axi_blinky.v
Parsing Verilog input from `ps7_axi_blinky.v' to AST representation.
Storing AST representation for module `$abstract\ps7_axi_blinky'.
Storing AST representation for module `$abstract\axil_gpio'.
Successfully finished Verilog frontend.

-- Running command `synth_xilinx -flatten -abc9  -arch xc7 -top ps7_axi_blinky; write_json ps7_axi_blinky.json' --

2. Executing SYNTH_XILINX pass.

2.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ps7_axi_blinky'.
Generating RTLIL representation for module `\ps7_axi_blinky'.
ps7_axi_blinky.v:163: Warning: Identifier `\emio_gpio_o' is implicitly declared.
ps7_axi_blinky.v:164: Warning: Identifier `\emio_gpio_t' is implicitly declared.
ps7_axi_blinky.v:259: Warning: Identifier `\M_AXI_GP1_ARADDR' is implicitly declared.
ps7_axi_blinky.v:260: Warning: Identifier `\M_AXI_GP1_ARBURST' is implicitly declared.
ps7_axi_blinky.v:261: Warning: Identifier `\M_AXI_GP1_ARCACHE' is implicitly declared.
ps7_axi_blinky.v:262: Warning: Identifier `\M_AXI_GP1_ARESETN' is implicitly declared.
ps7_axi_blinky.v:263: Warning: Identifier `\M_AXI_GP1_ARID' is implicitly declared.
ps7_axi_blinky.v:264: Warning: Identifier `\M_AXI_GP1_ARLEN' is implicitly declared.
ps7_axi_blinky.v:265: Warning: Identifier `\M_AXI_GP1_ARLOCK' is implicitly declared.
ps7_axi_blinky.v:266: Warning: Identifier `\M_AXI_GP1_ARPROT' is implicitly declared.
ps7_axi_blinky.v:267: Warning: Identifier `\M_AXI_GP1_ARQOS' is implicitly declared.
ps7_axi_blinky.v:268: Warning: Identifier `\M_AXI_GP1_ARSIZE' is implicitly declared.
ps7_axi_blinky.v:269: Warning: Identifier `\M_AXI_GP1_ARVALID' is implicitly declared.
ps7_axi_blinky.v:270: Warning: Identifier `\M_AXI_GP1_AWADDR' is implicitly declared.
ps7_axi_blinky.v:271: Warning: Identifier `\M_AXI_GP1_AWBURST' is implicitly declared.
ps7_axi_blinky.v:272: Warning: Identifier `\M_AXI_GP1_AWCACHE' is implicitly declared.
ps7_axi_blinky.v:273: Warning: Identifier `\M_AXI_GP1_AWID' is implicitly declared.
ps7_axi_blinky.v:274: Warning: Identifier `\M_AXI_GP1_AWLEN' is implicitly declared.
ps7_axi_blinky.v:275: Warning: Identifier `\M_AXI_GP1_AWLOCK' is implicitly declared.
ps7_axi_blinky.v:276: Warning: Identifier `\M_AXI_GP1_AWPROT' is implicitly declared.
ps7_axi_blinky.v:277: Warning: Identifier `\M_AXI_GP1_AWQOS' is implicitly declared.
ps7_axi_blinky.v:278: Warning: Identifier `\M_AXI_GP1_AWSIZE' is implicitly declared.
ps7_axi_blinky.v:279: Warning: Identifier `\M_AXI_GP1_AWVALID' is implicitly declared.
ps7_axi_blinky.v:280: Warning: Identifier `\M_AXI_GP1_BREADY' is implicitly declared.
ps7_axi_blinky.v:281: Warning: Identifier `\M_AXI_GP1_RREADY' is implicitly declared.
ps7_axi_blinky.v:282: Warning: Identifier `\M_AXI_GP1_WDATA' is implicitly declared.
ps7_axi_blinky.v:283: Warning: Identifier `\M_AXI_GP1_WID' is implicitly declared.
ps7_axi_blinky.v:284: Warning: Identifier `\M_AXI_GP1_WLAST' is implicitly declared.
ps7_axi_blinky.v:285: Warning: Identifier `\M_AXI_GP1_WSTRB' is implicitly declared.
ps7_axi_blinky.v:286: Warning: Identifier `\M_AXI_GP1_WVALID' is implicitly declared.
ps7_axi_blinky.v:449: Warning: Identifier `\emio_gpio_i' is implicitly declared.
ps7_axi_blinky.v:515: Warning: Identifier `\M_AXI_GP1_ACLK' is implicitly declared.
ps7_axi_blinky.v:516: Warning: Identifier `\M_AXI_GP1_ARREADY' is implicitly declared.
ps7_axi_blinky.v:517: Warning: Identifier `\M_AXI_GP1_AWREADY' is implicitly declared.
ps7_axi_blinky.v:518: Warning: Identifier `\M_AXI_GP1_BID' is implicitly declared.
ps7_axi_blinky.v:519: Warning: Identifier `\M_AXI_GP1_BRESP' is implicitly declared.
ps7_axi_blinky.v:520: Warning: Identifier `\M_AXI_GP1_BVALID' is implicitly declared.
ps7_axi_blinky.v:521: Warning: Identifier `\M_AXI_GP1_RDATA' is implicitly declared.
ps7_axi_blinky.v:522: Warning: Identifier `\M_AXI_GP1_RID' is implicitly declared.
ps7_axi_blinky.v:523: Warning: Identifier `\M_AXI_GP1_RLAST' is implicitly declared.
ps7_axi_blinky.v:524: Warning: Identifier `\M_AXI_GP1_RRESP' is implicitly declared.
ps7_axi_blinky.v:525: Warning: Identifier `\M_AXI_GP1_RVALID' is implicitly declared.
ps7_axi_blinky.v:526: Warning: Identifier `\M_AXI_GP1_WREADY' is implicitly declared.

2.4.1. Analyzing design hierarchy..
Top module:  \ps7_axi_blinky
Parameter \ALL_INPUT = 0
Parameter \ALL_OUTPUT = 0
Parameter \DEFAULT_OUTPUT = 15
Parameter \DEFAULT_TRI = 32'11111111111111111111111111111111
Parameter \ALL_INPUT_2 = 0
Parameter \ALL_OUTPUT_2 = 0
Parameter \DEFAULT_OUTPUT_2 = 0
Parameter \DEFAULT_TRI_2 = 32'11111111111111111111111111111111

2.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axil_gpio'.
Parameter \ALL_INPUT = 0
Parameter \ALL_OUTPUT = 0
Parameter \DEFAULT_OUTPUT = 15
Parameter \DEFAULT_TRI = 32'11111111111111111111111111111111
Parameter \ALL_INPUT_2 = 0
Parameter \ALL_OUTPUT_2 = 0
Parameter \DEFAULT_OUTPUT_2 = 0
Parameter \DEFAULT_TRI_2 = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio'.
ps7_axi_blinky.v:791: Warning: Identifier `\clk' is implicitly declared.
ps7_axi_blinky.v:792: Warning: Identifier `\rst_n' is implicitly declared.

2.4.3. Analyzing design hierarchy..
Top module:  \ps7_axi_blinky
Used module:     $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio

2.4.4. Analyzing design hierarchy..
Top module:  \ps7_axi_blinky
Used module:     $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio
Removing unused module `$abstract\axil_gpio'.
Removing unused module `$abstract\ps7_axi_blinky'.
Removed 2 unused modules.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1RRESP from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1RID from 1 bits to 12 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1RDATA from 1 bits to 32 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1BRESP from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1BID from 1 bits to 12 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.EMIOGPIOI from 1 bits to 64 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1WSTRB from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1WID from 1 bits to 12 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1WDATA from 1 bits to 32 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWSIZE from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWQOS from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWPROT from 1 bits to 3 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWLOCK from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWLEN from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWID from 1 bits to 12 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWCACHE from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWBURST from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1AWADDR from 1 bits to 32 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARSIZE from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARQOS from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARPROT from 1 bits to 3 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARLOCK from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARLEN from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARID from 1 bits to 12 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARCACHE from 1 bits to 4 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARBURST from 1 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP1ARADDR from 1 bits to 32 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP0AWSIZE from 3 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.MAXIGP0ARSIZE from 3 bits to 2 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.EMIOGPIOTN from 1 bits to 64 bits.
Warning: Resizing cell port ps7_axi_blinky.zynq7.EMIOGPIOO from 1 bits to 64 bits.

2.5. Executing PROC pass (convert processes to netlists).

2.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810$607 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:769$604 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731$589 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:690$586 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:587$571 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:554$567 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:522$549 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:489$545 in module FDRE.
Marked 3 switch rules as full_case in process $proc$ps7_axi_blinky.v:889$1629 in module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
Marked 2 switch rules as full_case in process $proc$ps7_axi_blinky.v:875$1625 in module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
Marked 3 switch rules as full_case in process $proc$ps7_axi_blinky.v:846$1621 in module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
Marked 2 switch rules as full_case in process $proc$ps7_axi_blinky.v:833$1617 in module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
Marked 1 switch rules as full_case in process $proc$ps7_axi_blinky.v:822$1615 in module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
Removed a total of 0 dead cases.

2.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 353 assignments to connections.

2.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2400$1305'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2356$1298'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2324$1291'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2287$1288'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2259$1281'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1975$1206'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1974$1205'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1973$1204'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1972$1203'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1801$1054'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1800$1053'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1799$1052'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1798$1051'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1707$895'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1602$847'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1556$802'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1497$775'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$610'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$606'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$592'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$588'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$570'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548'.
  Set init value: \Q = 1'0
Found init rule in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:798$1893'.
  Set init value: \gpio2_d_w = 0
Found init rule in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:797$1892'.
  Set init value: \gpio2_d_r = 0
Found init rule in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:796$1891'.
  Set init value: \gpio_d_w = 0
Found init rule in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:795$1890'.
  Set init value: \gpio_d_r = 0
Found init rule in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1889'.
  Set init value: \s_axi_rdata = 0

2.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810$607'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:769$604'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731$589'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:690$586'.

2.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2400$1305'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2408$1304'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2356$1298'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2364$1297'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2324$1291'.
Creating decoders for process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2327$1290'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2287$1288'.
Creating decoders for process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2294$1287'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2259$1281'.
Creating decoders for process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2261$1280'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1975$1206'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1974$1205'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1973$1204'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1972$1203'.
Creating decoders for process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
     1/16: $1$lookahead\mem_d$1099[63:0]$1132
     2/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1089[63:0]$1127
     3/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1088[63:0]$1126
     4/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1090[5:0]$1128
     5/16: $1$lookahead\mem_c$1098[63:0]$1131
     6/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1086[63:0]$1124
     7/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1085[63:0]$1123
     8/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1087[5:0]$1125
     9/16: $1$lookahead\mem_b$1097[63:0]$1130
    10/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1984$1083[63:0]$1121
    11/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1984$1082[63:0]$1120
    12/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1984$1084[5:0]$1122
    13/16: $1$lookahead\mem_a$1096[63:0]$1129
    14/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1983$1080[63:0]$1118
    15/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1983$1079[63:0]$1117
    16/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1983$1081[5:0]$1119
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1801$1054'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1800$1053'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1799$1052'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1798$1051'.
Creating decoders for process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
     1/16: $1$lookahead\mem_d$927[63:0]$960
     2/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$909[63:0]$955
     3/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$908[63:0]$954
     4/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$910[31:0]$956
     5/16: $1$lookahead\mem_c$926[63:0]$959
     6/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$906[63:0]$952
     7/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$905[63:0]$951
     8/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$907[31:0]$953
     9/16: $1$lookahead\mem_b$925[63:0]$958
    10/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$903[63:0]$949
    11/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$902[63:0]$948
    12/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$904[31:0]$950
    13/16: $1$lookahead\mem_a$924[63:0]$957
    14/16: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$900[63:0]$946
    15/16: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$899[63:0]$945
    16/16: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$901[31:0]$947
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1707$895'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
     1/4: $1$lookahead\mem$857[127:0]$866
     2/4: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$852[127:0]$864
     3/4: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$851[127:0]$863
     4/4: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$853[6:0]$865
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1602$847'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
     1/4: $1$lookahead\mem$809[63:0]$818
     2/4: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$804[63:0]$816
     3/4: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$803[63:0]$815
     4/4: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$805[5:0]$817
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1556$802'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
     1/4: $1$lookahead\mem$782[31:0]$791
     2/4: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$777[31:0]$789
     3/4: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$776[31:0]$788
     4/4: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$778[4:0]$790
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1497$775'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
     1/4: $1$lookahead\mem$743[31:0]$752
     2/4: $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$738[31:0]$750
     3/4: $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$737[31:0]$749
     4/4: $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$739[4:0]$751
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$610'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810$607'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$606'.
Creating decoders for process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:769$604'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$592'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731$589'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$588'.
Creating decoders for process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:690$586'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:587$571'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$570'.
Creating decoders for process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:554$567'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:522$549'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548'.
Creating decoders for process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:489$545'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:798$1893'.
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:797$1892'.
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:796$1891'.
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:795$1890'.
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1889'.
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:889$1629'.
     1/3: $0\s_axi_rvalid[0:0]
     2/3: $0\s_axi_rresp[1:0]
     3/3: $0\s_axi_rdata[31:0]
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:875$1625'.
     1/2: $0\s_axi_arready[0:0]
     2/2: $0\read_address[31:0]
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
     1/6: $0\s_axi_bvalid[0:0]
     2/6: $0\gpio2_d_w[31:0]
     3/6: $0\gpio_d_w[31:0]
     4/6: $0\gpio2_t[31:0]
     5/6: $0\s_axi_bresp[1:0]
     6/6: $0\gpio_t[31:0]
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:833$1617'.
     1/1: $0\s_axi_wready[0:0]
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:822$1615'.
     1/2: $0\write_address[31:0]
     2/2: $0\s_axi_awready[0:0]
Creating decoders for process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:799$1614'.

2.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\i' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1358_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1359_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1360_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1361_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1362_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1363_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1364_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1365_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1366_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1367_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1368_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1369_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1370_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1371_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1372_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1373_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1374_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1375_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1376_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1377_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1378_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1379_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1380_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1381_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1382_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1383_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1384_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1385_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1386_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1387_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1388_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1389_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1390_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1391_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1392_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1393_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1394_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1395_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1396_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1397_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1398_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1399_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1400_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1401_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1402_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1403_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1404_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1405_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1406_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1407_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1408_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1409_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1410_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1411_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1412_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1413_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1414_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1415_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1416_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1417_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1418_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1419_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1420_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1421_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1422_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1423_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1424_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1425_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1426_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1427_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1428_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1429_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1430_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1431_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1432_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1433_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1434_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1435_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1436_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1437_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1438_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1439_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1440_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1441_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1442_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1443_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1444_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1445_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1446_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1447_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1448_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1449_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1450_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1451_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1452_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1453_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1454_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1455_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1456_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1457_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1458_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1459_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1460_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1461_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1462_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1463_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1464_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1465_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1466_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1467_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1468_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1469_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1470_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1471_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1472_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1473_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1474_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1475_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1476_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1477_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1478_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1479_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1480_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1481_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1482_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1483_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1484_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1485_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1486_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1487_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1488_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1489_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1490_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1491_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1492_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1493_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1494_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1495_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1496_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1497_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1498_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1499_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1500_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1501_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1502_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1503_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1504_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1505_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1506_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1507_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1508_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1509_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1510_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1511_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1512_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1513_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1514_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1515_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1516_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1517_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1518_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1519_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1520_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1521_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1522_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1523_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1524_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1525_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1526_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1527_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1528_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1529_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1530_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1531_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1532_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1533_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1534_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1535_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1536_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1537_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1538_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1539_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1540_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1541_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1542_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1543_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1544_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1545_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1546_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1547_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1548_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1549_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1550_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1551_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1552_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1553_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1554_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1555_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1556_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1557_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1558_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1559_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1560_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1561_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1562_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1563_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1564_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1565_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1566_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1567_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1568_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1569_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1570_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1571_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1572_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1573_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1574_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1575_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1576_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1577_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1578_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1579_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1580_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1581_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1582_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1583_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1584_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1585_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1586_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1587_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1588_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1589_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1590_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1591_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1592_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1593_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1594_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1595_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1596_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1597_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1598_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1599_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1600_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1601_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1602_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1603_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1604_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1605_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1606_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1607_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1608_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1609_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1610_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1611_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1612_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
No latch inferred for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$memwr$\mem$ps7_axi_blinky.v:812$1613_EN' from process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.

2.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2408$1304'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2364$1297'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2327$1290'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2294$1287'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2261$1280'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1983$1079' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1983$1080' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1983$1081' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1984$1082' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1984$1083' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1984$1084' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1085' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1086' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1087' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1088' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1089' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1090' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1096' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1097' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1098' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1099' using process `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$899' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$900' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$901' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$902' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$903' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$904' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$905' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$906' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$907' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$908' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$909' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$910' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$924' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$925' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$926' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$927' using process `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$851' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$852' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$853' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$857' using process `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$803' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$804' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$805' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$809' using process `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
  created $dff cell `$procdff$2512' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$776' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
  created $dff cell `$procdff$2513' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$777' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
  created $dff cell `$procdff$2514' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$778' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
  created $dff cell `$procdff$2515' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$782' using process `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
  created $dff cell `$procdff$2516' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$737' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$738' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$739' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$743' using process `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810$607'.
  created $adff cell `$procdff$2522' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:769$604'.
  created $adff cell `$procdff$2523' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731$589'.
  created $adff cell `$procdff$2524' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:690$586'.
  created $adff cell `$procdff$2525' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:587$571'.
  created $dff cell `$procdff$2526' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:554$567'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:522$549'.
  created $dff cell `$procdff$2528' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:489$545'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_rdata' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:889$1629'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_rvalid' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:889$1629'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_rresp' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:889$1629'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_arready' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:875$1625'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\read_address' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:875$1625'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio_t' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_bresp' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_bvalid' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio2_t' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio_d_w' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio2_d_w' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_wready' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:833$1617'.
  created $dff cell `$procdff$2541' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\s_axi_awready' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:822$1615'.
  created $dff cell `$procdff$2542' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\write_address' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:822$1615'.
  created $dff cell `$procdff$2543' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio_o' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:799$1614'.
  created $dff cell `$procdff$2544' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio2_o' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:799$1614'.
  created $dff cell `$procdff$2545' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio_d_r' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:799$1614'.
  created $dff cell `$procdff$2546' with positive edge clock.
Creating register for signal `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.\gpio2_d_r' using process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:799$1614'.
  created $dff cell `$procdff$2547' with positive edge clock.

2.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2400$1305'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2408$1304'.
Removing empty process `SRLC32E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2408$1304'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2356$1298'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2364$1297'.
Removing empty process `SRLC16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2364$1297'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2324$1291'.
Removing empty process `SRLC16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2327$1290'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2287$1288'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2294$1287'.
Removing empty process `SRL16E.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2294$1287'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2259$1281'.
Removing empty process `SRL16.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2261$1280'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1975$1206'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1974$1205'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1973$1204'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1972$1203'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
Removing empty process `RAM64M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1981$1100'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1801$1054'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1800$1053'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1799$1052'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1798$1051'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
Removing empty process `RAM32M.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$928'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1707$895'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
Removing empty process `RAM128X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1711$858'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1602$847'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
Removing empty process `RAM64X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606$810'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1556$802'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560$783'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1497$775'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
Removing empty process `RAM32X1D.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501$744'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$610'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810$607'.
Removing empty process `FDPE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810$607'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$606'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:769$604'.
Removing empty process `FDPE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:769$604'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$592'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731$589'.
Removing empty process `FDCE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731$589'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$588'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:690$586'.
Removing empty process `FDCE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:690$586'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:587$571'.
Removing empty process `FDSE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:587$571'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$570'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:554$567'.
Removing empty process `FDSE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:554$567'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:522$549'.
Removing empty process `FDRE_1.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:522$549'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:489$545'.
Removing empty process `FDRE.$proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:489$545'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1894'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:798$1893'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:797$1892'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:796$1891'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:795$1890'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:0$1889'.
Found and cleaned up 4 empty switches in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:889$1629'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:889$1629'.
Found and cleaned up 2 empty switches in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:875$1625'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:875$1625'.
Found and cleaned up 4 empty switches in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:846$1621'.
Found and cleaned up 2 empty switches in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:833$1617'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:833$1617'.
Found and cleaned up 2 empty switches in `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:822$1615'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:822$1615'.
Removing empty process `$paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.$proc$ps7_axi_blinky.v:799$1614'.
Cleaned up 35 empty switches.

2.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
<suppressed ~16 debug messages>
Optimizing module ps7_axi_blinky.

2.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1a4a96f031b95a1081ead5d97d38f2e61dd8d7f3\axil_gpio.
<suppressed ~1 debug messages>

2.7. Executing TRIBUF pass.

2.8. Executing DEMINOUT pass (demote inout ports to input or output).

2.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..
Removed 270 unused cells and 576 unused wires.
<suppressed ~274 debug messages>

2.11. Executing CHECK pass (checking for obvious problems).
Checking module ps7_axi_blinky...
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_WREADY is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_RVALID is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_RRESP is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_RLAST is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_RID is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_RDATA is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_BVALID is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_BRESP is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_BID is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_AWREADY is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_ARREADY is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP1_ACLK is used but has no driver.
Warning: Wire ps7_axi_blinky.\M_AXI_GP0_RLAST is used but has no driver.
Warning: Wire ps7_axi_blinky.\emio_gpio_i is used but has no driver.
Found and reported 14 problems.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 1 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 2 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 3 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 6 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 7 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 8 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 9 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 10 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 11 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 12 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 13 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 14 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 15 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 16 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 17 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 18 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 19 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 20 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 21 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 22 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 23 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 24 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 25 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 26 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 27 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 28 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 29 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 30 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 31 on $flatten\axil_gpio_inst.$procdff$2546 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 0 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 1 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 2 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 3 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 4 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 5 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 6 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 7 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 8 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 9 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 10 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 11 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 12 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 13 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 14 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 15 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 16 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 17 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 18 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 19 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 20 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 21 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 22 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 23 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 24 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 25 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 26 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 27 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 28 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 29 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 30 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.
Setting constant 0-bit at position 31 on $flatten\axil_gpio_inst.$procdff$2547 ($dff) from module ps7_axi_blinky.

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.12.16. Finished OPT passes. (There is nothing left to do.)

2.13. Executing FSM pass (extract and optimize FSM).

2.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ps7_axi_blinky.axil_gpio_inst.s_axi_bresp as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ps7_axi_blinky.axil_gpio_inst.s_axi_rresp as FSM state register:
    Users of register don't seem to benefit from recoding.

2.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\axil_gpio_inst.$procdff$2543 ($dff) from module ps7_axi_blinky (D = \axil_gpio_inst.s_axi_awaddr, Q = \axil_gpio_inst.write_address).
Adding EN signal on $flatten\axil_gpio_inst.$procdff$2542 ($dff) from module ps7_axi_blinky (D = 1'1, Q = \axil_gpio_inst.s_axi_awready).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2541 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2444_Y, Q = \axil_gpio_inst.s_axi_wready, rval = 1'0).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2539 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2414_Y, Q = \axil_gpio_inst.gpio_d_w, rval = 15).
Adding EN signal on $auto$ff.cc:262:slice$2554 ($sdff) from module ps7_axi_blinky (D = \axil_gpio_inst.s_axi_wdata, Q = \axil_gpio_inst.gpio_d_w).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2538 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2422_Y, Q = \axil_gpio_inst.gpio2_t, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2558 ($sdff) from module ps7_axi_blinky (D = \axil_gpio_inst.s_axi_wdata, Q = \axil_gpio_inst.gpio2_t).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2537 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2394_Y, Q = \axil_gpio_inst.s_axi_bvalid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2562 ($sdff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2394_Y, Q = \axil_gpio_inst.s_axi_bvalid).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2536 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2428_Y, Q = \axil_gpio_inst.s_axi_bresp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2566 ($sdff) from module ps7_axi_blinky (D = 2'00, Q = \axil_gpio_inst.s_axi_bresp).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2535 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2438_Y, Q = \axil_gpio_inst.gpio_t, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$2568 ($sdff) from module ps7_axi_blinky (D = \axil_gpio_inst.s_axi_wdata, Q = \axil_gpio_inst.gpio_t).
Adding EN signal on $flatten\axil_gpio_inst.$procdff$2534 ($dff) from module ps7_axi_blinky (D = \axil_gpio_inst.s_axi_araddr, Q = \axil_gpio_inst.read_address).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2533 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2379_Y, Q = \axil_gpio_inst.s_axi_arready, rval = 1'0).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2532 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2362_Y, Q = \axil_gpio_inst.s_axi_rresp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2576 ($sdff) from module ps7_axi_blinky (D = 2'00, Q = \axil_gpio_inst.s_axi_rresp).
Adding SRST signal on $flatten\axil_gpio_inst.$procdff$2531 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2356_Y, Q = \axil_gpio_inst.s_axi_rvalid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2578 ($sdff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2356_Y, Q = \axil_gpio_inst.s_axi_rvalid).
Adding EN signal on $flatten\axil_gpio_inst.$procdff$2530 ($dff) from module ps7_axi_blinky (D = $flatten\axil_gpio_inst.$procmux$2368_Y, Q = \axil_gpio_inst.s_axi_rdata).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2577 ($sdffe) from module ps7_axi_blinky.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2577 ($sdffe) from module ps7_axi_blinky.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2567 ($sdffe) from module ps7_axi_blinky.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2567 ($sdffe) from module ps7_axi_blinky.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$2552 ($dffe) from module ps7_axi_blinky.

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..
Removed 24 unused cells and 24 unused wires.
<suppressed ~25 debug messages>

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.
<suppressed ~3 debug messages>

2.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.14.16. Finished OPT passes. (There is nothing left to do.)

2.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 bits (of 32) from FF cell ps7_axi_blinky.$auto$ff.cc:262:slice$2549 ($dffe).
Removed top 28 bits (of 32) from FF cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procdff$2544 ($dff).
Removed top 24 bits (of 32) from FF cell ps7_axi_blinky.$auto$ff.cc:262:slice$2572 ($dffe).
Removed top 28 bits (of 32) from FF cell ps7_axi_blinky.$auto$ff.cc:262:slice$2555 ($sdffe).
Removed top 5 bits (of 8) from port B of cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2437_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2421_CMP0 ($eq).
Removed cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2391 ($mux).
Removed top 5 bits (of 8) from port B of cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2371_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2370_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2369_CMP0 ($eq).
Removed cell ps7_axi_blinky.$flatten\axil_gpio_inst.$procmux$2353 ($mux).
Removed top 1 bits (of 3) from wire ps7_axi_blinky.M_AXI_GP0_ARSIZE.
Removed top 1 bits (of 3) from wire ps7_axi_blinky.M_AXI_GP0_AWSIZE.
Removed top 26 bits (of 32) from wire ps7_axi_blinky.gpio_i.

2.16. Executing PEEPOPT pass (run peephole optimizers).

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.18. Executing PMUX2SHIFTX pass.
Inspecting $pmux cell ps7_axi_blinky/$flatten\axil_gpio_inst.$procmux$2368.
  data width: 32 (next power-of-2 = 32, log2 = 5)
  checking ctrl signal \axil_gpio_inst.read_address [7:0]
    best permutation: { \axil_gpio_inst.read_address [7:4] \axil_gpio_inst.read_address [1:0] \axil_gpio_inst.read_address [3:2] }
    best xor mask: 8'00000000
      0: 8'00001100 -> 8'00000011 -> 8'00000011: \axil_gpio_inst.gpio2_t
      1: 8'00001000 -> 8'00000010 -> 8'00000010: 0
      2: 8'00000100 -> 8'00000001 -> 8'00000001: \axil_gpio_inst.gpio_t
      3: 8'00000000 -> 8'00000000 -> 8'00000000: { 26'00000000000000000000000000 \axil_gpio_inst.gpio_d_r [5:4] 4'0000 }
    choices: 4
    min choice: 0
    max choice: 3
    range density: 100%
    absolute density: 100%
    full density: 1%
    full case: false
    created $shiftx cell $auto$pmux2shiftx.cc:711:execute$2593.

2.19. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.20.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL25X18'.
Successfully finished Verilog frontend.

2.20.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.21. Executing OPT_EXPR pass (perform const folding).

2.22. Executing WREDUCE pass (reducing word size of cells).

2.23. Executing XILINX_DSP pass (pack resources into DSPs).

2.24. Executing TECHMAP pass (map to technology primitives).

2.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.24.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

2.24.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

2.25. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ps7_axi_blinky:
  created 0 $alu and 0 $macc cells.

2.26. Executing SHARE pass (SAT-based resource sharing).

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $flatten\axil_gpio_inst.$procmux$2368.
    dead port 2/6 on $pmux $flatten\axil_gpio_inst.$procmux$2368.
    dead port 3/6 on $pmux $flatten\axil_gpio_inst.$procmux$2368.
    dead port 4/6 on $pmux $flatten\axil_gpio_inst.$procmux$2368.
Removed 4 multiplexer ports.
<suppressed ~5 debug messages>

2.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.27.6. Executing OPT_DFF pass (perform DFF optimizations).

2.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.27.9. Rerunning OPT passes. (Maybe there is more to do..)

2.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.27.13. Executing OPT_DFF pass (perform DFF optimizations).

2.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.27.16. Finished OPT passes. (There is nothing left to do.)

2.28. Executing MEMORY pass.

2.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.28.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.28.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.28.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.28.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.28.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.28.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/xc7_brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/xc7_brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_RAMB36_SDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB18_SDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB36_TDP'.
Generating RTLIL representation for module `\$__XILINX_RAMB18_TDP'.
Successfully finished Verilog frontend.

2.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

2.32. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

2.33. Executing TECHMAP pass (map to technology primitives).

2.33.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_RAM16X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM32X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM64X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM128X1D'.
Generating RTLIL representation for module `\$__XILINX_RAM32X6SDP'.
Generating RTLIL representation for module `\$__XILINX_RAM64X3SDP'.
Generating RTLIL representation for module `\$__XILINX_RAM32X2Q'.
Generating RTLIL representation for module `\$__XILINX_RAM64X1Q'.
Successfully finished Verilog frontend.

2.33.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~10 debug messages>

2.34. Executing OPT pass (performing simple optimizations).

2.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.
<suppressed ~55 debug messages>

2.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.34.3. Executing OPT_DFF pass (perform DFF optimizations).

2.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

2.34.5. Finished fast OPT passes.

2.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.36. Executing OPT pass (performing simple optimizations).

2.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ps7_axi_blinky..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ps7_axi_blinky.
Performed a total of 0 changes.

2.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
Removed a total of 0 cells.

2.36.6. Executing OPT_SHARE pass.

2.36.7. Executing OPT_DFF pass (perform DFF optimizations).

2.36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..

2.36.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.36.10. Finished OPT passes. (There is nothing left to do.)

2.37. Executing XILINX_SRL pass (Xilinx shift register extraction).

2.38. Executing TECHMAP pass (map to technology primitives).

2.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

2.38.3. Continuing TECHMAP pass.
Using template $paramod$constmap:fb16fa670106073fa6eaa64e5bafa563f2700cc0$paramod$4d75b00cbfdce7482999f1df1240f7a46ceb50a8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~338 debug messages>

2.39. Executing OPT pass (performing simple optimizations).

2.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.
<suppressed ~40 debug messages>

2.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ps7_axi_blinky'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

2.39.3. Executing OPT_DFF pass (perform DFF optimizations).

2.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ps7_axi_blinky..
Removed 160 unused cells and 28 unused wires.
<suppressed ~161 debug messages>

2.39.5. Finished fast OPT passes.

2.40. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ps7_axi_blinky.clk using IBUF.
Mapping port ps7_axi_blinky.led using OBUF.
Mapping port ps7_axi_blinky.sw using IBUF.

2.41. Executing TECHMAP pass (map to technology primitives).

2.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.41.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

2.41.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>
Removed 0 unused cells and 2 unused wires.

2.42. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_SDFFE_PP1P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_SDFFE_PP0P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~188 debug messages>

2.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module ps7_axi_blinky.

2.45. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

2.46. Executing ABC9 pass.

2.46.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ps7_axi_blinky.
Found 0 SCCs.

2.46.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.5. Executing PROC pass (convert processes to netlists).

2.46.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.46.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.46.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.46.5.4. Executing PROC_INIT pass (extract init attributes).

2.46.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.46.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.46.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.46.5.8. Executing PROC_DFF pass (convert process syncs to FFs).

2.46.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.46.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.46.5.11. Executing OPT_EXPR pass (perform const folding).

2.46.6. Executing TECHMAP pass (map to technology primitives).

2.46.6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.46.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~504 debug messages>

2.46.7. Executing OPT pass (performing simple optimizations).

2.46.7.1. Executing OPT_EXPR pass (perform const folding).

2.46.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.46.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.46.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.46.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.46.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.46.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.46.7.8. Executing OPT_EXPR pass (perform const folding).

2.46.7.9. Finished OPT passes. (There is nothing left to do.)

2.46.8. Executing TECHMAP pass (map to technology primitives).

2.46.8.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.46.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.46.9. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.46.10. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.11. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.46.13. Executing AIGMAP pass (map logic to AIG).
Module ps7_axi_blinky: replaced 130 cells with 808 new cells, skipped 233 cells.
  replaced 2 cell types:
      34 $_OR_
      96 $_MUX_
  not replaced 8 cell types:
      85 $_NOT_
      13 $_AND_
       3 IBUF
       4 OBUF
       1 BUFG
      58 FDRE
      68 FDSE
       1 PS7

2.46.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.46.13.3. Executing XAIGER backend.
<suppressed ~131 debug messages>
Extracted 335 AND gates and 1188 wires from module `ps7_axi_blinky' to a netlist network with 215 inputs and 240 outputs.

2.46.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.46.13.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    215/    240  and =     211  lev =    7 (0.53)  mem = 0.01 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    215/    240  and =     148  lev =    4 (0.52)  mem = 0.01 MB  ch =    6  box = 0  bb = 0
ABC: + &if -W 300 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   64. Obj =  144. Set =  672. CutMin = no
ABC: Node =     148.  Ch =     6.  Total mem =    0.09 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 1437.00.  Ar =     143.0.  Edge =      185.  Cut =      764.  T =     0.00 sec
ABC: P:  Del = 1437.00.  Ar =     141.0.  Edge =      184.  Cut =      764.  T =     0.00 sec
ABC: P:  Del = 1437.00.  Ar =     140.0.  Edge =      183.  Cut =      764.  T =     0.00 sec
ABC: F:  Del = 1437.00.  Ar =     140.0.  Edge =      183.  Cut =      661.  T =     0.00 sec
ABC: A:  Del = 1437.00.  Ar =     140.0.  Edge =      181.  Cut =      661.  T =     0.00 sec
ABC: A:  Del = 1437.00.  Ar =     140.0.  Edge =      181.  Cut =      661.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    215/    240  and =     200  lev =    4 (0.52)  mem = 0.01 MB  box = 0  bb = 0
ABC: Mapping (K=6)  :  lut =     47  edge =     181  lev =    2 (0.21)  mem = 0.00 MB
ABC: LUT = 47 : 2=7 14.9 %  3=2 4.3 %  4=32 68.1 %  5=3 6.4 %  6=3 6.4 %  Ave = 3.85
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.01 seconds, total: 0.01 seconds

2.46.13.6. Executing AIGER frontend.
<suppressed ~919 debug messages>
Removed 247 unused cells and 632 unused wires.

2.46.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       48
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:      101
Removing temp directory.

2.46.14. Executing TECHMAP pass (map to technology primitives).

2.46.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.46.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>
Removed 34 unused cells and 2060 unused wires.

2.47. Executing XILINX_SRL pass (Xilinx shift register extraction).

2.48. Executing TECHMAP pass (map to technology primitives).

2.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.48.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

2.48.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$4f4758b2bd5f46821ac7eedf289d2d6c784ae058\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
No more expansions possible.
<suppressed ~249 debug messages>

2.49. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in ps7_axi_blinky.
  Merging D + R LUTs for $auto$ff.cc:262:slice$2777/axil_gpio_inst.s_axi_wready (2 -> 3)

2.50. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in ps7_axi_blinky.

2.51. Executing CLKBUFMAP pass (inserting clock buffers).
Removed 1 unused cells and 99 unused wires.

2.52. Executing HIERARCHY pass (managing design hierarchy).

2.52.1. Analyzing design hierarchy..
Top module:  \ps7_axi_blinky

2.52.2. Analyzing design hierarchy..
Top module:  \ps7_axi_blinky
Removed 0 unused modules.

2.53. Printing statistics.

=== ps7_axi_blinky ===

   Number of wires:                162
   Number of wire bits:           1224
   Number of public wires:         123
   Number of public wire bits:     882
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     BUFG                            1
     FDRE                           58
     FDSE                           68
     IBUF                            3
     INV                             1
     LUT2                            6
     LUT3                            3
     LUT4                           32
     LUT5                            3
     LUT6                            3
     OBUF                            4
     PS7                             1

   Estimated number of LCs:         41

2.54. Executing CHECK pass (checking for obvious problems).
Checking module ps7_axi_blinky...
Found and reported 0 problems.

3. Executing JSON backend.

Warnings: 90 unique messages, 90 total
End of script. Logfile hash: a212b3b6d6, CPU: user 1.69s system 0.08s, MEM: 317.52 MB peak
Yosys 0.17 (git sha1 UNKNOWN, gcc 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
Time spent: 41% 26x read_verilog (0 sec), 11% 16x opt_clean (0 sec), ...
nextpnr-xilinx --chipdb ../chipdb//xc7z020clg400.bin --xdc ps7_axi_blinky.xdc --json ps7_axi_blinky.json --fasm ps7_axi_blinky.fasm  
fasm2frames --part xc7z020clg400-1 --db-root /nextpnr-xilinx/xilinx/external/prjxray-db/zynq7 ps7_axi_blinky.fasm > ps7_axi_blinky.frames
xc7frames2bit --part_file /nextpnr-xilinx/xilinx/external/prjxray-db/zynq7/xc7z020clg400-1/part.yaml --part_name xc7z020clg400-1 --frm_file ps7_axi_blinky.frames --output_file ps7_axi_blinky.bit
mkbootimage 2.3-872363c
Nodes found in the output.bif file:
 embeddedsw/lib/sw_apps/zynq_fsbl/src/fsbl.elf (bootloader)
 ps7_axi_blinky.bit
 embeddedsw/lib/sw_apps/hello_world/src/hello-world.elf
All done, quitting
