// Library - final_project, Cell - DREG, View - schematic
// LAST TIME SAVED: Nov 24 20:15:42 2019
// NETLIST TIME: Nov 29 01:25:26 2019
`timescale 1ns / 1ps 

`worklib final_project
`view schematic

(* cds_ams_schematic *) 
(* dfII_lib="final_project", dfII_cell="DREG", dfII_view="schematic", worklib_name="final_project", view_name="schematic", last_save_time="Nov 24 20:15:42 2019" *)

module DREG (VDDD, VBAT, VSS, VREF);

output  VDDD;

inout  VBAT, VSS;

input  VREF;


endmodule
