;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	DJN -8, @-620
	ADD 117, 240
	SLT 20, @12
	ADD #10, <1
	ADD 97, @-40
	SUB -100, -100
	ADD @270, 130
	SLT #162, @290
	DAT #126, <110
	SUB #1, @-10
	SPL @300, 90
	ADD 30, 9
	SUB <-0, @62
	SUB 117, 243
	SPL -700, -300
	SUB @0, @2
	SUB <0, @2
	SUB <0, @2
	SUB @421, 103
	MOV #-16, <-29
	SUB @-127, 100
	SUB @0, @2
	SPL -700, -300
	SUB @0, @2
	ADD -117, 448
	MOV -1, <-20
	ADD @-127, 100
	SUB -207, <-120
	SUB 97, @-40
	ADD @-127, 100
	ADD @-127, 100
	CMP @127, 106
	MOV -7, <-20
	JMZ @97, #-740
	SUB @121, 103
	SUB @121, 103
	ADD -117, 448
	SPL 0, <402
	CMP -207, <-120
	SUB @127, 106
	DAT #-71, <409
	ADD 117, 240
	ADD -117, 448
	ADD -117, 448
