# FIR_zynqz7

FIR Filter FPGA Project (Vitis HLS + Vivado)
ğŸ“Œ Project Overview
This project demonstrates the implementation of a Finite Impulse Response (FIR) filter on FPGA using AXI interface.
The complete flow includes writing FIR logic in C (Vitis HLS), exporting RTL, integrating into Vivado Block Design, and verifying functionality through simulation.

ğŸ“ Workflow
1. Vitis HLS
Developed fir_2.c, fir.h, and fir_test.c

âœ… Performed C Simulation (csim) and Co-Simulation (cosim)

âœ… Exported RTL (Verilog)

2. Vivado
âœ… Added the FIR IP generated from Vitis HLS to Vivado Block Design

âœ… Connected AXI interface and performed address mapping in Address Editor

âœ… Used auto-generated files like fir.v, fir_axi.v

âœ… Created tb_fir.v to verify timing and waveforms

ğŸ’¡ Purpose
Validate AXI4-Lite interface operation

Verify RTL timing and functionality of the FIR filter

Learn the end-to-end process from C â†’ RTL â†’ Vivado Integration â†’ Simulation

