TimeQuest Timing Analyzer report for state_generator
Mon Jan  9 19:45:39 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'IR[0]'
 12. Slow Model Hold: 'IR[0]'
 13. Slow Model Minimum Pulse Width: 'IR[0]'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'IR[0]'
 26. Fast Model Hold: 'IR[0]'
 27. Fast Model Minimum Pulse Width: 'IR[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; state_generator                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; IR[0]      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IR[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 12.82 MHz ; 12.82 MHz       ; IR[0]      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; IR[0] ; -38.488 ; -151.948      ;
+-------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; IR[0] ; -17.089 ; -59.967       ;
+-------+---------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; IR[0] ; -14.383 ; -921.993             ;
+-------+---------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IR[0]'                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -38.488 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -15.270    ; 22.514     ;
; -38.251 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -17.234    ; 19.577     ;
; -38.106 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -15.272    ; 21.648     ;
; -37.601 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.883    ; 22.514     ;
; -37.482 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -14.264    ; 22.514     ;
; -37.369 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.651    ; 22.514     ;
; -37.364 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -16.847    ; 19.577     ;
; -37.245 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -16.228    ; 19.577     ;
; -37.219 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.885    ; 21.648     ;
; -37.132 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -16.615    ; 19.577     ;
; -37.103 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -14.787    ; 21.737     ;
; -37.100 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -14.266    ; 21.648     ;
; -36.987 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.653    ; 21.648     ;
; -36.686 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -13.306    ; 22.676     ;
; -36.449 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -15.270    ; 19.739     ;
; -36.304 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -13.308    ; 21.810     ;
; -36.216 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -14.400    ; 21.737     ;
; -36.184 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -15.268    ; 20.212     ;
; -35.947 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -17.232    ; 17.275     ;
; -35.802 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -15.270    ; 19.346     ;
; -35.799 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -12.919    ; 22.676     ;
; -35.680 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -12.300    ; 22.676     ;
; -35.567 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -12.687    ; 22.676     ;
; -35.562 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.883    ; 19.739     ;
; -35.443 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -14.264    ; 19.739     ;
; -35.417 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -12.921    ; 21.810     ;
; -35.330 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.651    ; 19.739     ;
; -35.301 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -12.823    ; 21.899     ;
; -35.298 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -12.302    ; 21.810     ;
; -35.297 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.881    ; 20.212     ;
; -35.185 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -12.689    ; 21.810     ;
; -35.178 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -14.262    ; 20.212     ;
; -35.123 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -11.323    ; 23.596     ;
; -35.065 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.649    ; 20.212     ;
; -35.060 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -16.845    ; 17.275     ;
; -35.004 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -10.704    ; 23.596     ;
; -34.941 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -16.226    ; 17.275     ;
; -34.915 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.883    ; 19.346     ;
; -34.886 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -13.287    ; 20.659     ;
; -34.828 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -16.613    ; 17.275     ;
; -34.799 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -14.785    ; 19.435     ;
; -34.796 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -14.264    ; 19.346     ;
; -34.767 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -12.668    ; 20.659     ;
; -34.741 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -11.325    ; 22.730     ;
; -34.691 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -12.375    ; 21.737     ;
; -34.683 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -14.651    ; 19.346     ;
; -34.622 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -10.706    ; 22.730     ;
; -34.578 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -12.762    ; 21.737     ;
; -34.414 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -12.436    ; 21.899     ;
; -33.912 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -14.398    ; 19.435     ;
; -33.320 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -10.840    ; 22.401     ;
; -32.889 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -10.411    ; 21.899     ;
; -32.776 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -10.798    ; 21.899     ;
; -32.387 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -12.373    ; 19.435     ;
; -32.274 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -12.760    ; 19.435     ;
; -31.795 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -8.815     ; 22.401     ;
; -27.435 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -3.135     ; 23.596     ;
; -27.198 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.099     ; 20.659     ;
; -27.053 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -3.137     ; 22.730     ;
; -26.316 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -2.516     ; 23.596     ;
; -26.079 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.480     ; 20.659     ;
; -25.934 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -2.518     ; 22.730     ;
; -25.632 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -2.652     ; 22.401     ;
; -23.107 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -0.627     ; 22.401     ;
; -17.092 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 8.036      ; 24.424     ;
; -16.855 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 6.072      ; 21.487     ;
; -16.710 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 8.034      ; 23.558     ;
; -16.592 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 8.036      ; 24.424     ;
; -16.473 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 8.655      ; 24.424     ;
; -16.355 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 6.072      ; 21.487     ;
; -16.236 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 6.691      ; 21.487     ;
; -16.210 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 8.034      ; 23.558     ;
; -16.091 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 8.653      ; 23.558     ;
; -15.973 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 8.655      ; 24.424     ;
; -15.736 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 6.691      ; 21.487     ;
; -15.591 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 8.653      ; 23.558     ;
; -15.315 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 8.519      ; 23.255     ;
; -14.815 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 8.519      ; 23.255     ;
; -13.290 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 10.544     ; 23.255     ;
; -12.790 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 10.544     ; 23.255     ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IR[0]'                                                                                                                                                                                                                                                                                        ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.089 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 23.306     ; 6.217      ;
; -16.702 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 22.919     ; 6.217      ;
; -16.589 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 23.306     ; 6.217      ;
; -16.202 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 22.919     ; 6.217      ;
; -15.351 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 16.845     ; 1.494      ;
; -15.238 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 17.232     ; 1.494      ;
; -15.129 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 23.304     ; 8.175      ;
; -15.125 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 21.342     ; 6.217      ;
; -15.119 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 16.613     ; 1.494      ;
; -14.742 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 22.917     ; 8.175      ;
; -14.738 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 20.955     ; 6.217      ;
; -14.629 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 23.304     ; 8.175      ;
; -14.625 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 21.342     ; 6.217      ;
; -14.329 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 16.847     ; 2.518      ;
; -14.242 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 22.917     ; 8.175      ;
; -14.238 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 20.955     ; 6.217      ;
; -14.232 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 16.226     ; 1.494      ;
; -14.216 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 17.234     ; 2.518      ;
; -14.097 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 16.615     ; 2.518      ;
; -13.459 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.883     ; 1.424      ;
; -13.346 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 15.270     ; 1.424      ;
; -13.227 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.651     ; 1.424      ;
; -13.210 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 16.228     ; 2.518      ;
; -12.402 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 19.359     ; 6.957      ;
; -12.401 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.885     ; 2.484      ;
; -12.340 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.264     ; 1.424      ;
; -12.288 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 15.272     ; 2.484      ;
; -12.265 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.883     ; 2.618      ;
; -12.169 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.653     ; 2.484      ;
; -12.152 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 15.270     ; 2.618      ;
; -12.033 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.651     ; 2.618      ;
; -11.902 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 19.359     ; 6.957      ;
; -11.901 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.883     ; 2.982      ;
; -11.788 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 15.270     ; 2.982      ;
; -11.669 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.651     ; 2.982      ;
; -11.282 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.266     ; 2.484      ;
; -11.146 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.264     ; 2.618      ;
; -11.129 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.881     ; 3.752      ;
; -11.016 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 15.268     ; 3.752      ;
; -10.973 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.400     ; 3.427      ;
; -10.897 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.649     ; 3.752      ;
; -10.860 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.787     ; 3.427      ;
; -10.782 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.264     ; 2.982      ;
; -10.010 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.262     ; 3.752      ;
; -9.486  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.921     ; 3.435      ;
; -9.405  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.919     ; 3.514      ;
; -9.373  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 13.308     ; 3.435      ;
; -9.335  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.762     ; 3.427      ;
; -9.292  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 13.306     ; 3.514      ;
; -9.254  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.689     ; 3.435      ;
; -9.173  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.687     ; 3.514      ;
; -9.013  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 14.398     ; 5.385      ;
; -9.009  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.436     ; 3.427      ;
; -8.900  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 14.785     ; 5.385      ;
; -8.896  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 12.823     ; 3.427      ;
; -8.448  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 12.375     ; 3.427      ;
; -8.367  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 12.302     ; 3.435      ;
; -8.286  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 12.300     ; 3.514      ;
; -7.701  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 10.840     ; 3.139      ;
; -7.375  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 12.760     ; 5.385      ;
; -7.371  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 10.798     ; 3.427      ;
; -6.541  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 11.323     ; 4.782      ;
; -6.488  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 12.373     ; 5.385      ;
; -6.484  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 10.411     ; 3.427      ;
; -6.273  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 13.287     ; 7.014      ;
; -6.148  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 11.325     ; 5.177      ;
; -5.422  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 10.704     ; 4.782      ;
; -5.176  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 8.815      ; 3.139      ;
; -5.154  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 12.668     ; 7.014      ;
; -5.029  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 10.706     ; 5.177      ;
; -4.214  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 11.171     ; 6.957      ;
; -3.714  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 11.171     ; 6.957      ;
; 0.987   ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 2.652      ; 3.139      ;
; 2.147   ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 3.135      ; 4.782      ;
; 2.266   ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 2.516      ; 4.782      ;
; 2.415   ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 5.099      ; 7.014      ;
; 2.512   ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.627      ; 3.139      ;
; 2.534   ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 4.480      ; 7.014      ;
; 2.540   ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 3.137      ; 5.177      ;
; 2.659   ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 2.518      ; 5.177      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IR[0]'                                                                                                                                                          ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; HLT_indicator~0|combout                                                                                        ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; HLT_indicator~0|combout                                                                                        ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -14.383 ; -14.383      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -14.383 ; -14.383      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|combout                                                                                        ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|combout                                                                                        ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -14.151 ; -14.151      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -14.151 ; -14.151      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -12.245 ; -12.245      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|datac                                                                                          ;
; -12.245 ; -12.245      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|datac                                                                                          ;
; -12.245 ; -12.245      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -12.245 ; -12.245      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -10.340 ; -10.340      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -10.340 ; -10.340      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -10.340 ; -10.340      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; -10.340 ; -10.340      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; -10.340 ; -10.340      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; -10.340 ; -10.340      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; -10.340 ; -10.340      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; -10.340 ; -10.340      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; -10.340 ; -10.340      ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; -10.340 ; -10.340      ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; -10.173 ; -10.173      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; HLT_indicator~0|dataa                                                                                          ;
; -10.173 ; -10.173      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; HLT_indicator~0|dataa                                                                                          ;
; -10.173 ; -10.173      ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -10.173 ; -10.173      ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -8.804  ; -8.804       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|dataa                                                                                          ;
; -8.804  ; -8.804       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|dataa                                                                                          ;
; -8.804  ; -8.804       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -8.804  ; -8.804       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -8.116  ; -8.116       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; HLT_indicator~0|datad                                                                                          ;
; -8.116  ; -8.116       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; HLT_indicator~0|datad                                                                                          ;
; -8.116  ; -8.116       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -8.116  ; -8.116       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -7.648  ; -7.648       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|datad                                                                                          ;
; -7.648  ; -7.648       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|datad                                                                                          ;
; -7.648  ; -7.648       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -7.648  ; -7.648       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -1.631  ; 1.000        ; 2.631          ; Port Rate        ; IR[0] ; Rise       ; IR[0]                                                                                                          ;
; -0.127  ; -0.127       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -0.127  ; -0.127       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -0.127  ; -0.127       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; -0.127  ; -0.127       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; -0.127  ; -0.127       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; -0.127  ; -0.127       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; -0.127  ; -0.127       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; -0.127  ; -0.127       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; -0.127  ; -0.127       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; -0.127  ; -0.127       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|and_0|output~0|combout                                                                     ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|and_0|output~0|combout                                                                     ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_0|output~0|datad                                                                       ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_0|output~0|datad                                                                       ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|combout                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|combout                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|datad                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|datad                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~1|datad                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~1|datad                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datad                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datad                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_1|output~0|combout                                           ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FP_CMD    ; IR[0]      ; -1.060 ; -1.060 ; Rise       ; IR[0]           ;
; HLT       ; IR[0]      ; 0.066  ; 0.066  ; Rise       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 22.337 ; 22.337 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 16.973 ; 16.973 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 17.481 ; 17.481 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 22.337 ; 22.337 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 23.746 ; 23.746 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 16.285 ; 16.285 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 22.523 ; 22.523 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 0.332  ; 0.332  ; Rise       ; IR[0]           ;
; step      ; IR[0]      ; -4.852 ; -4.852 ; Rise       ; IR[0]           ;
; FP_CMD    ; IR[0]      ; -0.441 ; -0.441 ; Fall       ; IR[0]           ;
; HLT       ; IR[0]      ; 2.091  ; 2.091  ; Fall       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 22.956 ; 22.956 ; Fall       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 17.592 ; 17.592 ; Fall       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 18.100 ; 18.100 ; Fall       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 22.956 ; 22.956 ; Fall       ; IR[0]           ;
; clk       ; IR[0]      ; 24.365 ; 24.365 ; Fall       ; IR[0]           ;
; irq       ; IR[0]      ; 16.904 ; 16.904 ; Fall       ; IR[0]           ;
; not_reset ; IR[0]      ; 23.142 ; 23.142 ; Fall       ; IR[0]           ;
; start     ; IR[0]      ; 2.357  ; 2.357  ; Fall       ; IR[0]           ;
; step      ; IR[0]      ; -2.827 ; -2.827 ; Fall       ; IR[0]           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FP_CMD    ; IR[0]      ; 20.034 ; 20.034 ; Rise       ; IR[0]           ;
; HLT       ; IR[0]      ; 1.640  ; 1.640  ; Rise       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 17.089 ; 17.089 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 17.089 ; 17.089 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 16.580 ; 16.580 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 11.630 ; 11.630 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 15.145 ; 15.145 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 16.594 ; 16.594 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 14.681 ; 14.681 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 1.507  ; 1.507  ; Rise       ; IR[0]           ;
; step      ; IR[0]      ; 6.558  ; 6.558  ; Rise       ; IR[0]           ;
; FP_CMD    ; IR[0]      ; 19.647 ; 19.647 ; Fall       ; IR[0]           ;
; HLT       ; IR[0]      ; 9.828  ; 9.828  ; Fall       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 16.702 ; 16.702 ; Fall       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 16.702 ; 16.702 ; Fall       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 16.193 ; 16.193 ; Fall       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 11.243 ; 11.243 ; Fall       ; IR[0]           ;
; clk       ; IR[0]      ; 14.758 ; 14.758 ; Fall       ; IR[0]           ;
; irq       ; IR[0]      ; 16.207 ; 16.207 ; Fall       ; IR[0]           ;
; not_reset ; IR[0]      ; 14.294 ; 14.294 ; Fall       ; IR[0]           ;
; start     ; IR[0]      ; 9.695  ; 9.695  ; Fall       ; IR[0]           ;
; step      ; IR[0]      ; 14.746 ; 14.746 ; Fall       ; IR[0]           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; HLT_indicator ; IR[0]      ; 46.522 ; 46.522 ; Rise       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 44.414 ; 44.414 ; Rise       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 14.990 ; 14.990 ; Rise       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 35.200 ; 35.200 ; Rise       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 40.037 ; 40.037 ; Rise       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 44.414 ; 44.414 ; Rise       ; IR[0]           ;
; state_clk     ; IR[0]      ; 31.920 ; 31.920 ; Rise       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 28.753 ; 28.753 ; Rise       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 28.423 ; 28.423 ; Rise       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 28.708 ; 28.708 ; Rise       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 28.437 ; 28.437 ; Rise       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 28.595 ; 28.595 ; Rise       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 28.441 ; 28.441 ; Rise       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 28.753 ; 28.753 ; Rise       ; IR[0]           ;
; HLT_indicator ; IR[0]      ; 46.135 ; 46.135 ; Fall       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 44.027 ; 44.027 ; Fall       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 23.178 ; 23.178 ; Fall       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 41.319 ; 41.319 ; Fall       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 41.533 ; 41.533 ; Fall       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 44.027 ; 44.027 ; Fall       ; IR[0]           ;
; state_clk     ; IR[0]      ; 40.108 ; 40.108 ; Fall       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 28.366 ; 28.366 ; Fall       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 28.036 ; 28.036 ; Fall       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 28.321 ; 28.321 ; Fall       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 28.050 ; 28.050 ; Fall       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 28.208 ; 28.208 ; Fall       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 28.054 ; 28.054 ; Fall       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 28.366 ; 28.366 ; Fall       ; IR[0]           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; HLT_indicator ; IR[0]      ; 9.856  ; 9.856  ; Rise       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 7.518  ; 7.518  ; Rise       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 14.363 ; 14.363 ; Rise       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 7.518  ; 7.518  ; Rise       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 8.764  ; 8.764  ; Rise       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 8.544  ; 8.544  ; Rise       ; IR[0]           ;
; state_clk     ; IR[0]      ; 10.725 ; 10.725 ; Rise       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 11.880 ; 11.880 ; Rise       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 12.037 ; 12.037 ; Rise       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 11.996 ; 11.996 ; Rise       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 12.068 ; 12.068 ; Rise       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 11.880 ; 11.880 ; Rise       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 12.016 ; 12.016 ; Rise       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 12.025 ; 12.025 ; Rise       ; IR[0]           ;
; HLT_indicator ; IR[0]      ; 9.856  ; 9.856  ; Fall       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 7.518  ; 7.518  ; Fall       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 12.338 ; 12.338 ; Fall       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 7.518  ; 7.518  ; Fall       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 8.764  ; 8.764  ; Fall       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 8.544  ; 8.544  ; Fall       ; IR[0]           ;
; state_clk     ; IR[0]      ; 10.725 ; 10.725 ; Fall       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 11.261 ; 11.261 ; Fall       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 11.418 ; 11.418 ; Fall       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 11.377 ; 11.377 ; Fall       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 11.449 ; 11.449 ; Fall       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 11.261 ; 11.261 ; Fall       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 11.397 ; 11.397 ; Fall       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 11.406 ; 11.406 ; Fall       ; IR[0]           ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; HLT        ; HLT_indicator ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; IR[1]      ; HLT_indicator ; 25.634 ; 25.634 ; 25.634 ; 25.634 ;
; IR[1]      ; s_states[1]   ; 23.296 ; 23.296 ; 23.296 ; 23.296 ;
; IR[1]      ; s_states[2]   ; 23.535 ; 23.535 ; 23.535 ; 23.535 ;
; IR[1]      ; s_states[3]   ; 21.798 ; 21.798 ; 21.798 ; 21.798 ;
; IR[1]      ; state_clk     ; 22.074 ; 22.074 ; 22.074 ; 22.074 ;
; IR[3]      ; HLT_indicator ; 30.490 ; 30.490 ; 30.490 ; 30.490 ;
; IR[3]      ; s_states[1]   ; 28.152 ; 28.152 ; 28.152 ; 28.152 ;
; IR[3]      ; s_states[2]   ; 22.371 ; 22.371 ; 22.371 ; 22.371 ;
; IR[3]      ; s_states[3]   ; 26.748 ; 26.748 ; 26.748 ; 26.748 ;
; IR[3]      ; state_clk     ; 27.024 ; 27.024 ; 27.024 ; 27.024 ;
; clk        ; HLT_indicator ; 28.357 ; 28.357 ; 28.357 ; 28.357 ;
; clk        ; s_states[1]   ; 26.019 ; 26.019 ; 26.019 ; 26.019 ;
; clk        ; s_states[2]   ; 25.284 ; 25.284 ; 25.284 ; 25.284 ;
; clk        ; s_states[3]   ; 24.571 ; 24.571 ; 24.571 ; 24.571 ;
; clk        ; state_clk     ; 28.695 ; 28.695 ; 28.695 ; 28.695 ;
; irq        ; HLT_indicator ; 24.438 ; 24.438 ; 24.438 ; 24.438 ;
; irq        ; s_states[1]   ; 17.890 ; 17.890 ; 17.890 ; 17.890 ;
; irq        ; s_states[2]   ; 22.727 ; 22.727 ; 22.727 ; 22.727 ;
; irq        ; s_states[3]   ; 8.243  ;        ;        ; 8.243  ;
; irq        ; state_clk     ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; not_reset  ; HLT_indicator ; 29.304 ; 29.304 ; 29.304 ; 29.304 ;
; not_reset  ; s_states[1]   ; 25.899 ; 25.899 ; 25.899 ; 25.899 ;
; not_reset  ; s_states[2]   ; 26.526 ; 26.526 ; 26.526 ; 26.526 ;
; not_reset  ; s_states[3]   ; 27.196 ; 27.196 ; 27.196 ; 27.196 ;
; not_reset  ; state_clk     ; 27.472 ; 27.472 ; 27.472 ; 27.472 ;
; start      ; HLT_indicator ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; HLT        ; HLT_indicator ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; IR[1]      ; HLT_indicator ; 10.365 ; 10.983 ; 10.983 ; 10.365 ;
; IR[1]      ; s_states[1]   ; 13.992 ; 8.027  ; 8.027  ; 13.992 ;
; IR[1]      ; s_states[2]   ; 9.272  ; 9.272  ; 9.272  ; 9.272  ;
; IR[1]      ; s_states[3]   ; 9.051  ; 12.654 ; 12.654 ; 9.051  ;
; IR[1]      ; state_clk     ; 11.861 ; 11.234 ; 11.234 ; 11.861 ;
; IR[3]      ; HLT_indicator ; 15.839 ; 15.315 ; 15.315 ; 15.839 ;
; IR[3]      ; s_states[1]   ; 12.977 ; 18.848 ; 18.848 ; 12.977 ;
; IR[3]      ; s_states[2]   ; 14.128 ; 14.128 ; 14.128 ; 14.128 ;
; IR[3]      ; s_states[3]   ; 17.604 ; 17.604 ; 17.604 ; 17.604 ;
; IR[3]      ; state_clk     ; 16.184 ; 16.811 ; 16.811 ; 16.184 ;
; clk        ; HLT_indicator ; 11.823 ; 11.823 ; 11.823 ; 11.823 ;
; clk        ; s_states[1]   ; 10.800 ; 10.800 ; 10.800 ; 10.800 ;
; clk        ; s_states[2]   ; 11.046 ; 11.046 ; 11.046 ; 11.046 ;
; clk        ; s_states[3]   ; 10.800 ; 10.800 ; 10.800 ; 10.800 ;
; clk        ; state_clk     ; 14.007 ; 14.007 ; 14.007 ; 14.007 ;
; irq        ; HLT_indicator ; 15.822 ; 10.351 ; 10.351 ; 15.822 ;
; irq        ; s_states[1]   ; 13.864 ; 13.864 ; 13.864 ; 13.864 ;
; irq        ; s_states[2]   ; 14.111 ; 14.111 ; 14.111 ; 14.111 ;
; irq        ; s_states[3]   ; 8.243  ;        ;        ; 8.243  ;
; irq        ; state_clk     ; 12.449 ; 13.076 ; 13.076 ; 12.449 ;
; not_reset  ; HLT_indicator ; 13.316 ; 13.586 ; 13.586 ; 13.316 ;
; not_reset  ; s_states[1]   ; 13.425 ; 16.595 ; 16.595 ; 13.425 ;
; not_reset  ; s_states[2]   ; 11.875 ; 17.910 ; 17.910 ; 11.875 ;
; not_reset  ; s_states[3]   ; 12.042 ; 16.600 ; 16.600 ; 12.042 ;
; not_reset  ; state_clk     ; 15.180 ; 16.875 ; 16.875 ; 15.180 ;
; start      ; HLT_indicator ; 11.946 ; 11.946 ; 11.946 ; 11.946 ;
+------------+---------------+--------+--------+--------+--------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; IR[0] ; -12.791 ; -50.285       ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; IR[0] ; -6.039 ; -20.739       ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; IR[0] ; -4.481 ; -286.824              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IR[0]'                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.791 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -6.092     ; 6.586      ;
; -12.621 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.155     ; 7.587      ;
; -12.460 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.156     ; 7.267      ;
; -12.427 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.728     ; 6.586      ;
; -12.413 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -5.238     ; 7.326      ;
; -12.257 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.791     ; 7.587      ;
; -12.117 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -5.918     ; 6.586      ;
; -12.101 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -5.902     ; 6.586      ;
; -12.096 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.792     ; 7.267      ;
; -11.985 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -6.091     ; 5.781      ;
; -11.947 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.981     ; 7.587      ;
; -11.931 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.965     ; 7.587      ;
; -11.905 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.155     ; 6.637      ;
; -11.815 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.154     ; 6.782      ;
; -11.786 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.982     ; 7.267      ;
; -11.770 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.966     ; 7.267      ;
; -11.739 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -5.064     ; 7.326      ;
; -11.735 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.218     ; 7.638      ;
; -11.654 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.155     ; 6.462      ;
; -11.621 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -5.727     ; 5.781      ;
; -11.607 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -5.237     ; 6.521      ;
; -11.574 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.219     ; 7.318      ;
; -11.565 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -4.390     ; 7.326      ;
; -11.541 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.791     ; 6.637      ;
; -11.527 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -4.301     ; 7.377      ;
; -11.451 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.790     ; 6.782      ;
; -11.384 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.322     ; 6.949      ;
; -11.371 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -3.854     ; 7.638      ;
; -11.311 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -5.917     ; 5.781      ;
; -11.295 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -5.901     ; 5.781      ;
; -11.290 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -4.791     ; 6.462      ;
; -11.239 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -4.564     ; 7.326      ;
; -11.231 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.981     ; 6.637      ;
; -11.215 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.965     ; 6.637      ;
; -11.214 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -3.385     ; 7.950      ;
; -11.210 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -3.855     ; 7.318      ;
; -11.141 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.980     ; 6.782      ;
; -11.125 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.964     ; 6.782      ;
; -11.074 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.512     ; 6.949      ;
; -11.061 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.044     ; 7.638      ;
; -11.053 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -3.386     ; 7.630      ;
; -11.045 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.028     ; 7.638      ;
; -10.980 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.981     ; 6.462      ;
; -10.964 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.965     ; 6.462      ;
; -10.933 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -5.063     ; 6.521      ;
; -10.904 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -3.575     ; 7.950      ;
; -10.900 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.045     ; 7.318      ;
; -10.884 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -4.029     ; 7.318      ;
; -10.853 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -4.127     ; 7.377      ;
; -10.759 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -4.389     ; 6.521      ;
; -10.743 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -3.576     ; 7.630      ;
; -10.679 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -3.453     ; 7.377      ;
; -10.540 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -3.658     ; 7.533      ;
; -10.433 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -4.563     ; 6.521      ;
; -10.366 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -2.984     ; 7.533      ;
; -10.353 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -3.627     ; 7.377      ;
; -8.816  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -1.754     ; 6.949      ;
; -8.646  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -0.817     ; 7.950      ;
; -8.485  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; -0.818     ; 7.630      ;
; -8.282  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; -0.900     ; 7.533      ;
; -8.126  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -1.564     ; 6.949      ;
; -7.956  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -0.627     ; 7.950      ;
; -7.795  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; -0.628     ; 7.630      ;
; -7.108  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -0.226     ; 7.533      ;
; -5.321  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 2.204      ; 7.412      ;
; -5.151  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 3.141      ; 8.413      ;
; -5.131  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 2.394      ; 7.412      ;
; -4.990  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 3.140      ; 8.093      ;
; -4.961  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 3.331      ; 8.413      ;
; -4.821  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 2.204      ; 7.412      ;
; -4.800  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.500        ; 3.330      ; 8.093      ;
; -4.789  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 3.058      ; 7.998      ;
; -4.651  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 3.141      ; 8.413      ;
; -4.631  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 2.394      ; 7.412      ;
; -4.490  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 3.140      ; 8.093      ;
; -4.461  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 3.331      ; 8.413      ;
; -4.300  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 1.000        ; 3.330      ; 8.093      ;
; -4.289  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 3.058      ; 7.998      ;
; -4.115  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 3.732      ; 7.998      ;
; -3.615  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 3.732      ; 7.998      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IR[0]'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.039 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 8.296      ; 2.257      ;
; -5.865 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 8.122      ; 2.257      ;
; -5.539 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 8.296      ; 2.257      ;
; -5.430 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 5.917      ; 0.487      ;
; -5.414 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 5.901      ; 0.487      ;
; -5.408 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 8.295      ; 2.887      ;
; -5.365 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 8.122      ; 2.257      ;
; -5.234 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 8.121      ; 2.887      ;
; -5.104 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 6.091      ; 0.487      ;
; -5.102 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 7.359      ; 2.257      ;
; -5.083 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 5.918      ; 0.835      ;
; -5.067 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 5.902      ; 0.835      ;
; -4.928 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 7.185      ; 2.257      ;
; -4.908 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 8.295      ; 2.887      ;
; -4.757 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 6.092      ; 0.835      ;
; -4.740 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.727      ; 0.487      ;
; -4.734 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 8.121      ; 2.887      ;
; -4.602 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 7.359      ; 2.257      ;
; -4.524 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.981      ; 0.457      ;
; -4.508 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.965      ; 0.457      ;
; -4.428 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 7.185      ; 2.257      ;
; -4.393 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.728      ; 0.835      ;
; -4.198 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.155      ; 0.457      ;
; -4.168 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 6.716      ; 2.548      ;
; -4.148 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.982      ; 0.834      ;
; -4.132 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.966      ; 0.834      ;
; -4.093 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.981      ; 0.888      ;
; -4.077 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.965      ; 0.888      ;
; -4.006 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.981      ; 0.975      ;
; -3.990 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.965      ; 0.975      ;
; -3.919 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 5.064      ; 1.145      ;
; -3.834 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.791      ; 0.457      ;
; -3.822 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.156      ; 0.834      ;
; -3.767 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.155      ; 0.888      ;
; -3.744 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.980      ; 1.236      ;
; -3.728 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.964      ; 1.236      ;
; -3.680 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.155      ; 0.975      ;
; -3.668 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 6.716      ; 2.548      ;
; -3.593 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.238      ; 1.145      ;
; -3.458 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.792      ; 0.834      ;
; -3.419 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.564      ; 1.145      ;
; -3.418 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.154      ; 1.236      ;
; -3.403 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.791      ; 0.888      ;
; -3.316 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.791      ; 0.975      ;
; -3.288 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 5.063      ; 1.775      ;
; -3.054 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.790      ; 1.236      ;
; -2.982 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.127      ; 1.145      ;
; -2.962 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 5.237      ; 1.775      ;
; -2.923 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.045      ; 1.122      ;
; -2.907 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.029      ; 1.122      ;
; -2.886 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.044      ; 1.158      ;
; -2.870 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.028      ; 1.158      ;
; -2.788 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 4.563      ; 1.775      ;
; -2.745 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.390      ; 1.145      ;
; -2.656 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.301      ; 1.145      ;
; -2.601 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 3.658      ; 1.057      ;
; -2.597 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.219      ; 1.122      ;
; -2.560 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.218      ; 1.158      ;
; -2.482 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; 0.000        ; 3.627      ; 1.145      ;
; -2.233 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 3.855      ; 1.122      ;
; -2.196 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 3.854      ; 1.158      ;
; -2.137 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 4.512      ; 2.375      ;
; -2.114 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 4.389      ; 1.775      ;
; -1.954 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 3.575      ; 1.621      ;
; -1.831 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 3.576      ; 1.745      ;
; -1.808 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; IR[0]       ; -0.500       ; 3.453      ; 1.145      ;
; -1.447 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 4.322      ; 2.375      ;
; -1.427 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 2.984      ; 1.057      ;
; -1.410 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 3.958      ; 2.548      ;
; -1.264 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 3.385      ; 1.621      ;
; -1.141 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 3.386      ; 1.745      ;
; -0.910 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 3.958      ; 2.548      ;
; 0.657  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 0.900      ; 1.057      ;
; 0.811  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 1.564      ; 2.375      ;
; 0.831  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.226      ; 1.057      ;
; 0.994  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.627      ; 1.621      ;
; 1.117  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.628      ; 1.745      ;
; 1.121  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 1.754      ; 2.375      ;
; 1.304  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 0.817      ; 1.621      ;
; 1.427  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 0.818      ; 1.745      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IR[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; HLT_indicator~0|combout                                                                                        ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; HLT_indicator~0|combout                                                                                        ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -4.481 ; -4.481       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -4.481 ; -4.481       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|combout                                                                                        ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|combout                                                                                        ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|inclk[0]                                                             ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0clkctrl|outclk                                                               ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|and_4|output~0|combout                                                                     ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|and_4|output~0|datac                                                                       ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab                                               ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; -4.465 ; -4.465       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -4.465 ; -4.465       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; -3.849 ; -3.849       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|datac                                                                                          ;
; -3.849 ; -3.849       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|datac                                                                                          ;
; -3.849 ; -3.849       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -3.849 ; -3.849       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -3.158 ; -3.158       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -3.158 ; -3.158       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -3.158 ; -3.158       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; -3.158 ; -3.158       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; -3.158 ; -3.158       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; -3.158 ; -3.158       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; -3.158 ; -3.158       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; -3.158 ; -3.158       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; -3.158 ; -3.158       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; -3.158 ; -3.158       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; -3.094 ; -3.094       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; HLT_indicator~0|dataa                                                                                          ;
; -3.094 ; -3.094       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; HLT_indicator~0|dataa                                                                                          ;
; -3.094 ; -3.094       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -3.094 ; -3.094       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -2.631 ; -2.631       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|dataa                                                                                          ;
; -2.631 ; -2.631       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|dataa                                                                                          ;
; -2.631 ; -2.631       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -2.631 ; -2.631       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -2.401 ; -2.401       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; HLT_indicator~0|datad                                                                                          ;
; -2.401 ; -2.401       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; HLT_indicator~0|datad                                                                                          ;
; -2.401 ; -2.401       ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -2.401 ; -2.401       ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -2.288 ; -2.288       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; HLT_indicator~0|datad                                                                                          ;
; -2.288 ; -2.288       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; HLT_indicator~0|datad                                                                                          ;
; -2.288 ; -2.288       ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -2.288 ; -2.288       ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout                                             ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; IR[0] ; Rise       ; IR[0]                                                                                                          ;
; 0.274  ; 0.274        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.274  ; 0.274        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|combout                                                                      ;
; 0.274  ; 0.274        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_2|output~0|datad                                                                        ;
; 0.274  ; 0.274        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad                                               ;
; 0.274  ; 0.274        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; t_state_generator_0|or_2|output~3|combout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|and_0|output~0|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|and_0|output~0|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_0|output~0|datad                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_0|output~0|datad                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|combout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|combout                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~0|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|or_1|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Fall       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_1|output~0|combout                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FP_CMD    ; IR[0]      ; -0.411 ; -0.411 ; Rise       ; IR[0]           ;
; HLT       ; IR[0]      ; 0.904  ; 0.904  ; Rise       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 8.315  ; 8.315  ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 5.631  ; 5.631  ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 5.788  ; 5.788  ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 8.315  ; 8.315  ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 8.793  ; 8.793  ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 5.369  ; 5.369  ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 8.405  ; 8.405  ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 0.972  ; 0.972  ; Rise       ; IR[0]           ;
; step      ; IR[0]      ; -1.640 ; -1.640 ; Rise       ; IR[0]           ;
; FP_CMD    ; IR[0]      ; -0.221 ; -0.221 ; Fall       ; IR[0]           ;
; HLT       ; IR[0]      ; 1.578  ; 1.578  ; Fall       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 8.505  ; 8.505  ; Fall       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 5.821  ; 5.821  ; Fall       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 5.978  ; 5.978  ; Fall       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 8.505  ; 8.505  ; Fall       ; IR[0]           ;
; clk       ; IR[0]      ; 8.983  ; 8.983  ; Fall       ; IR[0]           ;
; irq       ; IR[0]      ; 5.559  ; 5.559  ; Fall       ; IR[0]           ;
; not_reset ; IR[0]      ; 8.595  ; 8.595  ; Fall       ; IR[0]           ;
; start     ; IR[0]      ; 1.646  ; 1.646  ; Fall       ; IR[0]           ;
; step      ; IR[0]      ; -0.966 ; -0.966 ; Fall       ; IR[0]           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FP_CMD    ; IR[0]      ; 6.983  ; 6.983  ; Rise       ; IR[0]           ;
; HLT       ; IR[0]      ; -0.329 ; -0.329 ; Rise       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 6.039  ; 6.039  ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 6.039  ; 6.039  ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 5.881  ; 5.881  ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 3.348  ; 3.348  ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 4.506  ; 4.506  ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 5.859  ; 5.859  ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 4.365  ; 4.365  ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; -0.356 ; -0.356 ; Rise       ; IR[0]           ;
; step      ; IR[0]      ; 2.215  ; 2.215  ; Rise       ; IR[0]           ;
; FP_CMD    ; IR[0]      ; 6.809  ; 6.809  ; Fall       ; IR[0]           ;
; HLT       ; IR[0]      ; 2.429  ; 2.429  ; Fall       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 5.865  ; 5.865  ; Fall       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 5.865  ; 5.865  ; Fall       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 5.707  ; 5.707  ; Fall       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 3.174  ; 3.174  ; Fall       ; IR[0]           ;
; clk       ; IR[0]      ; 4.332  ; 4.332  ; Fall       ; IR[0]           ;
; irq       ; IR[0]      ; 5.685  ; 5.685  ; Fall       ; IR[0]           ;
; not_reset ; IR[0]      ; 4.191  ; 4.191  ; Fall       ; IR[0]           ;
; start     ; IR[0]      ; 2.402  ; 2.402  ; Fall       ; IR[0]           ;
; step      ; IR[0]      ; 4.973  ; 4.973  ; Fall       ; IR[0]           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; HLT_indicator ; IR[0]      ; 16.572 ; 16.572 ; Rise       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 15.797 ; 15.797 ; Rise       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 5.625  ; 5.625  ; Rise       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 12.713 ; 12.713 ; Rise       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 14.302 ; 14.302 ; Rise       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 15.797 ; 15.797 ; Rise       ; IR[0]           ;
; state_clk     ; IR[0]      ; 11.344 ; 11.344 ; Rise       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 10.569 ; 10.569 ; Rise       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 10.493 ; 10.493 ; Rise       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 10.568 ; 10.568 ; Rise       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 10.506 ; 10.506 ; Rise       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 10.476 ; 10.476 ; Rise       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 10.479 ; 10.479 ; Rise       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 10.569 ; 10.569 ; Rise       ; IR[0]           ;
; HLT_indicator ; IR[0]      ; 16.398 ; 16.398 ; Fall       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 15.623 ; 15.623 ; Fall       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 8.383  ; 8.383  ; Fall       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 14.522 ; 14.522 ; Fall       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 14.548 ; 14.548 ; Fall       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 15.623 ; 15.623 ; Fall       ; IR[0]           ;
; state_clk     ; IR[0]      ; 14.102 ; 14.102 ; Fall       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 10.395 ; 10.395 ; Fall       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 10.319 ; 10.319 ; Fall       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 10.394 ; 10.394 ; Fall       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 10.332 ; 10.332 ; Fall       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 10.302 ; 10.302 ; Fall       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 10.305 ; 10.305 ; Fall       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 10.395 ; 10.395 ; Fall       ; IR[0]           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; HLT_indicator ; IR[0]      ; 3.947 ; 3.947 ; Rise       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 3.114 ; 3.114 ; Rise       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 5.399 ; 5.399 ; Rise       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 3.114 ; 3.114 ; Rise       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 3.506 ; 3.506 ; Rise       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 3.440 ; 3.440 ; Rise       ; IR[0]           ;
; state_clk     ; IR[0]      ; 4.187 ; 4.187 ; Rise       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 4.521 ; 4.521 ; Rise       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 4.657 ; 4.657 ; Rise       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 4.615 ; 4.615 ; Rise       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 4.656 ; 4.656 ; Rise       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 4.521 ; 4.521 ; Rise       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 4.642 ; 4.642 ; Rise       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 4.628 ; 4.628 ; Rise       ; IR[0]           ;
; HLT_indicator ; IR[0]      ; 3.947 ; 3.947 ; Fall       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 3.114 ; 3.114 ; Fall       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 4.725 ; 4.725 ; Fall       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 3.114 ; 3.114 ; Fall       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 3.506 ; 3.506 ; Fall       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 3.440 ; 3.440 ; Fall       ; IR[0]           ;
; state_clk     ; IR[0]      ; 4.187 ; 4.187 ; Fall       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 4.331 ; 4.331 ; Fall       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 4.467 ; 4.467 ; Fall       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 4.425 ; 4.425 ; Fall       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 4.466 ; 4.466 ; Fall       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 4.331 ; 4.331 ; Fall       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 4.452 ; 4.452 ; Fall       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 4.438 ; 4.438 ; Fall       ; IR[0]           ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; HLT        ; HLT_indicator ; 6.016  ; 6.016  ; 6.016  ; 6.016  ;
; IR[1]      ; HLT_indicator ; 9.259  ; 9.259  ; 9.259  ; 9.259  ;
; IR[1]      ; s_states[1]   ; 8.426  ; 8.426  ; 8.426  ; 8.426  ;
; IR[1]      ; s_states[2]   ; 8.478  ; 8.478  ; 8.478  ; 8.478  ;
; IR[1]      ; s_states[3]   ; 7.947  ; 7.947  ; 7.947  ; 7.947  ;
; IR[1]      ; state_clk     ; 8.003  ; 8.003  ; 8.003  ; 8.003  ;
; IR[3]      ; HLT_indicator ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; IR[3]      ; s_states[1]   ; 10.953 ; 10.953 ; 10.953 ; 10.953 ;
; IR[3]      ; s_states[2]   ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; IR[3]      ; s_states[3]   ; 10.480 ; 10.480 ; 10.480 ; 10.480 ;
; IR[3]      ; state_clk     ; 10.536 ; 10.536 ; 10.536 ; 10.536 ;
; clk        ; HLT_indicator ; 11.064 ; 11.064 ; 11.064 ; 11.064 ;
; clk        ; s_states[1]   ; 10.231 ; 10.231 ; 10.231 ; 10.231 ;
; clk        ; s_states[2]   ; 9.931  ; 9.931  ; 9.931  ; 9.931  ;
; clk        ; s_states[3]   ; 9.761  ; 9.761  ; 9.761  ; 9.761  ;
; clk        ; state_clk     ; 11.088 ; 11.088 ; 11.088 ; 11.088 ;
; irq        ; HLT_indicator ; 8.840  ; 8.840  ; 8.840  ; 8.840  ;
; irq        ; s_states[1]   ; 6.620  ; 6.620  ; 6.620  ; 6.620  ;
; irq        ; s_states[2]   ; 8.209  ; 8.209  ; 8.209  ; 8.209  ;
; irq        ; s_states[3]   ; 3.352  ;        ;        ; 3.352  ;
; irq        ; state_clk     ; 4.999  ; 4.999  ; 4.999  ; 4.999  ;
; not_reset  ; HLT_indicator ; 11.419 ; 11.419 ; 11.419 ; 11.419 ;
; not_reset  ; s_states[1]   ; 10.182 ; 10.182 ; 10.182 ; 10.182 ;
; not_reset  ; s_states[2]   ; 10.336 ; 10.336 ; 10.336 ; 10.336 ;
; not_reset  ; s_states[3]   ; 10.644 ; 10.644 ; 10.644 ; 10.644 ;
; not_reset  ; state_clk     ; 10.700 ; 10.700 ; 10.700 ; 10.700 ;
; start      ; HLT_indicator ; 6.037  ; 6.037  ; 6.037  ; 6.037  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; HLT        ; HLT_indicator ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; IR[1]      ; HLT_indicator ; 4.105 ; 4.294 ; 4.294 ; 4.105 ;
; IR[1]      ; s_states[1]   ; 5.295 ; 3.272 ; 3.272 ; 5.295 ;
; IR[1]      ; s_states[2]   ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; IR[1]      ; s_states[3]   ; 3.621 ; 4.806 ; 4.806 ; 3.621 ;
; IR[1]      ; state_clk     ; 4.571 ; 4.345 ; 4.345 ; 4.571 ;
; IR[3]      ; HLT_indicator ; 6.821 ; 6.638 ; 6.638 ; 6.821 ;
; IR[3]      ; s_states[1]   ; 5.805 ; 7.822 ; 7.822 ; 5.805 ;
; IR[3]      ; s_states[2]   ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; IR[3]      ; s_states[3]   ; 7.339 ; 7.339 ; 7.339 ; 7.339 ;
; IR[3]      ; state_clk     ; 6.878 ; 7.104 ; 7.104 ; 6.878 ;
; clk        ; HLT_indicator ; 5.469 ; 5.469 ; 5.469 ; 5.469 ;
; clk        ; s_states[1]   ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; clk        ; s_states[2]   ; 5.150 ; 5.150 ; 5.150 ; 5.150 ;
; clk        ; s_states[3]   ; 5.074 ; 5.074 ; 5.074 ; 5.074 ;
; clk        ; state_clk     ; 6.159 ; 6.159 ; 6.159 ; 6.159 ;
; irq        ; HLT_indicator ; 5.939 ; 4.127 ; 4.127 ; 5.939 ;
; irq        ; s_states[1]   ; 5.245 ; 5.245 ; 5.245 ; 5.245 ;
; irq        ; s_states[2]   ; 5.308 ; 5.308 ; 5.308 ; 5.308 ;
; irq        ; s_states[3]   ; 3.352 ;       ;       ; 3.352 ;
; irq        ; state_clk     ; 4.773 ; 4.999 ; 4.999 ; 4.773 ;
; not_reset  ; HLT_indicator ; 5.988 ; 6.050 ; 6.050 ; 5.988 ;
; not_reset  ; s_states[1]   ; 5.969 ; 7.051 ; 7.051 ; 5.969 ;
; not_reset  ; s_states[2]   ; 5.419 ; 7.435 ; 7.435 ; 5.419 ;
; not_reset  ; s_states[3]   ; 5.479 ; 7.040 ; 7.040 ; 5.479 ;
; not_reset  ; state_clk     ; 6.579 ; 7.126 ; 7.126 ; 6.579 ;
; start      ; HLT_indicator ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
+------------+---------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -38.488  ; -17.089 ; N/A      ; N/A     ; -14.383             ;
;  IR[0]           ; -38.488  ; -17.089 ; N/A      ; N/A     ; -14.383             ;
; Design-wide TNS  ; -151.948 ; -59.967 ; 0.0      ; 0.0     ; -921.993            ;
;  IR[0]           ; -151.948 ; -59.967 ; N/A      ; N/A     ; -921.993            ;
+------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FP_CMD    ; IR[0]      ; -0.411 ; -0.411 ; Rise       ; IR[0]           ;
; HLT       ; IR[0]      ; 0.904  ; 0.904  ; Rise       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 22.337 ; 22.337 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 16.973 ; 16.973 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 17.481 ; 17.481 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 22.337 ; 22.337 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 23.746 ; 23.746 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 16.285 ; 16.285 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 22.523 ; 22.523 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 0.972  ; 0.972  ; Rise       ; IR[0]           ;
; step      ; IR[0]      ; -1.640 ; -1.640 ; Rise       ; IR[0]           ;
; FP_CMD    ; IR[0]      ; -0.221 ; -0.221 ; Fall       ; IR[0]           ;
; HLT       ; IR[0]      ; 2.091  ; 2.091  ; Fall       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 22.956 ; 22.956 ; Fall       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 17.592 ; 17.592 ; Fall       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 18.100 ; 18.100 ; Fall       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 22.956 ; 22.956 ; Fall       ; IR[0]           ;
; clk       ; IR[0]      ; 24.365 ; 24.365 ; Fall       ; IR[0]           ;
; irq       ; IR[0]      ; 16.904 ; 16.904 ; Fall       ; IR[0]           ;
; not_reset ; IR[0]      ; 23.142 ; 23.142 ; Fall       ; IR[0]           ;
; start     ; IR[0]      ; 2.357  ; 2.357  ; Fall       ; IR[0]           ;
; step      ; IR[0]      ; -0.966 ; -0.966 ; Fall       ; IR[0]           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FP_CMD    ; IR[0]      ; 20.034 ; 20.034 ; Rise       ; IR[0]           ;
; HLT       ; IR[0]      ; 1.640  ; 1.640  ; Rise       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 17.089 ; 17.089 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 17.089 ; 17.089 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 16.580 ; 16.580 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 11.630 ; 11.630 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 15.145 ; 15.145 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 16.594 ; 16.594 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 14.681 ; 14.681 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 1.507  ; 1.507  ; Rise       ; IR[0]           ;
; step      ; IR[0]      ; 6.558  ; 6.558  ; Rise       ; IR[0]           ;
; FP_CMD    ; IR[0]      ; 19.647 ; 19.647 ; Fall       ; IR[0]           ;
; HLT       ; IR[0]      ; 9.828  ; 9.828  ; Fall       ; IR[0]           ;
; IR[*]     ; IR[0]      ; 16.702 ; 16.702 ; Fall       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 16.702 ; 16.702 ; Fall       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 16.193 ; 16.193 ; Fall       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 11.243 ; 11.243 ; Fall       ; IR[0]           ;
; clk       ; IR[0]      ; 14.758 ; 14.758 ; Fall       ; IR[0]           ;
; irq       ; IR[0]      ; 16.207 ; 16.207 ; Fall       ; IR[0]           ;
; not_reset ; IR[0]      ; 14.294 ; 14.294 ; Fall       ; IR[0]           ;
; start     ; IR[0]      ; 9.695  ; 9.695  ; Fall       ; IR[0]           ;
; step      ; IR[0]      ; 14.746 ; 14.746 ; Fall       ; IR[0]           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; HLT_indicator ; IR[0]      ; 46.522 ; 46.522 ; Rise       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 44.414 ; 44.414 ; Rise       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 14.990 ; 14.990 ; Rise       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 35.200 ; 35.200 ; Rise       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 40.037 ; 40.037 ; Rise       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 44.414 ; 44.414 ; Rise       ; IR[0]           ;
; state_clk     ; IR[0]      ; 31.920 ; 31.920 ; Rise       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 28.753 ; 28.753 ; Rise       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 28.423 ; 28.423 ; Rise       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 28.708 ; 28.708 ; Rise       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 28.437 ; 28.437 ; Rise       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 28.595 ; 28.595 ; Rise       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 28.441 ; 28.441 ; Rise       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 28.753 ; 28.753 ; Rise       ; IR[0]           ;
; HLT_indicator ; IR[0]      ; 46.135 ; 46.135 ; Fall       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 44.027 ; 44.027 ; Fall       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 23.178 ; 23.178 ; Fall       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 41.319 ; 41.319 ; Fall       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 41.533 ; 41.533 ; Fall       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 44.027 ; 44.027 ; Fall       ; IR[0]           ;
; state_clk     ; IR[0]      ; 40.108 ; 40.108 ; Fall       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 28.366 ; 28.366 ; Fall       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 28.036 ; 28.036 ; Fall       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 28.321 ; 28.321 ; Fall       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 28.050 ; 28.050 ; Fall       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 28.208 ; 28.208 ; Fall       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 28.054 ; 28.054 ; Fall       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 28.366 ; 28.366 ; Fall       ; IR[0]           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; HLT_indicator ; IR[0]      ; 3.947 ; 3.947 ; Rise       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 3.114 ; 3.114 ; Rise       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 5.399 ; 5.399 ; Rise       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 3.114 ; 3.114 ; Rise       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 3.506 ; 3.506 ; Rise       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 3.440 ; 3.440 ; Rise       ; IR[0]           ;
; state_clk     ; IR[0]      ; 4.187 ; 4.187 ; Rise       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 4.521 ; 4.521 ; Rise       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 4.657 ; 4.657 ; Rise       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 4.615 ; 4.615 ; Rise       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 4.656 ; 4.656 ; Rise       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 4.521 ; 4.521 ; Rise       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 4.642 ; 4.642 ; Rise       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 4.628 ; 4.628 ; Rise       ; IR[0]           ;
; HLT_indicator ; IR[0]      ; 3.947 ; 3.947 ; Fall       ; IR[0]           ;
; s_states[*]   ; IR[0]      ; 3.114 ; 3.114 ; Fall       ; IR[0]           ;
;  s_states[0]  ; IR[0]      ; 4.725 ; 4.725 ; Fall       ; IR[0]           ;
;  s_states[1]  ; IR[0]      ; 3.114 ; 3.114 ; Fall       ; IR[0]           ;
;  s_states[2]  ; IR[0]      ; 3.506 ; 3.506 ; Fall       ; IR[0]           ;
;  s_states[3]  ; IR[0]      ; 3.440 ; 3.440 ; Fall       ; IR[0]           ;
; state_clk     ; IR[0]      ; 4.187 ; 4.187 ; Fall       ; IR[0]           ;
; t_states[*]   ; IR[0]      ; 4.331 ; 4.331 ; Fall       ; IR[0]           ;
;  t_states[0]  ; IR[0]      ; 4.467 ; 4.467 ; Fall       ; IR[0]           ;
;  t_states[1]  ; IR[0]      ; 4.425 ; 4.425 ; Fall       ; IR[0]           ;
;  t_states[2]  ; IR[0]      ; 4.466 ; 4.466 ; Fall       ; IR[0]           ;
;  t_states[3]  ; IR[0]      ; 4.331 ; 4.331 ; Fall       ; IR[0]           ;
;  t_states[4]  ; IR[0]      ; 4.452 ; 4.452 ; Fall       ; IR[0]           ;
;  t_states[5]  ; IR[0]      ; 4.438 ; 4.438 ; Fall       ; IR[0]           ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; HLT        ; HLT_indicator ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; IR[1]      ; HLT_indicator ; 25.634 ; 25.634 ; 25.634 ; 25.634 ;
; IR[1]      ; s_states[1]   ; 23.296 ; 23.296 ; 23.296 ; 23.296 ;
; IR[1]      ; s_states[2]   ; 23.535 ; 23.535 ; 23.535 ; 23.535 ;
; IR[1]      ; s_states[3]   ; 21.798 ; 21.798 ; 21.798 ; 21.798 ;
; IR[1]      ; state_clk     ; 22.074 ; 22.074 ; 22.074 ; 22.074 ;
; IR[3]      ; HLT_indicator ; 30.490 ; 30.490 ; 30.490 ; 30.490 ;
; IR[3]      ; s_states[1]   ; 28.152 ; 28.152 ; 28.152 ; 28.152 ;
; IR[3]      ; s_states[2]   ; 22.371 ; 22.371 ; 22.371 ; 22.371 ;
; IR[3]      ; s_states[3]   ; 26.748 ; 26.748 ; 26.748 ; 26.748 ;
; IR[3]      ; state_clk     ; 27.024 ; 27.024 ; 27.024 ; 27.024 ;
; clk        ; HLT_indicator ; 28.357 ; 28.357 ; 28.357 ; 28.357 ;
; clk        ; s_states[1]   ; 26.019 ; 26.019 ; 26.019 ; 26.019 ;
; clk        ; s_states[2]   ; 25.284 ; 25.284 ; 25.284 ; 25.284 ;
; clk        ; s_states[3]   ; 24.571 ; 24.571 ; 24.571 ; 24.571 ;
; clk        ; state_clk     ; 28.695 ; 28.695 ; 28.695 ; 28.695 ;
; irq        ; HLT_indicator ; 24.438 ; 24.438 ; 24.438 ; 24.438 ;
; irq        ; s_states[1]   ; 17.890 ; 17.890 ; 17.890 ; 17.890 ;
; irq        ; s_states[2]   ; 22.727 ; 22.727 ; 22.727 ; 22.727 ;
; irq        ; s_states[3]   ; 8.243  ;        ;        ; 8.243  ;
; irq        ; state_clk     ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; not_reset  ; HLT_indicator ; 29.304 ; 29.304 ; 29.304 ; 29.304 ;
; not_reset  ; s_states[1]   ; 25.899 ; 25.899 ; 25.899 ; 25.899 ;
; not_reset  ; s_states[2]   ; 26.526 ; 26.526 ; 26.526 ; 26.526 ;
; not_reset  ; s_states[3]   ; 27.196 ; 27.196 ; 27.196 ; 27.196 ;
; not_reset  ; state_clk     ; 27.472 ; 27.472 ; 27.472 ; 27.472 ;
; start      ; HLT_indicator ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; HLT        ; HLT_indicator ; 6.016 ; 6.016 ; 6.016 ; 6.016 ;
; IR[1]      ; HLT_indicator ; 4.105 ; 4.294 ; 4.294 ; 4.105 ;
; IR[1]      ; s_states[1]   ; 5.295 ; 3.272 ; 3.272 ; 5.295 ;
; IR[1]      ; s_states[2]   ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; IR[1]      ; s_states[3]   ; 3.621 ; 4.806 ; 4.806 ; 3.621 ;
; IR[1]      ; state_clk     ; 4.571 ; 4.345 ; 4.345 ; 4.571 ;
; IR[3]      ; HLT_indicator ; 6.821 ; 6.638 ; 6.638 ; 6.821 ;
; IR[3]      ; s_states[1]   ; 5.805 ; 7.822 ; 7.822 ; 5.805 ;
; IR[3]      ; s_states[2]   ; 6.190 ; 6.190 ; 6.190 ; 6.190 ;
; IR[3]      ; s_states[3]   ; 7.339 ; 7.339 ; 7.339 ; 7.339 ;
; IR[3]      ; state_clk     ; 6.878 ; 7.104 ; 7.104 ; 6.878 ;
; clk        ; HLT_indicator ; 5.469 ; 5.469 ; 5.469 ; 5.469 ;
; clk        ; s_states[1]   ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; clk        ; s_states[2]   ; 5.150 ; 5.150 ; 5.150 ; 5.150 ;
; clk        ; s_states[3]   ; 5.074 ; 5.074 ; 5.074 ; 5.074 ;
; clk        ; state_clk     ; 6.159 ; 6.159 ; 6.159 ; 6.159 ;
; irq        ; HLT_indicator ; 5.939 ; 4.127 ; 4.127 ; 5.939 ;
; irq        ; s_states[1]   ; 5.245 ; 5.245 ; 5.245 ; 5.245 ;
; irq        ; s_states[2]   ; 5.308 ; 5.308 ; 5.308 ; 5.308 ;
; irq        ; s_states[3]   ; 3.352 ;       ;       ; 3.352 ;
; irq        ; state_clk     ; 4.773 ; 4.999 ; 4.999 ; 4.773 ;
; not_reset  ; HLT_indicator ; 5.988 ; 6.050 ; 6.050 ; 5.988 ;
; not_reset  ; s_states[1]   ; 5.969 ; 7.051 ; 7.051 ; 5.969 ;
; not_reset  ; s_states[2]   ; 5.419 ; 7.435 ; 7.435 ; 5.419 ;
; not_reset  ; s_states[3]   ; 5.479 ; 7.040 ; 7.040 ; 5.479 ;
; not_reset  ; state_clk     ; 6.579 ; 7.126 ; 7.126 ; 6.579 ;
; start      ; HLT_indicator ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
+------------+---------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; IR[0]      ; IR[0]    ; 542      ; 542      ; 542      ; 542      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; IR[0]      ; IR[0]    ; 542      ; 542      ; 542      ; 542      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 71    ; 71   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan  9 19:45:38 2017
Info: Command: quartus_sta state_generator -c state_generator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'state_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name IR[0] IR[0]
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_1_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~4|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~4|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~4|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 46 nodes
    Warning (332126): Node "t_state_generator_0|or_2|output~1|datab"
    Warning (332126): Node "t_state_generator_0|or_2|output~1|combout"
    Warning (332126): Node "t_state_generator_0|or_2|output~2|datac"
    Warning (332126): Node "t_state_generator_0|or_2|output~2|combout"
    Warning (332126): Node "t_state_generator_0|or_2|output~3|dataa"
    Warning (332126): Node "t_state_generator_0|or_2|output~3|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "s_state_generator_0|or_1|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|or_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "t_state_generator_0|or_2|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "t_state_generator_0|or_2|output~2|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_3|output~0|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "s_state_generator_0|and_8|output|datac"
    Warning (332126): Node "s_state_generator_0|and_8|output|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "t_state_generator_0|or_2|output~3|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: s_state_generator_0|or_1|output~1|datad  to: s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datad  to: s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|datad  to: s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -38.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -38.488      -151.948 IR[0] 
Info (332146): Worst-case hold slack is -17.089
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.089       -59.967 IR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -14.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.383      -921.993 IR[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: s_state_generator_0|or_1|output~1|datad  to: s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datad  to: s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): From: s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|datad  to: s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.791       -50.285 IR[0] 
Info (332146): Worst-case hold slack is -6.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.039       -20.739 IR[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.481      -286.824 IR[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 587 megabytes
    Info: Processing ended: Mon Jan  9 19:45:39 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


