library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library unisim;
use unisim.vcomponents.all;

entity Main is
	port(
		VVcc4 : out std_ulogic
	);
end entity Main;

architecture Behavioural of Main is
begin
end architecture Behavioural;
