library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity Lab6 is
	port(	clk,reset,w : in std_logic;
			output : out std_logic_vector(2 downto 0)
		);
end;

architecture behavior of Lab6 is

begin
	process
	begin
		wait until clk'event and clk = '1';
end;