libName ""
libDirs ""
langName "Verilog"
viewName "module"
libFiles ""
extDirs ".v"
