

================================================================
== Vitis HLS Report for 'Block_split212_proc'
================================================================
* Date:           Fri Nov 29 23:45:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga_accelerate
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  2.167 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %local_output_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (2.16ns)   --->   "%local_output_length_read = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %local_output_length" [hls/lzw_hls.cpp:233]   --->   Operation 3 'read' 'local_output_length_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i9 %local_output_length_read" [hls/lzw_hls.cpp:233]   --->   Operation 4 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mrv = insertvalue i41 <undef>, i9 %local_output_length_read" [hls/lzw_hls.cpp:233]   --->   Operation 5 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i41 %mrv, i32 %zext_ln233" [hls/lzw_hls.cpp:233]   --->   Operation 6 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln233 = ret i41 %mrv_1" [hls/lzw_hls.cpp:233]   --->   Operation 7 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_output_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface) [ 00]
local_output_length_read (read         ) [ 00]
zext_ln233               (zext         ) [ 00]
mrv                      (insertvalue  ) [ 00]
mrv_1                    (insertvalue  ) [ 00]
ret_ln233                (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_output_length">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_output_length"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="local_output_length_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="9" slack="0"/>
<pin id="22" dir="0" index="1" bw="9" slack="0"/>
<pin id="23" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_output_length_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="zext_ln233_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="9" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="mrv_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="41" slack="0"/>
<pin id="32" dir="0" index="1" bw="9" slack="0"/>
<pin id="33" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="mrv_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="41" slack="0"/>
<pin id="38" dir="0" index="1" bw="9" slack="0"/>
<pin id="39" dir="1" index="2" bw="41" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="16" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="29"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="20" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="30" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="26" pin="1"/><net_sink comp="36" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_.split212_proc : local_output_length | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		ret_ln233 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|   read   | local_output_length_read_read_fu_20 |
|----------|-------------------------------------|
|   zext   |           zext_ln233_fu_26          |
|----------|-------------------------------------|
|insertvalue|              mrv_fu_30              |
|          |             mrv_1_fu_36             |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
