Analysis & Elaboration report for DUT
Sat Apr 30 01:18:04 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: data_path:DATA_PATH0|check:CHECK0
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "data_path:DATA_PATH0|mux_2_16:MUX7"
  7. Port Connectivity Checks: "data_path:DATA_PATH0|mux_3:MUX6"
  8. Port Connectivity Checks: "data_path:DATA_PATH0|mux_2_3:MUX3"
  9. Port Connectivity Checks: "data_path:DATA_PATH0|mux_2_3:MUX2"
 10. Port Connectivity Checks: "data_path:DATA_PATH0|mux_1_3:MUX1"
 11. Port Connectivity Checks: "data_path:DATA_PATH0"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Apr 30 01:18:04 2022       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; DUT                                         ;
; Top-level Entity Name         ; DUT                                         ;
; Family                        ; MAX V                                       ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:DATA_PATH0|check:CHECK0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; operand_width  ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "data_path:DATA_PATH0|mux_2_16:MUX7" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; a0[15..1] ; Input ; Info     ; Stuck at GND                    ;
; a0[0]     ; Input ; Info     ; Stuck at VCC                    ;
+-----------+-------+----------+---------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "data_path:DATA_PATH0|mux_3:MUX6" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; a5   ; Input ; Info     ; Stuck at GND                      ;
; a6   ; Input ; Info     ; Stuck at GND                      ;
; a7   ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_path:DATA_PATH0|mux_2_3:MUX3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a1   ; Input ; Info     ; Stuck at VCC                        ;
; a3   ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_path:DATA_PATH0|mux_2_3:MUX2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a0   ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_path:DATA_PATH0|mux_1_3:MUX1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a0   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:DATA_PATH0"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i[11..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 30 01:17:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final309 -c DUT --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 5 design units, including 2 entities, in source file se.vhdl
    Info (12022): Found design unit 1: sign_extend File: D:/Projects/final/se.VHDL Line: 4
    Info (12022): Found design unit 2: se6-arc File: D:/Projects/final/se.VHDL Line: 21
    Info (12022): Found design unit 3: se9-arc File: D:/Projects/final/se.VHDL Line: 40
    Info (12023): Found entity 1: se6 File: D:/Projects/final/se.VHDL Line: 17
    Info (12023): Found entity 2: se9 File: D:/Projects/final/se.VHDL Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file rf.vhdl
    Info (12022): Found design unit 1: register_file File: D:/Projects/final/rf.VHDL Line: 4
    Info (12022): Found design unit 2: rf-arc File: D:/Projects/final/rf.VHDL Line: 29
    Info (12023): Found entity 1: rf File: D:/Projects/final/rf.VHDL Line: 25
Info (12021): Found 7 design units, including 3 entities, in source file reg_16.vhdl
    Info (12022): Found design unit 1: reg File: D:/Projects/final/reg_16.VHDL Line: 4
    Info (12022): Found design unit 2: tr-arc File: D:/Projects/final/reg_16.VHDL Line: 25
    Info (12022): Found design unit 3: pc-arc File: D:/Projects/final/reg_16.VHDL Line: 42
    Info (12022): Found design unit 4: ir-arc File: D:/Projects/final/reg_16.VHDL Line: 59
    Info (12023): Found entity 1: tr File: D:/Projects/final/reg_16.VHDL Line: 21
    Info (12023): Found entity 2: pc File: D:/Projects/final/reg_16.VHDL Line: 38
    Info (12023): Found entity 3: ir File: D:/Projects/final/reg_16.VHDL Line: 55
Info (12021): Found 3 design units, including 1 entities, in source file mux_3.vhdl
    Info (12022): Found design unit 1: mux3 File: D:/Projects/final/mux_3.VHDL Line: 4
    Info (12022): Found design unit 2: mux_3-arc File: D:/Projects/final/mux_3.VHDL Line: 17
    Info (12023): Found entity 1: mux_3 File: D:/Projects/final/mux_3.VHDL Line: 13
Info (12021): Found 5 design units, including 2 entities, in source file mux_2.vhdl
    Info (12022): Found design unit 1: mux2 File: D:/Projects/final/mux_2.VHDL Line: 4
    Info (12022): Found design unit 2: mux_2_16-arc File: D:/Projects/final/mux_2.VHDL Line: 21
    Info (12022): Found design unit 3: mux_2_3-arc File: D:/Projects/final/mux_2.VHDL Line: 44
    Info (12023): Found entity 1: mux_2_16 File: D:/Projects/final/mux_2.VHDL Line: 17
    Info (12023): Found entity 2: mux_2_3 File: D:/Projects/final/mux_2.VHDL Line: 40
Info (12021): Found 5 design units, including 2 entities, in source file mux_1.vhdl
    Info (12022): Found design unit 1: mux1 File: D:/Projects/final/mux_1.VHDL Line: 4
    Info (12022): Found design unit 2: mux_1_16-arc File: D:/Projects/final/mux_1.VHDL Line: 21
    Info (12022): Found design unit 3: mux_1_3-arc File: D:/Projects/final/mux_1.VHDL Line: 40
    Info (12023): Found entity 1: mux_1_16 File: D:/Projects/final/mux_1.VHDL Line: 17
    Info (12023): Found entity 2: mux_1_3 File: D:/Projects/final/mux_1.VHDL Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file mem.vhdl
    Info (12022): Found design unit 1: memory File: D:/Projects/final/mem.VHDL Line: 4
    Info (12022): Found design unit 2: mem-arc File: D:/Projects/final/mem.VHDL Line: 18
    Info (12023): Found entity 1: mem File: D:/Projects/final/mem.VHDL Line: 14
Info (12021): Found 5 design units, including 2 entities, in source file ls.vhdl
    Info (12022): Found design unit 1: left_shift File: D:/Projects/final/ls.VHDL Line: 4
    Info (12022): Found design unit 2: ls7-arc File: D:/Projects/final/ls.VHDL Line: 21
    Info (12022): Found design unit 3: ls1-arc File: D:/Projects/final/ls.VHDL Line: 33
    Info (12023): Found entity 1: ls7 File: D:/Projects/final/ls.VHDL Line: 17
    Info (12023): Found entity 2: ls1 File: D:/Projects/final/ls.VHDL Line: 29
Info (12021): Found 3 design units, including 1 entities, in source file fsm.vhdl
    Info (12022): Found design unit 1: controller File: D:/Projects/final/fsm.VHDL Line: 5
    Info (12022): Found design unit 2: fsm-arc File: D:/Projects/final/fsm.VHDL Line: 19
    Info (12023): Found entity 1: fsm File: D:/Projects/final/fsm.VHDL Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-arc File: D:/Projects/final/DUT.VHDL Line: 11
    Info (12023): Found entity 1: DUT File: D:/Projects/final/DUT.VHDL Line: 7
Info (12021): Found 3 design units, including 1 entities, in source file demux_3.vhdl
    Info (12022): Found design unit 1: demux File: D:/Projects/final/demux_3.VHDL Line: 4
    Info (12022): Found design unit 2: demux_3-arc File: D:/Projects/final/demux_3.VHDL Line: 17
    Info (12023): Found entity 1: demux_3 File: D:/Projects/final/demux_3.VHDL Line: 13
Info (12021): Found 3 design units, including 1 entities, in source file data_path.vhdl
    Info (12022): Found design unit 1: DP File: D:/Projects/final/data_path.VHDL Line: 4
    Info (12022): Found design unit 2: data_path-arc File: D:/Projects/final/data_path.VHDL Line: 31
    Info (12023): Found entity 1: data_path File: D:/Projects/final/data_path.VHDL Line: 27
Info (12021): Found 3 design units, including 1 entities, in source file check_reg.vhdl
    Info (12022): Found design unit 1: check_register File: D:/Projects/final/check_reg.VHDL Line: 4
    Info (12022): Found design unit 2: check_reg-arc File: D:/Projects/final/check_reg.VHDL Line: 17
    Info (12023): Found entity 1: check_reg File: D:/Projects/final/check_reg.VHDL Line: 13
Info (12021): Found 3 design units, including 1 entities, in source file check.vhdl
    Info (12022): Found design unit 1: checker File: D:/Projects/final/check.VHDL Line: 4
    Info (12022): Found design unit 2: check-arc File: D:/Projects/final/check.VHDL Line: 19
    Info (12023): Found entity 1: check File: D:/Projects/final/check.VHDL Line: 14
Info (12021): Found 3 design units, including 1 entities, in source file ccr.vhdl
    Info (12022): Found design unit 1: condition_code_register File: D:/Projects/final/ccr.VHDL Line: 4
    Info (12022): Found design unit 2: ccr-arc File: D:/Projects/final/ccr.VHDL Line: 17
    Info (12023): Found entity 1: ccr File: D:/Projects/final/ccr.VHDL Line: 13
Info (12021): Found 3 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: arithmetic_logical_unit File: D:/Projects/final/alu.VHDL Line: 4
    Info (12022): Found design unit 2: alu-arc File: D:/Projects/final/alu.VHDL Line: 17
    Info (12023): Found entity 1: alu File: D:/Projects/final/alu.VHDL Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file test.vhdl
    Info (12022): Found design unit 1: test-arc File: D:/Projects/final/test.VHDL Line: 9
    Info (12023): Found entity 1: test File: D:/Projects/final/test.VHDL Line: 6
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:FSM0" File: D:/Projects/final/DUT.VHDL Line: 16
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:DATA_PATH0" File: D:/Projects/final/DUT.VHDL Line: 17
Warning (10541): VHDL Signal Declaration warning at data_path.VHDL(39): used implicit default value for signal "memdin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Projects/final/data_path.VHDL Line: 39
Info (12128): Elaborating entity "pc" for hierarchy "data_path:DATA_PATH0|pc:PC0" File: D:/Projects/final/data_path.VHDL Line: 92
Info (12128): Elaborating entity "mux_1_16" for hierarchy "data_path:DATA_PATH0|mux_1_16:MUX0" File: D:/Projects/final/data_path.VHDL Line: 93
Info (12128): Elaborating entity "mem" for hierarchy "data_path:DATA_PATH0|mem:MEM0" File: D:/Projects/final/data_path.VHDL Line: 94
Warning (10631): VHDL Process Statement warning at mem.VHDL(22): inferring latch(es) for signal or variable "l", which holds its previous value in one or more paths through the process File: D:/Projects/final/mem.VHDL Line: 22
Warning (10631): VHDL Process Statement warning at mem.VHDL(22): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[0]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[1]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[2]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[3]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[4]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[5]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[6]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[7]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[8]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[9]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[10]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[11]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[12]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[13]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[14]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "Dout[15]" at mem.VHDL(22) File: D:/Projects/final/mem.VHDL Line: 22
Info (10041): Inferred latch for "l[0]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[1]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[2]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[3]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[4]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[5]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[6]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[7]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[8]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[9]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[10]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[11]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[12]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[13]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[14]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[15]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[16]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[17]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[18]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[19]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[20]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[21]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[22]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[23]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[24]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[25]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[26]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[27]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[28]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[29]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[30]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (10041): Inferred latch for "l[31]" at mem.VHDL(25) File: D:/Projects/final/mem.VHDL Line: 25
Info (12128): Elaborating entity "ir" for hierarchy "data_path:DATA_PATH0|ir:IR0" File: D:/Projects/final/data_path.VHDL Line: 95
Warning (10492): VHDL Process Statement warning at reg_16.VHDL(63): signal "irw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/reg_16.VHDL Line: 63
Info (12128): Elaborating entity "check" for hierarchy "data_path:DATA_PATH0|check:CHECK0" File: D:/Projects/final/data_path.VHDL Line: 96
Warning (10542): VHDL Variable Declaration warning at check.VHDL(22): used initial value expression for variable "count" because variable was never assigned a value File: D:/Projects/final/check.VHDL Line: 22
Info (12128): Elaborating entity "check_reg" for hierarchy "data_path:DATA_PATH0|check_reg:CHECK_REG0" File: D:/Projects/final/data_path.VHDL Line: 97
Info (12128): Elaborating entity "se9" for hierarchy "data_path:DATA_PATH0|se9:SE90" File: D:/Projects/final/data_path.VHDL Line: 98
Info (12128): Elaborating entity "mux_1_3" for hierarchy "data_path:DATA_PATH0|mux_1_3:MUX1" File: D:/Projects/final/data_path.VHDL Line: 99
Warning (10492): VHDL Process Statement warning at mux_1.VHDL(45): signal "A0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_1.VHDL Line: 45
Warning (10492): VHDL Process Statement warning at mux_1.VHDL(47): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_1.VHDL Line: 47
Info (12128): Elaborating entity "mux_2_3" for hierarchy "data_path:DATA_PATH0|mux_2_3:MUX2" File: D:/Projects/final/data_path.VHDL Line: 100
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(49): signal "A0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 49
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(51): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 51
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(53): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 53
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(55): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 55
Info (12128): Elaborating entity "ls7" for hierarchy "data_path:DATA_PATH0|ls7:LS70" File: D:/Projects/final/data_path.VHDL Line: 102
Info (12128): Elaborating entity "mux_2_16" for hierarchy "data_path:DATA_PATH0|mux_2_16:MUX4" File: D:/Projects/final/data_path.VHDL Line: 103
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(26): signal "A0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 26
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(28): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 28
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(30): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 30
Warning (10492): VHDL Process Statement warning at mux_2.VHDL(32): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_2.VHDL Line: 32
Info (12128): Elaborating entity "se6" for hierarchy "data_path:DATA_PATH0|se6:SE60" File: D:/Projects/final/data_path.VHDL Line: 104
Info (12128): Elaborating entity "rf" for hierarchy "data_path:DATA_PATH0|rf:RF0" File: D:/Projects/final/data_path.VHDL Line: 105
Info (12128): Elaborating entity "tr" for hierarchy "data_path:DATA_PATH0|tr:T_1" File: D:/Projects/final/data_path.VHDL Line: 107
Info (12128): Elaborating entity "ls1" for hierarchy "data_path:DATA_PATH0|ls1:LS10" File: D:/Projects/final/data_path.VHDL Line: 108
Info (12128): Elaborating entity "mux_3" for hierarchy "data_path:DATA_PATH0|mux_3:MUX6" File: D:/Projects/final/data_path.VHDL Line: 109
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(22): signal "A0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 22
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(24): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 24
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(26): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 26
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(28): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 28
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(30): signal "A4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 30
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(32): signal "A5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 32
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(34): signal "A6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 34
Warning (10492): VHDL Process Statement warning at mux_3.VHDL(36): signal "A7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Projects/final/mux_3.VHDL Line: 36
Warning (10631): VHDL Process Statement warning at mux_3.VHDL(19): inferring latch(es) for signal or variable "Y", which holds its previous value in one or more paths through the process File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[0]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[1]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[2]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[3]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[4]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[5]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[6]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[7]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[8]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[9]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[10]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[11]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[12]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[13]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[14]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (10041): Inferred latch for "Y[15]" at mux_3.VHDL(19) File: D:/Projects/final/mux_3.VHDL Line: 19
Info (12128): Elaborating entity "alu" for hierarchy "data_path:DATA_PATH0|alu:ALU0" File: D:/Projects/final/data_path.VHDL Line: 112
Warning (10631): VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable "Y", which holds its previous value in one or more paths through the process File: D:/Projects/final/alu.VHDL Line: 33
Warning (10631): VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: D:/Projects/final/alu.VHDL Line: 33
Warning (10631): VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Z" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "C" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[0]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[1]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[2]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[3]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[4]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[5]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[6]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[7]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[8]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[9]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[10]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[11]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[12]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[13]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[14]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (10041): Inferred latch for "Y[15]" at alu.VHDL(33) File: D:/Projects/final/alu.VHDL Line: 33
Info (12128): Elaborating entity "ccr" for hierarchy "data_path:DATA_PATH0|ccr:CCR0" File: D:/Projects/final/data_path.VHDL Line: 113
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Sat Apr 30 01:18:04 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


