
SoC_Reto_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002790  080000b4  080000b4  000010b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002844  08002844  00003844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028c4  080028c4  000038cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080028c4  080028c4  000038cc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080028c4  080028cc  000038cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028c4  080028c4  000038c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080028c8  080028c8  000038c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000038cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080028cc  00004000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080028cc  0000401c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000038cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001aa2  00000000  00000000  000038f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000895  00000000  00000000  00005396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000208  00000000  00000000  00005c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000015f  00000000  00000000  00005e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000218f  00000000  00000000  00005f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003468  00000000  00000000  00008126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000081a7  00000000  00000000  0000b58e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00013735  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006ec  00000000  00000000  00013778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00013e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b4 <__do_global_dtors_aux>:
 80000b4:	b510      	push	{r4, lr}
 80000b6:	4c06      	ldr	r4, [pc, #24]	@ (80000d0 <__do_global_dtors_aux+0x1c>)
 80000b8:	7823      	ldrb	r3, [r4, #0]
 80000ba:	2b00      	cmp	r3, #0
 80000bc:	d107      	bne.n	80000ce <__do_global_dtors_aux+0x1a>
 80000be:	4b05      	ldr	r3, [pc, #20]	@ (80000d4 <__do_global_dtors_aux+0x20>)
 80000c0:	2b00      	cmp	r3, #0
 80000c2:	d002      	beq.n	80000ca <__do_global_dtors_aux+0x16>
 80000c4:	4804      	ldr	r0, [pc, #16]	@ (80000d8 <__do_global_dtors_aux+0x24>)
 80000c6:	e000      	b.n	80000ca <__do_global_dtors_aux+0x16>
 80000c8:	bf00      	nop
 80000ca:	2301      	movs	r3, #1
 80000cc:	7023      	strb	r3, [r4, #0]
 80000ce:	bd10      	pop	{r4, pc}
 80000d0:	20000000 	.word	0x20000000
 80000d4:	00000000 	.word	0x00000000
 80000d8:	0800282c 	.word	0x0800282c

080000dc <frame_dummy>:
 80000dc:	4b04      	ldr	r3, [pc, #16]	@ (80000f0 <frame_dummy+0x14>)
 80000de:	b510      	push	{r4, lr}
 80000e0:	2b00      	cmp	r3, #0
 80000e2:	d003      	beq.n	80000ec <frame_dummy+0x10>
 80000e4:	4903      	ldr	r1, [pc, #12]	@ (80000f4 <frame_dummy+0x18>)
 80000e6:	4804      	ldr	r0, [pc, #16]	@ (80000f8 <frame_dummy+0x1c>)
 80000e8:	e000      	b.n	80000ec <frame_dummy+0x10>
 80000ea:	bf00      	nop
 80000ec:	bd10      	pop	{r4, pc}
 80000ee:	46c0      	nop			@ (mov r8, r8)
 80000f0:	00000000 	.word	0x00000000
 80000f4:	20000004 	.word	0x20000004
 80000f8:	0800282c 	.word	0x0800282c

080000fc <__aeabi_idiv0>:
 80000fc:	4770      	bx	lr
 80000fe:	46c0      	nop			@ (mov r8, r8)

08000100 <__aeabi_cdrcmple>:
 8000100:	4684      	mov	ip, r0
 8000102:	0010      	movs	r0, r2
 8000104:	4662      	mov	r2, ip
 8000106:	468c      	mov	ip, r1
 8000108:	0019      	movs	r1, r3
 800010a:	4663      	mov	r3, ip
 800010c:	e000      	b.n	8000110 <__aeabi_cdcmpeq>
 800010e:	46c0      	nop			@ (mov r8, r8)

08000110 <__aeabi_cdcmpeq>:
 8000110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000112:	f000 fc1d 	bl	8000950 <__ledf2>
 8000116:	2800      	cmp	r0, #0
 8000118:	d401      	bmi.n	800011e <__aeabi_cdcmpeq+0xe>
 800011a:	2100      	movs	r1, #0
 800011c:	42c8      	cmn	r0, r1
 800011e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000120 <__aeabi_dcmpeq>:
 8000120:	b510      	push	{r4, lr}
 8000122:	f000 fb61 	bl	80007e8 <__eqdf2>
 8000126:	4240      	negs	r0, r0
 8000128:	3001      	adds	r0, #1
 800012a:	bd10      	pop	{r4, pc}

0800012c <__aeabi_dcmplt>:
 800012c:	b510      	push	{r4, lr}
 800012e:	f000 fc0f 	bl	8000950 <__ledf2>
 8000132:	2800      	cmp	r0, #0
 8000134:	db01      	blt.n	800013a <__aeabi_dcmplt+0xe>
 8000136:	2000      	movs	r0, #0
 8000138:	bd10      	pop	{r4, pc}
 800013a:	2001      	movs	r0, #1
 800013c:	bd10      	pop	{r4, pc}
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__aeabi_dcmple>:
 8000140:	b510      	push	{r4, lr}
 8000142:	f000 fc05 	bl	8000950 <__ledf2>
 8000146:	2800      	cmp	r0, #0
 8000148:	dd01      	ble.n	800014e <__aeabi_dcmple+0xe>
 800014a:	2000      	movs	r0, #0
 800014c:	bd10      	pop	{r4, pc}
 800014e:	2001      	movs	r0, #1
 8000150:	bd10      	pop	{r4, pc}
 8000152:	46c0      	nop			@ (mov r8, r8)

08000154 <__aeabi_dcmpgt>:
 8000154:	b510      	push	{r4, lr}
 8000156:	f000 fb8b 	bl	8000870 <__gedf2>
 800015a:	2800      	cmp	r0, #0
 800015c:	dc01      	bgt.n	8000162 <__aeabi_dcmpgt+0xe>
 800015e:	2000      	movs	r0, #0
 8000160:	bd10      	pop	{r4, pc}
 8000162:	2001      	movs	r0, #1
 8000164:	bd10      	pop	{r4, pc}
 8000166:	46c0      	nop			@ (mov r8, r8)

08000168 <__aeabi_dcmpge>:
 8000168:	b510      	push	{r4, lr}
 800016a:	f000 fb81 	bl	8000870 <__gedf2>
 800016e:	2800      	cmp	r0, #0
 8000170:	da01      	bge.n	8000176 <__aeabi_dcmpge+0xe>
 8000172:	2000      	movs	r0, #0
 8000174:	bd10      	pop	{r4, pc}
 8000176:	2001      	movs	r0, #1
 8000178:	bd10      	pop	{r4, pc}
 800017a:	46c0      	nop			@ (mov r8, r8)

0800017c <__aeabi_d2uiz>:
 800017c:	b570      	push	{r4, r5, r6, lr}
 800017e:	2200      	movs	r2, #0
 8000180:	4b0c      	ldr	r3, [pc, #48]	@ (80001b4 <__aeabi_d2uiz+0x38>)
 8000182:	0004      	movs	r4, r0
 8000184:	000d      	movs	r5, r1
 8000186:	f7ff ffef 	bl	8000168 <__aeabi_dcmpge>
 800018a:	2800      	cmp	r0, #0
 800018c:	d104      	bne.n	8000198 <__aeabi_d2uiz+0x1c>
 800018e:	0020      	movs	r0, r4
 8000190:	0029      	movs	r1, r5
 8000192:	f001 fb3b 	bl	800180c <__aeabi_d2iz>
 8000196:	bd70      	pop	{r4, r5, r6, pc}
 8000198:	4b06      	ldr	r3, [pc, #24]	@ (80001b4 <__aeabi_d2uiz+0x38>)
 800019a:	2200      	movs	r2, #0
 800019c:	0020      	movs	r0, r4
 800019e:	0029      	movs	r1, r5
 80001a0:	f000 ff2a 	bl	8000ff8 <__aeabi_dsub>
 80001a4:	f001 fb32 	bl	800180c <__aeabi_d2iz>
 80001a8:	2380      	movs	r3, #128	@ 0x80
 80001aa:	061b      	lsls	r3, r3, #24
 80001ac:	469c      	mov	ip, r3
 80001ae:	4460      	add	r0, ip
 80001b0:	e7f1      	b.n	8000196 <__aeabi_d2uiz+0x1a>
 80001b2:	46c0      	nop			@ (mov r8, r8)
 80001b4:	41e00000 	.word	0x41e00000

080001b8 <__aeabi_ddiv>:
 80001b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80001ba:	46de      	mov	lr, fp
 80001bc:	4645      	mov	r5, r8
 80001be:	4657      	mov	r7, sl
 80001c0:	464e      	mov	r6, r9
 80001c2:	b5e0      	push	{r5, r6, r7, lr}
 80001c4:	b087      	sub	sp, #28
 80001c6:	9200      	str	r2, [sp, #0]
 80001c8:	9301      	str	r3, [sp, #4]
 80001ca:	030b      	lsls	r3, r1, #12
 80001cc:	0b1b      	lsrs	r3, r3, #12
 80001ce:	469b      	mov	fp, r3
 80001d0:	0fca      	lsrs	r2, r1, #31
 80001d2:	004b      	lsls	r3, r1, #1
 80001d4:	0004      	movs	r4, r0
 80001d6:	4680      	mov	r8, r0
 80001d8:	0d5b      	lsrs	r3, r3, #21
 80001da:	9202      	str	r2, [sp, #8]
 80001dc:	d100      	bne.n	80001e0 <__aeabi_ddiv+0x28>
 80001de:	e098      	b.n	8000312 <__aeabi_ddiv+0x15a>
 80001e0:	4a7c      	ldr	r2, [pc, #496]	@ (80003d4 <__aeabi_ddiv+0x21c>)
 80001e2:	4293      	cmp	r3, r2
 80001e4:	d037      	beq.n	8000256 <__aeabi_ddiv+0x9e>
 80001e6:	4659      	mov	r1, fp
 80001e8:	0f42      	lsrs	r2, r0, #29
 80001ea:	00c9      	lsls	r1, r1, #3
 80001ec:	430a      	orrs	r2, r1
 80001ee:	2180      	movs	r1, #128	@ 0x80
 80001f0:	0409      	lsls	r1, r1, #16
 80001f2:	4311      	orrs	r1, r2
 80001f4:	00c2      	lsls	r2, r0, #3
 80001f6:	4690      	mov	r8, r2
 80001f8:	4a77      	ldr	r2, [pc, #476]	@ (80003d8 <__aeabi_ddiv+0x220>)
 80001fa:	4689      	mov	r9, r1
 80001fc:	4692      	mov	sl, r2
 80001fe:	449a      	add	sl, r3
 8000200:	2300      	movs	r3, #0
 8000202:	2400      	movs	r4, #0
 8000204:	9303      	str	r3, [sp, #12]
 8000206:	9e00      	ldr	r6, [sp, #0]
 8000208:	9f01      	ldr	r7, [sp, #4]
 800020a:	033b      	lsls	r3, r7, #12
 800020c:	0b1b      	lsrs	r3, r3, #12
 800020e:	469b      	mov	fp, r3
 8000210:	007b      	lsls	r3, r7, #1
 8000212:	0030      	movs	r0, r6
 8000214:	0d5b      	lsrs	r3, r3, #21
 8000216:	0ffd      	lsrs	r5, r7, #31
 8000218:	2b00      	cmp	r3, #0
 800021a:	d059      	beq.n	80002d0 <__aeabi_ddiv+0x118>
 800021c:	4a6d      	ldr	r2, [pc, #436]	@ (80003d4 <__aeabi_ddiv+0x21c>)
 800021e:	4293      	cmp	r3, r2
 8000220:	d048      	beq.n	80002b4 <__aeabi_ddiv+0xfc>
 8000222:	4659      	mov	r1, fp
 8000224:	0f72      	lsrs	r2, r6, #29
 8000226:	00c9      	lsls	r1, r1, #3
 8000228:	430a      	orrs	r2, r1
 800022a:	2180      	movs	r1, #128	@ 0x80
 800022c:	0409      	lsls	r1, r1, #16
 800022e:	4311      	orrs	r1, r2
 8000230:	468b      	mov	fp, r1
 8000232:	4969      	ldr	r1, [pc, #420]	@ (80003d8 <__aeabi_ddiv+0x220>)
 8000234:	00f2      	lsls	r2, r6, #3
 8000236:	468c      	mov	ip, r1
 8000238:	4651      	mov	r1, sl
 800023a:	4463      	add	r3, ip
 800023c:	1acb      	subs	r3, r1, r3
 800023e:	469a      	mov	sl, r3
 8000240:	2100      	movs	r1, #0
 8000242:	9e02      	ldr	r6, [sp, #8]
 8000244:	406e      	eors	r6, r5
 8000246:	b2f6      	uxtb	r6, r6
 8000248:	2c0f      	cmp	r4, #15
 800024a:	d900      	bls.n	800024e <__aeabi_ddiv+0x96>
 800024c:	e0ce      	b.n	80003ec <__aeabi_ddiv+0x234>
 800024e:	4b63      	ldr	r3, [pc, #396]	@ (80003dc <__aeabi_ddiv+0x224>)
 8000250:	00a4      	lsls	r4, r4, #2
 8000252:	591b      	ldr	r3, [r3, r4]
 8000254:	469f      	mov	pc, r3
 8000256:	465a      	mov	r2, fp
 8000258:	4302      	orrs	r2, r0
 800025a:	4691      	mov	r9, r2
 800025c:	d000      	beq.n	8000260 <__aeabi_ddiv+0xa8>
 800025e:	e090      	b.n	8000382 <__aeabi_ddiv+0x1ca>
 8000260:	469a      	mov	sl, r3
 8000262:	2302      	movs	r3, #2
 8000264:	4690      	mov	r8, r2
 8000266:	2408      	movs	r4, #8
 8000268:	9303      	str	r3, [sp, #12]
 800026a:	e7cc      	b.n	8000206 <__aeabi_ddiv+0x4e>
 800026c:	46cb      	mov	fp, r9
 800026e:	4642      	mov	r2, r8
 8000270:	9d02      	ldr	r5, [sp, #8]
 8000272:	9903      	ldr	r1, [sp, #12]
 8000274:	2902      	cmp	r1, #2
 8000276:	d100      	bne.n	800027a <__aeabi_ddiv+0xc2>
 8000278:	e1de      	b.n	8000638 <__aeabi_ddiv+0x480>
 800027a:	2903      	cmp	r1, #3
 800027c:	d100      	bne.n	8000280 <__aeabi_ddiv+0xc8>
 800027e:	e08d      	b.n	800039c <__aeabi_ddiv+0x1e4>
 8000280:	2901      	cmp	r1, #1
 8000282:	d000      	beq.n	8000286 <__aeabi_ddiv+0xce>
 8000284:	e179      	b.n	800057a <__aeabi_ddiv+0x3c2>
 8000286:	002e      	movs	r6, r5
 8000288:	2200      	movs	r2, #0
 800028a:	2300      	movs	r3, #0
 800028c:	2400      	movs	r4, #0
 800028e:	4690      	mov	r8, r2
 8000290:	051b      	lsls	r3, r3, #20
 8000292:	4323      	orrs	r3, r4
 8000294:	07f6      	lsls	r6, r6, #31
 8000296:	4333      	orrs	r3, r6
 8000298:	4640      	mov	r0, r8
 800029a:	0019      	movs	r1, r3
 800029c:	b007      	add	sp, #28
 800029e:	bcf0      	pop	{r4, r5, r6, r7}
 80002a0:	46bb      	mov	fp, r7
 80002a2:	46b2      	mov	sl, r6
 80002a4:	46a9      	mov	r9, r5
 80002a6:	46a0      	mov	r8, r4
 80002a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002aa:	2200      	movs	r2, #0
 80002ac:	2400      	movs	r4, #0
 80002ae:	4690      	mov	r8, r2
 80002b0:	4b48      	ldr	r3, [pc, #288]	@ (80003d4 <__aeabi_ddiv+0x21c>)
 80002b2:	e7ed      	b.n	8000290 <__aeabi_ddiv+0xd8>
 80002b4:	465a      	mov	r2, fp
 80002b6:	9b00      	ldr	r3, [sp, #0]
 80002b8:	431a      	orrs	r2, r3
 80002ba:	4b49      	ldr	r3, [pc, #292]	@ (80003e0 <__aeabi_ddiv+0x228>)
 80002bc:	469c      	mov	ip, r3
 80002be:	44e2      	add	sl, ip
 80002c0:	2a00      	cmp	r2, #0
 80002c2:	d159      	bne.n	8000378 <__aeabi_ddiv+0x1c0>
 80002c4:	2302      	movs	r3, #2
 80002c6:	431c      	orrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	2102      	movs	r1, #2
 80002cc:	469b      	mov	fp, r3
 80002ce:	e7b8      	b.n	8000242 <__aeabi_ddiv+0x8a>
 80002d0:	465a      	mov	r2, fp
 80002d2:	9b00      	ldr	r3, [sp, #0]
 80002d4:	431a      	orrs	r2, r3
 80002d6:	d049      	beq.n	800036c <__aeabi_ddiv+0x1b4>
 80002d8:	465b      	mov	r3, fp
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d100      	bne.n	80002e0 <__aeabi_ddiv+0x128>
 80002de:	e19c      	b.n	800061a <__aeabi_ddiv+0x462>
 80002e0:	4658      	mov	r0, fp
 80002e2:	f001 fbab 	bl	8001a3c <__clzsi2>
 80002e6:	0002      	movs	r2, r0
 80002e8:	0003      	movs	r3, r0
 80002ea:	3a0b      	subs	r2, #11
 80002ec:	271d      	movs	r7, #29
 80002ee:	9e00      	ldr	r6, [sp, #0]
 80002f0:	1aba      	subs	r2, r7, r2
 80002f2:	0019      	movs	r1, r3
 80002f4:	4658      	mov	r0, fp
 80002f6:	40d6      	lsrs	r6, r2
 80002f8:	3908      	subs	r1, #8
 80002fa:	4088      	lsls	r0, r1
 80002fc:	0032      	movs	r2, r6
 80002fe:	4302      	orrs	r2, r0
 8000300:	4693      	mov	fp, r2
 8000302:	9a00      	ldr	r2, [sp, #0]
 8000304:	408a      	lsls	r2, r1
 8000306:	4937      	ldr	r1, [pc, #220]	@ (80003e4 <__aeabi_ddiv+0x22c>)
 8000308:	4453      	add	r3, sl
 800030a:	468a      	mov	sl, r1
 800030c:	2100      	movs	r1, #0
 800030e:	449a      	add	sl, r3
 8000310:	e797      	b.n	8000242 <__aeabi_ddiv+0x8a>
 8000312:	465b      	mov	r3, fp
 8000314:	4303      	orrs	r3, r0
 8000316:	4699      	mov	r9, r3
 8000318:	d021      	beq.n	800035e <__aeabi_ddiv+0x1a6>
 800031a:	465b      	mov	r3, fp
 800031c:	2b00      	cmp	r3, #0
 800031e:	d100      	bne.n	8000322 <__aeabi_ddiv+0x16a>
 8000320:	e169      	b.n	80005f6 <__aeabi_ddiv+0x43e>
 8000322:	4658      	mov	r0, fp
 8000324:	f001 fb8a 	bl	8001a3c <__clzsi2>
 8000328:	230b      	movs	r3, #11
 800032a:	425b      	negs	r3, r3
 800032c:	469c      	mov	ip, r3
 800032e:	0002      	movs	r2, r0
 8000330:	4484      	add	ip, r0
 8000332:	4666      	mov	r6, ip
 8000334:	231d      	movs	r3, #29
 8000336:	1b9b      	subs	r3, r3, r6
 8000338:	0026      	movs	r6, r4
 800033a:	0011      	movs	r1, r2
 800033c:	4658      	mov	r0, fp
 800033e:	40de      	lsrs	r6, r3
 8000340:	3908      	subs	r1, #8
 8000342:	4088      	lsls	r0, r1
 8000344:	0033      	movs	r3, r6
 8000346:	4303      	orrs	r3, r0
 8000348:	4699      	mov	r9, r3
 800034a:	0023      	movs	r3, r4
 800034c:	408b      	lsls	r3, r1
 800034e:	4698      	mov	r8, r3
 8000350:	4b25      	ldr	r3, [pc, #148]	@ (80003e8 <__aeabi_ddiv+0x230>)
 8000352:	2400      	movs	r4, #0
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	469a      	mov	sl, r3
 8000358:	2300      	movs	r3, #0
 800035a:	9303      	str	r3, [sp, #12]
 800035c:	e753      	b.n	8000206 <__aeabi_ddiv+0x4e>
 800035e:	2300      	movs	r3, #0
 8000360:	4698      	mov	r8, r3
 8000362:	469a      	mov	sl, r3
 8000364:	3301      	adds	r3, #1
 8000366:	2404      	movs	r4, #4
 8000368:	9303      	str	r3, [sp, #12]
 800036a:	e74c      	b.n	8000206 <__aeabi_ddiv+0x4e>
 800036c:	2301      	movs	r3, #1
 800036e:	431c      	orrs	r4, r3
 8000370:	2300      	movs	r3, #0
 8000372:	2101      	movs	r1, #1
 8000374:	469b      	mov	fp, r3
 8000376:	e764      	b.n	8000242 <__aeabi_ddiv+0x8a>
 8000378:	2303      	movs	r3, #3
 800037a:	0032      	movs	r2, r6
 800037c:	2103      	movs	r1, #3
 800037e:	431c      	orrs	r4, r3
 8000380:	e75f      	b.n	8000242 <__aeabi_ddiv+0x8a>
 8000382:	469a      	mov	sl, r3
 8000384:	2303      	movs	r3, #3
 8000386:	46d9      	mov	r9, fp
 8000388:	240c      	movs	r4, #12
 800038a:	9303      	str	r3, [sp, #12]
 800038c:	e73b      	b.n	8000206 <__aeabi_ddiv+0x4e>
 800038e:	2300      	movs	r3, #0
 8000390:	2480      	movs	r4, #128	@ 0x80
 8000392:	4698      	mov	r8, r3
 8000394:	2600      	movs	r6, #0
 8000396:	4b0f      	ldr	r3, [pc, #60]	@ (80003d4 <__aeabi_ddiv+0x21c>)
 8000398:	0324      	lsls	r4, r4, #12
 800039a:	e779      	b.n	8000290 <__aeabi_ddiv+0xd8>
 800039c:	2480      	movs	r4, #128	@ 0x80
 800039e:	465b      	mov	r3, fp
 80003a0:	0324      	lsls	r4, r4, #12
 80003a2:	431c      	orrs	r4, r3
 80003a4:	0324      	lsls	r4, r4, #12
 80003a6:	002e      	movs	r6, r5
 80003a8:	4690      	mov	r8, r2
 80003aa:	4b0a      	ldr	r3, [pc, #40]	@ (80003d4 <__aeabi_ddiv+0x21c>)
 80003ac:	0b24      	lsrs	r4, r4, #12
 80003ae:	e76f      	b.n	8000290 <__aeabi_ddiv+0xd8>
 80003b0:	2480      	movs	r4, #128	@ 0x80
 80003b2:	464b      	mov	r3, r9
 80003b4:	0324      	lsls	r4, r4, #12
 80003b6:	4223      	tst	r3, r4
 80003b8:	d002      	beq.n	80003c0 <__aeabi_ddiv+0x208>
 80003ba:	465b      	mov	r3, fp
 80003bc:	4223      	tst	r3, r4
 80003be:	d0f0      	beq.n	80003a2 <__aeabi_ddiv+0x1ea>
 80003c0:	2480      	movs	r4, #128	@ 0x80
 80003c2:	464b      	mov	r3, r9
 80003c4:	0324      	lsls	r4, r4, #12
 80003c6:	431c      	orrs	r4, r3
 80003c8:	0324      	lsls	r4, r4, #12
 80003ca:	9e02      	ldr	r6, [sp, #8]
 80003cc:	4b01      	ldr	r3, [pc, #4]	@ (80003d4 <__aeabi_ddiv+0x21c>)
 80003ce:	0b24      	lsrs	r4, r4, #12
 80003d0:	e75e      	b.n	8000290 <__aeabi_ddiv+0xd8>
 80003d2:	46c0      	nop			@ (mov r8, r8)
 80003d4:	000007ff 	.word	0x000007ff
 80003d8:	fffffc01 	.word	0xfffffc01
 80003dc:	08002844 	.word	0x08002844
 80003e0:	fffff801 	.word	0xfffff801
 80003e4:	000003f3 	.word	0x000003f3
 80003e8:	fffffc0d 	.word	0xfffffc0d
 80003ec:	45cb      	cmp	fp, r9
 80003ee:	d200      	bcs.n	80003f2 <__aeabi_ddiv+0x23a>
 80003f0:	e0f8      	b.n	80005e4 <__aeabi_ddiv+0x42c>
 80003f2:	d100      	bne.n	80003f6 <__aeabi_ddiv+0x23e>
 80003f4:	e0f3      	b.n	80005de <__aeabi_ddiv+0x426>
 80003f6:	2301      	movs	r3, #1
 80003f8:	425b      	negs	r3, r3
 80003fa:	469c      	mov	ip, r3
 80003fc:	4644      	mov	r4, r8
 80003fe:	4648      	mov	r0, r9
 8000400:	2500      	movs	r5, #0
 8000402:	44e2      	add	sl, ip
 8000404:	465b      	mov	r3, fp
 8000406:	0e17      	lsrs	r7, r2, #24
 8000408:	021b      	lsls	r3, r3, #8
 800040a:	431f      	orrs	r7, r3
 800040c:	0c19      	lsrs	r1, r3, #16
 800040e:	043b      	lsls	r3, r7, #16
 8000410:	0212      	lsls	r2, r2, #8
 8000412:	9700      	str	r7, [sp, #0]
 8000414:	0c1f      	lsrs	r7, r3, #16
 8000416:	4691      	mov	r9, r2
 8000418:	9102      	str	r1, [sp, #8]
 800041a:	9703      	str	r7, [sp, #12]
 800041c:	f001 fb0a 	bl	8001a34 <__aeabi_uidivmod>
 8000420:	0002      	movs	r2, r0
 8000422:	437a      	muls	r2, r7
 8000424:	040b      	lsls	r3, r1, #16
 8000426:	0c21      	lsrs	r1, r4, #16
 8000428:	4680      	mov	r8, r0
 800042a:	4319      	orrs	r1, r3
 800042c:	428a      	cmp	r2, r1
 800042e:	d909      	bls.n	8000444 <__aeabi_ddiv+0x28c>
 8000430:	9f00      	ldr	r7, [sp, #0]
 8000432:	2301      	movs	r3, #1
 8000434:	46bc      	mov	ip, r7
 8000436:	425b      	negs	r3, r3
 8000438:	4461      	add	r1, ip
 800043a:	469c      	mov	ip, r3
 800043c:	44e0      	add	r8, ip
 800043e:	428f      	cmp	r7, r1
 8000440:	d800      	bhi.n	8000444 <__aeabi_ddiv+0x28c>
 8000442:	e15c      	b.n	80006fe <__aeabi_ddiv+0x546>
 8000444:	1a88      	subs	r0, r1, r2
 8000446:	9902      	ldr	r1, [sp, #8]
 8000448:	f001 faf4 	bl	8001a34 <__aeabi_uidivmod>
 800044c:	9a03      	ldr	r2, [sp, #12]
 800044e:	0424      	lsls	r4, r4, #16
 8000450:	4342      	muls	r2, r0
 8000452:	0409      	lsls	r1, r1, #16
 8000454:	0c24      	lsrs	r4, r4, #16
 8000456:	0003      	movs	r3, r0
 8000458:	430c      	orrs	r4, r1
 800045a:	42a2      	cmp	r2, r4
 800045c:	d906      	bls.n	800046c <__aeabi_ddiv+0x2b4>
 800045e:	9900      	ldr	r1, [sp, #0]
 8000460:	3b01      	subs	r3, #1
 8000462:	468c      	mov	ip, r1
 8000464:	4464      	add	r4, ip
 8000466:	42a1      	cmp	r1, r4
 8000468:	d800      	bhi.n	800046c <__aeabi_ddiv+0x2b4>
 800046a:	e142      	b.n	80006f2 <__aeabi_ddiv+0x53a>
 800046c:	1aa0      	subs	r0, r4, r2
 800046e:	4642      	mov	r2, r8
 8000470:	0412      	lsls	r2, r2, #16
 8000472:	431a      	orrs	r2, r3
 8000474:	4693      	mov	fp, r2
 8000476:	464b      	mov	r3, r9
 8000478:	4659      	mov	r1, fp
 800047a:	0c1b      	lsrs	r3, r3, #16
 800047c:	001f      	movs	r7, r3
 800047e:	9304      	str	r3, [sp, #16]
 8000480:	040b      	lsls	r3, r1, #16
 8000482:	4649      	mov	r1, r9
 8000484:	0409      	lsls	r1, r1, #16
 8000486:	0c09      	lsrs	r1, r1, #16
 8000488:	000c      	movs	r4, r1
 800048a:	0c1b      	lsrs	r3, r3, #16
 800048c:	435c      	muls	r4, r3
 800048e:	0c12      	lsrs	r2, r2, #16
 8000490:	437b      	muls	r3, r7
 8000492:	4688      	mov	r8, r1
 8000494:	4351      	muls	r1, r2
 8000496:	437a      	muls	r2, r7
 8000498:	0c27      	lsrs	r7, r4, #16
 800049a:	46bc      	mov	ip, r7
 800049c:	185b      	adds	r3, r3, r1
 800049e:	4463      	add	r3, ip
 80004a0:	4299      	cmp	r1, r3
 80004a2:	d903      	bls.n	80004ac <__aeabi_ddiv+0x2f4>
 80004a4:	2180      	movs	r1, #128	@ 0x80
 80004a6:	0249      	lsls	r1, r1, #9
 80004a8:	468c      	mov	ip, r1
 80004aa:	4462      	add	r2, ip
 80004ac:	0c19      	lsrs	r1, r3, #16
 80004ae:	0424      	lsls	r4, r4, #16
 80004b0:	041b      	lsls	r3, r3, #16
 80004b2:	0c24      	lsrs	r4, r4, #16
 80004b4:	188a      	adds	r2, r1, r2
 80004b6:	191c      	adds	r4, r3, r4
 80004b8:	4290      	cmp	r0, r2
 80004ba:	d302      	bcc.n	80004c2 <__aeabi_ddiv+0x30a>
 80004bc:	d116      	bne.n	80004ec <__aeabi_ddiv+0x334>
 80004be:	42a5      	cmp	r5, r4
 80004c0:	d214      	bcs.n	80004ec <__aeabi_ddiv+0x334>
 80004c2:	465b      	mov	r3, fp
 80004c4:	9f00      	ldr	r7, [sp, #0]
 80004c6:	3b01      	subs	r3, #1
 80004c8:	444d      	add	r5, r9
 80004ca:	9305      	str	r3, [sp, #20]
 80004cc:	454d      	cmp	r5, r9
 80004ce:	419b      	sbcs	r3, r3
 80004d0:	46bc      	mov	ip, r7
 80004d2:	425b      	negs	r3, r3
 80004d4:	4463      	add	r3, ip
 80004d6:	18c0      	adds	r0, r0, r3
 80004d8:	4287      	cmp	r7, r0
 80004da:	d300      	bcc.n	80004de <__aeabi_ddiv+0x326>
 80004dc:	e102      	b.n	80006e4 <__aeabi_ddiv+0x52c>
 80004de:	4282      	cmp	r2, r0
 80004e0:	d900      	bls.n	80004e4 <__aeabi_ddiv+0x32c>
 80004e2:	e129      	b.n	8000738 <__aeabi_ddiv+0x580>
 80004e4:	d100      	bne.n	80004e8 <__aeabi_ddiv+0x330>
 80004e6:	e124      	b.n	8000732 <__aeabi_ddiv+0x57a>
 80004e8:	9b05      	ldr	r3, [sp, #20]
 80004ea:	469b      	mov	fp, r3
 80004ec:	1b2c      	subs	r4, r5, r4
 80004ee:	42a5      	cmp	r5, r4
 80004f0:	41ad      	sbcs	r5, r5
 80004f2:	9b00      	ldr	r3, [sp, #0]
 80004f4:	1a80      	subs	r0, r0, r2
 80004f6:	426d      	negs	r5, r5
 80004f8:	1b40      	subs	r0, r0, r5
 80004fa:	4283      	cmp	r3, r0
 80004fc:	d100      	bne.n	8000500 <__aeabi_ddiv+0x348>
 80004fe:	e10f      	b.n	8000720 <__aeabi_ddiv+0x568>
 8000500:	9902      	ldr	r1, [sp, #8]
 8000502:	f001 fa97 	bl	8001a34 <__aeabi_uidivmod>
 8000506:	9a03      	ldr	r2, [sp, #12]
 8000508:	040b      	lsls	r3, r1, #16
 800050a:	4342      	muls	r2, r0
 800050c:	0c21      	lsrs	r1, r4, #16
 800050e:	0005      	movs	r5, r0
 8000510:	4319      	orrs	r1, r3
 8000512:	428a      	cmp	r2, r1
 8000514:	d900      	bls.n	8000518 <__aeabi_ddiv+0x360>
 8000516:	e0cb      	b.n	80006b0 <__aeabi_ddiv+0x4f8>
 8000518:	1a88      	subs	r0, r1, r2
 800051a:	9902      	ldr	r1, [sp, #8]
 800051c:	f001 fa8a 	bl	8001a34 <__aeabi_uidivmod>
 8000520:	9a03      	ldr	r2, [sp, #12]
 8000522:	0424      	lsls	r4, r4, #16
 8000524:	4342      	muls	r2, r0
 8000526:	0409      	lsls	r1, r1, #16
 8000528:	0c24      	lsrs	r4, r4, #16
 800052a:	0003      	movs	r3, r0
 800052c:	430c      	orrs	r4, r1
 800052e:	42a2      	cmp	r2, r4
 8000530:	d900      	bls.n	8000534 <__aeabi_ddiv+0x37c>
 8000532:	e0ca      	b.n	80006ca <__aeabi_ddiv+0x512>
 8000534:	4641      	mov	r1, r8
 8000536:	1aa4      	subs	r4, r4, r2
 8000538:	042a      	lsls	r2, r5, #16
 800053a:	431a      	orrs	r2, r3
 800053c:	9f04      	ldr	r7, [sp, #16]
 800053e:	0413      	lsls	r3, r2, #16
 8000540:	0c1b      	lsrs	r3, r3, #16
 8000542:	4359      	muls	r1, r3
 8000544:	4640      	mov	r0, r8
 8000546:	437b      	muls	r3, r7
 8000548:	469c      	mov	ip, r3
 800054a:	0c15      	lsrs	r5, r2, #16
 800054c:	4368      	muls	r0, r5
 800054e:	0c0b      	lsrs	r3, r1, #16
 8000550:	4484      	add	ip, r0
 8000552:	4463      	add	r3, ip
 8000554:	437d      	muls	r5, r7
 8000556:	4298      	cmp	r0, r3
 8000558:	d903      	bls.n	8000562 <__aeabi_ddiv+0x3aa>
 800055a:	2080      	movs	r0, #128	@ 0x80
 800055c:	0240      	lsls	r0, r0, #9
 800055e:	4684      	mov	ip, r0
 8000560:	4465      	add	r5, ip
 8000562:	0c18      	lsrs	r0, r3, #16
 8000564:	0409      	lsls	r1, r1, #16
 8000566:	041b      	lsls	r3, r3, #16
 8000568:	0c09      	lsrs	r1, r1, #16
 800056a:	1940      	adds	r0, r0, r5
 800056c:	185b      	adds	r3, r3, r1
 800056e:	4284      	cmp	r4, r0
 8000570:	d327      	bcc.n	80005c2 <__aeabi_ddiv+0x40a>
 8000572:	d023      	beq.n	80005bc <__aeabi_ddiv+0x404>
 8000574:	2301      	movs	r3, #1
 8000576:	0035      	movs	r5, r6
 8000578:	431a      	orrs	r2, r3
 800057a:	4b94      	ldr	r3, [pc, #592]	@ (80007cc <__aeabi_ddiv+0x614>)
 800057c:	4453      	add	r3, sl
 800057e:	2b00      	cmp	r3, #0
 8000580:	dd60      	ble.n	8000644 <__aeabi_ddiv+0x48c>
 8000582:	0751      	lsls	r1, r2, #29
 8000584:	d000      	beq.n	8000588 <__aeabi_ddiv+0x3d0>
 8000586:	e086      	b.n	8000696 <__aeabi_ddiv+0x4de>
 8000588:	002e      	movs	r6, r5
 800058a:	08d1      	lsrs	r1, r2, #3
 800058c:	465a      	mov	r2, fp
 800058e:	01d2      	lsls	r2, r2, #7
 8000590:	d506      	bpl.n	80005a0 <__aeabi_ddiv+0x3e8>
 8000592:	465a      	mov	r2, fp
 8000594:	4b8e      	ldr	r3, [pc, #568]	@ (80007d0 <__aeabi_ddiv+0x618>)
 8000596:	401a      	ands	r2, r3
 8000598:	2380      	movs	r3, #128	@ 0x80
 800059a:	4693      	mov	fp, r2
 800059c:	00db      	lsls	r3, r3, #3
 800059e:	4453      	add	r3, sl
 80005a0:	4a8c      	ldr	r2, [pc, #560]	@ (80007d4 <__aeabi_ddiv+0x61c>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	dd00      	ble.n	80005a8 <__aeabi_ddiv+0x3f0>
 80005a6:	e680      	b.n	80002aa <__aeabi_ddiv+0xf2>
 80005a8:	465a      	mov	r2, fp
 80005aa:	0752      	lsls	r2, r2, #29
 80005ac:	430a      	orrs	r2, r1
 80005ae:	4690      	mov	r8, r2
 80005b0:	465a      	mov	r2, fp
 80005b2:	055b      	lsls	r3, r3, #21
 80005b4:	0254      	lsls	r4, r2, #9
 80005b6:	0b24      	lsrs	r4, r4, #12
 80005b8:	0d5b      	lsrs	r3, r3, #21
 80005ba:	e669      	b.n	8000290 <__aeabi_ddiv+0xd8>
 80005bc:	0035      	movs	r5, r6
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0db      	beq.n	800057a <__aeabi_ddiv+0x3c2>
 80005c2:	9d00      	ldr	r5, [sp, #0]
 80005c4:	1e51      	subs	r1, r2, #1
 80005c6:	46ac      	mov	ip, r5
 80005c8:	4464      	add	r4, ip
 80005ca:	42ac      	cmp	r4, r5
 80005cc:	d200      	bcs.n	80005d0 <__aeabi_ddiv+0x418>
 80005ce:	e09e      	b.n	800070e <__aeabi_ddiv+0x556>
 80005d0:	4284      	cmp	r4, r0
 80005d2:	d200      	bcs.n	80005d6 <__aeabi_ddiv+0x41e>
 80005d4:	e0e1      	b.n	800079a <__aeabi_ddiv+0x5e2>
 80005d6:	d100      	bne.n	80005da <__aeabi_ddiv+0x422>
 80005d8:	e0ee      	b.n	80007b8 <__aeabi_ddiv+0x600>
 80005da:	000a      	movs	r2, r1
 80005dc:	e7ca      	b.n	8000574 <__aeabi_ddiv+0x3bc>
 80005de:	4542      	cmp	r2, r8
 80005e0:	d900      	bls.n	80005e4 <__aeabi_ddiv+0x42c>
 80005e2:	e708      	b.n	80003f6 <__aeabi_ddiv+0x23e>
 80005e4:	464b      	mov	r3, r9
 80005e6:	07dc      	lsls	r4, r3, #31
 80005e8:	0858      	lsrs	r0, r3, #1
 80005ea:	4643      	mov	r3, r8
 80005ec:	085b      	lsrs	r3, r3, #1
 80005ee:	431c      	orrs	r4, r3
 80005f0:	4643      	mov	r3, r8
 80005f2:	07dd      	lsls	r5, r3, #31
 80005f4:	e706      	b.n	8000404 <__aeabi_ddiv+0x24c>
 80005f6:	f001 fa21 	bl	8001a3c <__clzsi2>
 80005fa:	2315      	movs	r3, #21
 80005fc:	469c      	mov	ip, r3
 80005fe:	4484      	add	ip, r0
 8000600:	0002      	movs	r2, r0
 8000602:	4663      	mov	r3, ip
 8000604:	3220      	adds	r2, #32
 8000606:	2b1c      	cmp	r3, #28
 8000608:	dc00      	bgt.n	800060c <__aeabi_ddiv+0x454>
 800060a:	e692      	b.n	8000332 <__aeabi_ddiv+0x17a>
 800060c:	0023      	movs	r3, r4
 800060e:	3808      	subs	r0, #8
 8000610:	4083      	lsls	r3, r0
 8000612:	4699      	mov	r9, r3
 8000614:	2300      	movs	r3, #0
 8000616:	4698      	mov	r8, r3
 8000618:	e69a      	b.n	8000350 <__aeabi_ddiv+0x198>
 800061a:	f001 fa0f 	bl	8001a3c <__clzsi2>
 800061e:	0002      	movs	r2, r0
 8000620:	0003      	movs	r3, r0
 8000622:	3215      	adds	r2, #21
 8000624:	3320      	adds	r3, #32
 8000626:	2a1c      	cmp	r2, #28
 8000628:	dc00      	bgt.n	800062c <__aeabi_ddiv+0x474>
 800062a:	e65f      	b.n	80002ec <__aeabi_ddiv+0x134>
 800062c:	9900      	ldr	r1, [sp, #0]
 800062e:	3808      	subs	r0, #8
 8000630:	4081      	lsls	r1, r0
 8000632:	2200      	movs	r2, #0
 8000634:	468b      	mov	fp, r1
 8000636:	e666      	b.n	8000306 <__aeabi_ddiv+0x14e>
 8000638:	2200      	movs	r2, #0
 800063a:	002e      	movs	r6, r5
 800063c:	2400      	movs	r4, #0
 800063e:	4690      	mov	r8, r2
 8000640:	4b65      	ldr	r3, [pc, #404]	@ (80007d8 <__aeabi_ddiv+0x620>)
 8000642:	e625      	b.n	8000290 <__aeabi_ddiv+0xd8>
 8000644:	002e      	movs	r6, r5
 8000646:	2101      	movs	r1, #1
 8000648:	1ac9      	subs	r1, r1, r3
 800064a:	2938      	cmp	r1, #56	@ 0x38
 800064c:	dd00      	ble.n	8000650 <__aeabi_ddiv+0x498>
 800064e:	e61b      	b.n	8000288 <__aeabi_ddiv+0xd0>
 8000650:	291f      	cmp	r1, #31
 8000652:	dc7e      	bgt.n	8000752 <__aeabi_ddiv+0x59a>
 8000654:	4861      	ldr	r0, [pc, #388]	@ (80007dc <__aeabi_ddiv+0x624>)
 8000656:	0014      	movs	r4, r2
 8000658:	4450      	add	r0, sl
 800065a:	465b      	mov	r3, fp
 800065c:	4082      	lsls	r2, r0
 800065e:	4083      	lsls	r3, r0
 8000660:	40cc      	lsrs	r4, r1
 8000662:	1e50      	subs	r0, r2, #1
 8000664:	4182      	sbcs	r2, r0
 8000666:	4323      	orrs	r3, r4
 8000668:	431a      	orrs	r2, r3
 800066a:	465b      	mov	r3, fp
 800066c:	40cb      	lsrs	r3, r1
 800066e:	0751      	lsls	r1, r2, #29
 8000670:	d009      	beq.n	8000686 <__aeabi_ddiv+0x4ce>
 8000672:	210f      	movs	r1, #15
 8000674:	4011      	ands	r1, r2
 8000676:	2904      	cmp	r1, #4
 8000678:	d005      	beq.n	8000686 <__aeabi_ddiv+0x4ce>
 800067a:	1d11      	adds	r1, r2, #4
 800067c:	4291      	cmp	r1, r2
 800067e:	4192      	sbcs	r2, r2
 8000680:	4252      	negs	r2, r2
 8000682:	189b      	adds	r3, r3, r2
 8000684:	000a      	movs	r2, r1
 8000686:	0219      	lsls	r1, r3, #8
 8000688:	d400      	bmi.n	800068c <__aeabi_ddiv+0x4d4>
 800068a:	e09b      	b.n	80007c4 <__aeabi_ddiv+0x60c>
 800068c:	2200      	movs	r2, #0
 800068e:	2301      	movs	r3, #1
 8000690:	2400      	movs	r4, #0
 8000692:	4690      	mov	r8, r2
 8000694:	e5fc      	b.n	8000290 <__aeabi_ddiv+0xd8>
 8000696:	210f      	movs	r1, #15
 8000698:	4011      	ands	r1, r2
 800069a:	2904      	cmp	r1, #4
 800069c:	d100      	bne.n	80006a0 <__aeabi_ddiv+0x4e8>
 800069e:	e773      	b.n	8000588 <__aeabi_ddiv+0x3d0>
 80006a0:	1d11      	adds	r1, r2, #4
 80006a2:	4291      	cmp	r1, r2
 80006a4:	4192      	sbcs	r2, r2
 80006a6:	4252      	negs	r2, r2
 80006a8:	002e      	movs	r6, r5
 80006aa:	08c9      	lsrs	r1, r1, #3
 80006ac:	4493      	add	fp, r2
 80006ae:	e76d      	b.n	800058c <__aeabi_ddiv+0x3d4>
 80006b0:	9b00      	ldr	r3, [sp, #0]
 80006b2:	3d01      	subs	r5, #1
 80006b4:	469c      	mov	ip, r3
 80006b6:	4461      	add	r1, ip
 80006b8:	428b      	cmp	r3, r1
 80006ba:	d900      	bls.n	80006be <__aeabi_ddiv+0x506>
 80006bc:	e72c      	b.n	8000518 <__aeabi_ddiv+0x360>
 80006be:	428a      	cmp	r2, r1
 80006c0:	d800      	bhi.n	80006c4 <__aeabi_ddiv+0x50c>
 80006c2:	e729      	b.n	8000518 <__aeabi_ddiv+0x360>
 80006c4:	1e85      	subs	r5, r0, #2
 80006c6:	4461      	add	r1, ip
 80006c8:	e726      	b.n	8000518 <__aeabi_ddiv+0x360>
 80006ca:	9900      	ldr	r1, [sp, #0]
 80006cc:	3b01      	subs	r3, #1
 80006ce:	468c      	mov	ip, r1
 80006d0:	4464      	add	r4, ip
 80006d2:	42a1      	cmp	r1, r4
 80006d4:	d900      	bls.n	80006d8 <__aeabi_ddiv+0x520>
 80006d6:	e72d      	b.n	8000534 <__aeabi_ddiv+0x37c>
 80006d8:	42a2      	cmp	r2, r4
 80006da:	d800      	bhi.n	80006de <__aeabi_ddiv+0x526>
 80006dc:	e72a      	b.n	8000534 <__aeabi_ddiv+0x37c>
 80006de:	1e83      	subs	r3, r0, #2
 80006e0:	4464      	add	r4, ip
 80006e2:	e727      	b.n	8000534 <__aeabi_ddiv+0x37c>
 80006e4:	4287      	cmp	r7, r0
 80006e6:	d000      	beq.n	80006ea <__aeabi_ddiv+0x532>
 80006e8:	e6fe      	b.n	80004e8 <__aeabi_ddiv+0x330>
 80006ea:	45a9      	cmp	r9, r5
 80006ec:	d900      	bls.n	80006f0 <__aeabi_ddiv+0x538>
 80006ee:	e6fb      	b.n	80004e8 <__aeabi_ddiv+0x330>
 80006f0:	e6f5      	b.n	80004de <__aeabi_ddiv+0x326>
 80006f2:	42a2      	cmp	r2, r4
 80006f4:	d800      	bhi.n	80006f8 <__aeabi_ddiv+0x540>
 80006f6:	e6b9      	b.n	800046c <__aeabi_ddiv+0x2b4>
 80006f8:	1e83      	subs	r3, r0, #2
 80006fa:	4464      	add	r4, ip
 80006fc:	e6b6      	b.n	800046c <__aeabi_ddiv+0x2b4>
 80006fe:	428a      	cmp	r2, r1
 8000700:	d800      	bhi.n	8000704 <__aeabi_ddiv+0x54c>
 8000702:	e69f      	b.n	8000444 <__aeabi_ddiv+0x28c>
 8000704:	46bc      	mov	ip, r7
 8000706:	1e83      	subs	r3, r0, #2
 8000708:	4698      	mov	r8, r3
 800070a:	4461      	add	r1, ip
 800070c:	e69a      	b.n	8000444 <__aeabi_ddiv+0x28c>
 800070e:	000a      	movs	r2, r1
 8000710:	4284      	cmp	r4, r0
 8000712:	d000      	beq.n	8000716 <__aeabi_ddiv+0x55e>
 8000714:	e72e      	b.n	8000574 <__aeabi_ddiv+0x3bc>
 8000716:	454b      	cmp	r3, r9
 8000718:	d000      	beq.n	800071c <__aeabi_ddiv+0x564>
 800071a:	e72b      	b.n	8000574 <__aeabi_ddiv+0x3bc>
 800071c:	0035      	movs	r5, r6
 800071e:	e72c      	b.n	800057a <__aeabi_ddiv+0x3c2>
 8000720:	4b2a      	ldr	r3, [pc, #168]	@ (80007cc <__aeabi_ddiv+0x614>)
 8000722:	4a2f      	ldr	r2, [pc, #188]	@ (80007e0 <__aeabi_ddiv+0x628>)
 8000724:	4453      	add	r3, sl
 8000726:	4592      	cmp	sl, r2
 8000728:	db43      	blt.n	80007b2 <__aeabi_ddiv+0x5fa>
 800072a:	2201      	movs	r2, #1
 800072c:	2100      	movs	r1, #0
 800072e:	4493      	add	fp, r2
 8000730:	e72c      	b.n	800058c <__aeabi_ddiv+0x3d4>
 8000732:	42ac      	cmp	r4, r5
 8000734:	d800      	bhi.n	8000738 <__aeabi_ddiv+0x580>
 8000736:	e6d7      	b.n	80004e8 <__aeabi_ddiv+0x330>
 8000738:	2302      	movs	r3, #2
 800073a:	425b      	negs	r3, r3
 800073c:	469c      	mov	ip, r3
 800073e:	9900      	ldr	r1, [sp, #0]
 8000740:	444d      	add	r5, r9
 8000742:	454d      	cmp	r5, r9
 8000744:	419b      	sbcs	r3, r3
 8000746:	44e3      	add	fp, ip
 8000748:	468c      	mov	ip, r1
 800074a:	425b      	negs	r3, r3
 800074c:	4463      	add	r3, ip
 800074e:	18c0      	adds	r0, r0, r3
 8000750:	e6cc      	b.n	80004ec <__aeabi_ddiv+0x334>
 8000752:	201f      	movs	r0, #31
 8000754:	4240      	negs	r0, r0
 8000756:	1ac3      	subs	r3, r0, r3
 8000758:	4658      	mov	r0, fp
 800075a:	40d8      	lsrs	r0, r3
 800075c:	2920      	cmp	r1, #32
 800075e:	d004      	beq.n	800076a <__aeabi_ddiv+0x5b2>
 8000760:	4659      	mov	r1, fp
 8000762:	4b20      	ldr	r3, [pc, #128]	@ (80007e4 <__aeabi_ddiv+0x62c>)
 8000764:	4453      	add	r3, sl
 8000766:	4099      	lsls	r1, r3
 8000768:	430a      	orrs	r2, r1
 800076a:	1e53      	subs	r3, r2, #1
 800076c:	419a      	sbcs	r2, r3
 800076e:	2307      	movs	r3, #7
 8000770:	0019      	movs	r1, r3
 8000772:	4302      	orrs	r2, r0
 8000774:	2400      	movs	r4, #0
 8000776:	4011      	ands	r1, r2
 8000778:	4213      	tst	r3, r2
 800077a:	d009      	beq.n	8000790 <__aeabi_ddiv+0x5d8>
 800077c:	3308      	adds	r3, #8
 800077e:	4013      	ands	r3, r2
 8000780:	2b04      	cmp	r3, #4
 8000782:	d01d      	beq.n	80007c0 <__aeabi_ddiv+0x608>
 8000784:	1d13      	adds	r3, r2, #4
 8000786:	4293      	cmp	r3, r2
 8000788:	4189      	sbcs	r1, r1
 800078a:	001a      	movs	r2, r3
 800078c:	4249      	negs	r1, r1
 800078e:	0749      	lsls	r1, r1, #29
 8000790:	08d2      	lsrs	r2, r2, #3
 8000792:	430a      	orrs	r2, r1
 8000794:	4690      	mov	r8, r2
 8000796:	2300      	movs	r3, #0
 8000798:	e57a      	b.n	8000290 <__aeabi_ddiv+0xd8>
 800079a:	4649      	mov	r1, r9
 800079c:	9f00      	ldr	r7, [sp, #0]
 800079e:	004d      	lsls	r5, r1, #1
 80007a0:	454d      	cmp	r5, r9
 80007a2:	4189      	sbcs	r1, r1
 80007a4:	46bc      	mov	ip, r7
 80007a6:	4249      	negs	r1, r1
 80007a8:	4461      	add	r1, ip
 80007aa:	46a9      	mov	r9, r5
 80007ac:	3a02      	subs	r2, #2
 80007ae:	1864      	adds	r4, r4, r1
 80007b0:	e7ae      	b.n	8000710 <__aeabi_ddiv+0x558>
 80007b2:	2201      	movs	r2, #1
 80007b4:	4252      	negs	r2, r2
 80007b6:	e746      	b.n	8000646 <__aeabi_ddiv+0x48e>
 80007b8:	4599      	cmp	r9, r3
 80007ba:	d3ee      	bcc.n	800079a <__aeabi_ddiv+0x5e2>
 80007bc:	000a      	movs	r2, r1
 80007be:	e7aa      	b.n	8000716 <__aeabi_ddiv+0x55e>
 80007c0:	2100      	movs	r1, #0
 80007c2:	e7e5      	b.n	8000790 <__aeabi_ddiv+0x5d8>
 80007c4:	0759      	lsls	r1, r3, #29
 80007c6:	025b      	lsls	r3, r3, #9
 80007c8:	0b1c      	lsrs	r4, r3, #12
 80007ca:	e7e1      	b.n	8000790 <__aeabi_ddiv+0x5d8>
 80007cc:	000003ff 	.word	0x000003ff
 80007d0:	feffffff 	.word	0xfeffffff
 80007d4:	000007fe 	.word	0x000007fe
 80007d8:	000007ff 	.word	0x000007ff
 80007dc:	0000041e 	.word	0x0000041e
 80007e0:	fffffc02 	.word	0xfffffc02
 80007e4:	0000043e 	.word	0x0000043e

080007e8 <__eqdf2>:
 80007e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ea:	4657      	mov	r7, sl
 80007ec:	46de      	mov	lr, fp
 80007ee:	464e      	mov	r6, r9
 80007f0:	4645      	mov	r5, r8
 80007f2:	b5e0      	push	{r5, r6, r7, lr}
 80007f4:	000d      	movs	r5, r1
 80007f6:	0004      	movs	r4, r0
 80007f8:	0fe8      	lsrs	r0, r5, #31
 80007fa:	4683      	mov	fp, r0
 80007fc:	0309      	lsls	r1, r1, #12
 80007fe:	0fd8      	lsrs	r0, r3, #31
 8000800:	0b09      	lsrs	r1, r1, #12
 8000802:	4682      	mov	sl, r0
 8000804:	4819      	ldr	r0, [pc, #100]	@ (800086c <__eqdf2+0x84>)
 8000806:	468c      	mov	ip, r1
 8000808:	031f      	lsls	r7, r3, #12
 800080a:	0069      	lsls	r1, r5, #1
 800080c:	005e      	lsls	r6, r3, #1
 800080e:	0d49      	lsrs	r1, r1, #21
 8000810:	0b3f      	lsrs	r7, r7, #12
 8000812:	0d76      	lsrs	r6, r6, #21
 8000814:	4281      	cmp	r1, r0
 8000816:	d018      	beq.n	800084a <__eqdf2+0x62>
 8000818:	4286      	cmp	r6, r0
 800081a:	d00f      	beq.n	800083c <__eqdf2+0x54>
 800081c:	2001      	movs	r0, #1
 800081e:	42b1      	cmp	r1, r6
 8000820:	d10d      	bne.n	800083e <__eqdf2+0x56>
 8000822:	45bc      	cmp	ip, r7
 8000824:	d10b      	bne.n	800083e <__eqdf2+0x56>
 8000826:	4294      	cmp	r4, r2
 8000828:	d109      	bne.n	800083e <__eqdf2+0x56>
 800082a:	45d3      	cmp	fp, sl
 800082c:	d01c      	beq.n	8000868 <__eqdf2+0x80>
 800082e:	2900      	cmp	r1, #0
 8000830:	d105      	bne.n	800083e <__eqdf2+0x56>
 8000832:	4660      	mov	r0, ip
 8000834:	4320      	orrs	r0, r4
 8000836:	1e43      	subs	r3, r0, #1
 8000838:	4198      	sbcs	r0, r3
 800083a:	e000      	b.n	800083e <__eqdf2+0x56>
 800083c:	2001      	movs	r0, #1
 800083e:	bcf0      	pop	{r4, r5, r6, r7}
 8000840:	46bb      	mov	fp, r7
 8000842:	46b2      	mov	sl, r6
 8000844:	46a9      	mov	r9, r5
 8000846:	46a0      	mov	r8, r4
 8000848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800084a:	2001      	movs	r0, #1
 800084c:	428e      	cmp	r6, r1
 800084e:	d1f6      	bne.n	800083e <__eqdf2+0x56>
 8000850:	4661      	mov	r1, ip
 8000852:	4339      	orrs	r1, r7
 8000854:	000f      	movs	r7, r1
 8000856:	4317      	orrs	r7, r2
 8000858:	4327      	orrs	r7, r4
 800085a:	d1f0      	bne.n	800083e <__eqdf2+0x56>
 800085c:	465b      	mov	r3, fp
 800085e:	4652      	mov	r2, sl
 8000860:	1a98      	subs	r0, r3, r2
 8000862:	1e43      	subs	r3, r0, #1
 8000864:	4198      	sbcs	r0, r3
 8000866:	e7ea      	b.n	800083e <__eqdf2+0x56>
 8000868:	2000      	movs	r0, #0
 800086a:	e7e8      	b.n	800083e <__eqdf2+0x56>
 800086c:	000007ff 	.word	0x000007ff

08000870 <__gedf2>:
 8000870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000872:	4657      	mov	r7, sl
 8000874:	464e      	mov	r6, r9
 8000876:	4645      	mov	r5, r8
 8000878:	46de      	mov	lr, fp
 800087a:	b5e0      	push	{r5, r6, r7, lr}
 800087c:	000d      	movs	r5, r1
 800087e:	030e      	lsls	r6, r1, #12
 8000880:	0049      	lsls	r1, r1, #1
 8000882:	0d49      	lsrs	r1, r1, #21
 8000884:	468a      	mov	sl, r1
 8000886:	0fdf      	lsrs	r7, r3, #31
 8000888:	0fe9      	lsrs	r1, r5, #31
 800088a:	46bc      	mov	ip, r7
 800088c:	b083      	sub	sp, #12
 800088e:	4f2f      	ldr	r7, [pc, #188]	@ (800094c <__gedf2+0xdc>)
 8000890:	0004      	movs	r4, r0
 8000892:	4680      	mov	r8, r0
 8000894:	9101      	str	r1, [sp, #4]
 8000896:	0058      	lsls	r0, r3, #1
 8000898:	0319      	lsls	r1, r3, #12
 800089a:	4691      	mov	r9, r2
 800089c:	0b36      	lsrs	r6, r6, #12
 800089e:	0b09      	lsrs	r1, r1, #12
 80008a0:	0d40      	lsrs	r0, r0, #21
 80008a2:	45ba      	cmp	sl, r7
 80008a4:	d01d      	beq.n	80008e2 <__gedf2+0x72>
 80008a6:	42b8      	cmp	r0, r7
 80008a8:	d00d      	beq.n	80008c6 <__gedf2+0x56>
 80008aa:	4657      	mov	r7, sl
 80008ac:	2f00      	cmp	r7, #0
 80008ae:	d12a      	bne.n	8000906 <__gedf2+0x96>
 80008b0:	4334      	orrs	r4, r6
 80008b2:	2800      	cmp	r0, #0
 80008b4:	d124      	bne.n	8000900 <__gedf2+0x90>
 80008b6:	430a      	orrs	r2, r1
 80008b8:	d036      	beq.n	8000928 <__gedf2+0xb8>
 80008ba:	2c00      	cmp	r4, #0
 80008bc:	d141      	bne.n	8000942 <__gedf2+0xd2>
 80008be:	4663      	mov	r3, ip
 80008c0:	0058      	lsls	r0, r3, #1
 80008c2:	3801      	subs	r0, #1
 80008c4:	e015      	b.n	80008f2 <__gedf2+0x82>
 80008c6:	4311      	orrs	r1, r2
 80008c8:	d138      	bne.n	800093c <__gedf2+0xcc>
 80008ca:	4653      	mov	r3, sl
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d101      	bne.n	80008d4 <__gedf2+0x64>
 80008d0:	4326      	orrs	r6, r4
 80008d2:	d0f4      	beq.n	80008be <__gedf2+0x4e>
 80008d4:	9b01      	ldr	r3, [sp, #4]
 80008d6:	4563      	cmp	r3, ip
 80008d8:	d107      	bne.n	80008ea <__gedf2+0x7a>
 80008da:	9b01      	ldr	r3, [sp, #4]
 80008dc:	0058      	lsls	r0, r3, #1
 80008de:	3801      	subs	r0, #1
 80008e0:	e007      	b.n	80008f2 <__gedf2+0x82>
 80008e2:	4326      	orrs	r6, r4
 80008e4:	d12a      	bne.n	800093c <__gedf2+0xcc>
 80008e6:	4550      	cmp	r0, sl
 80008e8:	d021      	beq.n	800092e <__gedf2+0xbe>
 80008ea:	2001      	movs	r0, #1
 80008ec:	9b01      	ldr	r3, [sp, #4]
 80008ee:	425f      	negs	r7, r3
 80008f0:	4338      	orrs	r0, r7
 80008f2:	b003      	add	sp, #12
 80008f4:	bcf0      	pop	{r4, r5, r6, r7}
 80008f6:	46bb      	mov	fp, r7
 80008f8:	46b2      	mov	sl, r6
 80008fa:	46a9      	mov	r9, r5
 80008fc:	46a0      	mov	r8, r4
 80008fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000900:	2c00      	cmp	r4, #0
 8000902:	d0dc      	beq.n	80008be <__gedf2+0x4e>
 8000904:	e7e6      	b.n	80008d4 <__gedf2+0x64>
 8000906:	2800      	cmp	r0, #0
 8000908:	d0ef      	beq.n	80008ea <__gedf2+0x7a>
 800090a:	9b01      	ldr	r3, [sp, #4]
 800090c:	4563      	cmp	r3, ip
 800090e:	d1ec      	bne.n	80008ea <__gedf2+0x7a>
 8000910:	4582      	cmp	sl, r0
 8000912:	dcea      	bgt.n	80008ea <__gedf2+0x7a>
 8000914:	dbe1      	blt.n	80008da <__gedf2+0x6a>
 8000916:	428e      	cmp	r6, r1
 8000918:	d8e7      	bhi.n	80008ea <__gedf2+0x7a>
 800091a:	d1de      	bne.n	80008da <__gedf2+0x6a>
 800091c:	45c8      	cmp	r8, r9
 800091e:	d8e4      	bhi.n	80008ea <__gedf2+0x7a>
 8000920:	2000      	movs	r0, #0
 8000922:	45c8      	cmp	r8, r9
 8000924:	d2e5      	bcs.n	80008f2 <__gedf2+0x82>
 8000926:	e7d8      	b.n	80008da <__gedf2+0x6a>
 8000928:	2c00      	cmp	r4, #0
 800092a:	d0e2      	beq.n	80008f2 <__gedf2+0x82>
 800092c:	e7dd      	b.n	80008ea <__gedf2+0x7a>
 800092e:	4311      	orrs	r1, r2
 8000930:	d104      	bne.n	800093c <__gedf2+0xcc>
 8000932:	9b01      	ldr	r3, [sp, #4]
 8000934:	4563      	cmp	r3, ip
 8000936:	d1d8      	bne.n	80008ea <__gedf2+0x7a>
 8000938:	2000      	movs	r0, #0
 800093a:	e7da      	b.n	80008f2 <__gedf2+0x82>
 800093c:	2002      	movs	r0, #2
 800093e:	4240      	negs	r0, r0
 8000940:	e7d7      	b.n	80008f2 <__gedf2+0x82>
 8000942:	9b01      	ldr	r3, [sp, #4]
 8000944:	4563      	cmp	r3, ip
 8000946:	d0e6      	beq.n	8000916 <__gedf2+0xa6>
 8000948:	e7cf      	b.n	80008ea <__gedf2+0x7a>
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	000007ff 	.word	0x000007ff

08000950 <__ledf2>:
 8000950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000952:	4657      	mov	r7, sl
 8000954:	464e      	mov	r6, r9
 8000956:	4645      	mov	r5, r8
 8000958:	46de      	mov	lr, fp
 800095a:	b5e0      	push	{r5, r6, r7, lr}
 800095c:	000d      	movs	r5, r1
 800095e:	030e      	lsls	r6, r1, #12
 8000960:	0049      	lsls	r1, r1, #1
 8000962:	0d49      	lsrs	r1, r1, #21
 8000964:	468a      	mov	sl, r1
 8000966:	0fdf      	lsrs	r7, r3, #31
 8000968:	0fe9      	lsrs	r1, r5, #31
 800096a:	46bc      	mov	ip, r7
 800096c:	b083      	sub	sp, #12
 800096e:	4f2e      	ldr	r7, [pc, #184]	@ (8000a28 <__ledf2+0xd8>)
 8000970:	0004      	movs	r4, r0
 8000972:	4680      	mov	r8, r0
 8000974:	9101      	str	r1, [sp, #4]
 8000976:	0058      	lsls	r0, r3, #1
 8000978:	0319      	lsls	r1, r3, #12
 800097a:	4691      	mov	r9, r2
 800097c:	0b36      	lsrs	r6, r6, #12
 800097e:	0b09      	lsrs	r1, r1, #12
 8000980:	0d40      	lsrs	r0, r0, #21
 8000982:	45ba      	cmp	sl, r7
 8000984:	d01e      	beq.n	80009c4 <__ledf2+0x74>
 8000986:	42b8      	cmp	r0, r7
 8000988:	d00d      	beq.n	80009a6 <__ledf2+0x56>
 800098a:	4657      	mov	r7, sl
 800098c:	2f00      	cmp	r7, #0
 800098e:	d127      	bne.n	80009e0 <__ledf2+0x90>
 8000990:	4334      	orrs	r4, r6
 8000992:	2800      	cmp	r0, #0
 8000994:	d133      	bne.n	80009fe <__ledf2+0xae>
 8000996:	430a      	orrs	r2, r1
 8000998:	d034      	beq.n	8000a04 <__ledf2+0xb4>
 800099a:	2c00      	cmp	r4, #0
 800099c:	d140      	bne.n	8000a20 <__ledf2+0xd0>
 800099e:	4663      	mov	r3, ip
 80009a0:	0058      	lsls	r0, r3, #1
 80009a2:	3801      	subs	r0, #1
 80009a4:	e015      	b.n	80009d2 <__ledf2+0x82>
 80009a6:	4311      	orrs	r1, r2
 80009a8:	d112      	bne.n	80009d0 <__ledf2+0x80>
 80009aa:	4653      	mov	r3, sl
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d101      	bne.n	80009b4 <__ledf2+0x64>
 80009b0:	4326      	orrs	r6, r4
 80009b2:	d0f4      	beq.n	800099e <__ledf2+0x4e>
 80009b4:	9b01      	ldr	r3, [sp, #4]
 80009b6:	4563      	cmp	r3, ip
 80009b8:	d01d      	beq.n	80009f6 <__ledf2+0xa6>
 80009ba:	2001      	movs	r0, #1
 80009bc:	9b01      	ldr	r3, [sp, #4]
 80009be:	425f      	negs	r7, r3
 80009c0:	4338      	orrs	r0, r7
 80009c2:	e006      	b.n	80009d2 <__ledf2+0x82>
 80009c4:	4326      	orrs	r6, r4
 80009c6:	d103      	bne.n	80009d0 <__ledf2+0x80>
 80009c8:	4550      	cmp	r0, sl
 80009ca:	d1f6      	bne.n	80009ba <__ledf2+0x6a>
 80009cc:	4311      	orrs	r1, r2
 80009ce:	d01c      	beq.n	8000a0a <__ledf2+0xba>
 80009d0:	2002      	movs	r0, #2
 80009d2:	b003      	add	sp, #12
 80009d4:	bcf0      	pop	{r4, r5, r6, r7}
 80009d6:	46bb      	mov	fp, r7
 80009d8:	46b2      	mov	sl, r6
 80009da:	46a9      	mov	r9, r5
 80009dc:	46a0      	mov	r8, r4
 80009de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009e0:	2800      	cmp	r0, #0
 80009e2:	d0ea      	beq.n	80009ba <__ledf2+0x6a>
 80009e4:	9b01      	ldr	r3, [sp, #4]
 80009e6:	4563      	cmp	r3, ip
 80009e8:	d1e7      	bne.n	80009ba <__ledf2+0x6a>
 80009ea:	4582      	cmp	sl, r0
 80009ec:	dce5      	bgt.n	80009ba <__ledf2+0x6a>
 80009ee:	db02      	blt.n	80009f6 <__ledf2+0xa6>
 80009f0:	428e      	cmp	r6, r1
 80009f2:	d8e2      	bhi.n	80009ba <__ledf2+0x6a>
 80009f4:	d00e      	beq.n	8000a14 <__ledf2+0xc4>
 80009f6:	9b01      	ldr	r3, [sp, #4]
 80009f8:	0058      	lsls	r0, r3, #1
 80009fa:	3801      	subs	r0, #1
 80009fc:	e7e9      	b.n	80009d2 <__ledf2+0x82>
 80009fe:	2c00      	cmp	r4, #0
 8000a00:	d0cd      	beq.n	800099e <__ledf2+0x4e>
 8000a02:	e7d7      	b.n	80009b4 <__ledf2+0x64>
 8000a04:	2c00      	cmp	r4, #0
 8000a06:	d0e4      	beq.n	80009d2 <__ledf2+0x82>
 8000a08:	e7d7      	b.n	80009ba <__ledf2+0x6a>
 8000a0a:	9b01      	ldr	r3, [sp, #4]
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	4563      	cmp	r3, ip
 8000a10:	d0df      	beq.n	80009d2 <__ledf2+0x82>
 8000a12:	e7d2      	b.n	80009ba <__ledf2+0x6a>
 8000a14:	45c8      	cmp	r8, r9
 8000a16:	d8d0      	bhi.n	80009ba <__ledf2+0x6a>
 8000a18:	2000      	movs	r0, #0
 8000a1a:	45c8      	cmp	r8, r9
 8000a1c:	d2d9      	bcs.n	80009d2 <__ledf2+0x82>
 8000a1e:	e7ea      	b.n	80009f6 <__ledf2+0xa6>
 8000a20:	9b01      	ldr	r3, [sp, #4]
 8000a22:	4563      	cmp	r3, ip
 8000a24:	d0e4      	beq.n	80009f0 <__ledf2+0xa0>
 8000a26:	e7c8      	b.n	80009ba <__ledf2+0x6a>
 8000a28:	000007ff 	.word	0x000007ff

08000a2c <__aeabi_dmul>:
 8000a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2e:	4657      	mov	r7, sl
 8000a30:	464e      	mov	r6, r9
 8000a32:	46de      	mov	lr, fp
 8000a34:	4645      	mov	r5, r8
 8000a36:	b5e0      	push	{r5, r6, r7, lr}
 8000a38:	001f      	movs	r7, r3
 8000a3a:	030b      	lsls	r3, r1, #12
 8000a3c:	0b1b      	lsrs	r3, r3, #12
 8000a3e:	0016      	movs	r6, r2
 8000a40:	469a      	mov	sl, r3
 8000a42:	0fca      	lsrs	r2, r1, #31
 8000a44:	004b      	lsls	r3, r1, #1
 8000a46:	0004      	movs	r4, r0
 8000a48:	4691      	mov	r9, r2
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	0d5b      	lsrs	r3, r3, #21
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_dmul+0x26>
 8000a50:	e1cf      	b.n	8000df2 <__aeabi_dmul+0x3c6>
 8000a52:	4acd      	ldr	r2, [pc, #820]	@ (8000d88 <__aeabi_dmul+0x35c>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d055      	beq.n	8000b04 <__aeabi_dmul+0xd8>
 8000a58:	4651      	mov	r1, sl
 8000a5a:	0f42      	lsrs	r2, r0, #29
 8000a5c:	00c9      	lsls	r1, r1, #3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	2180      	movs	r1, #128	@ 0x80
 8000a62:	0409      	lsls	r1, r1, #16
 8000a64:	4311      	orrs	r1, r2
 8000a66:	00c2      	lsls	r2, r0, #3
 8000a68:	4690      	mov	r8, r2
 8000a6a:	4ac8      	ldr	r2, [pc, #800]	@ (8000d8c <__aeabi_dmul+0x360>)
 8000a6c:	468a      	mov	sl, r1
 8000a6e:	4693      	mov	fp, r2
 8000a70:	449b      	add	fp, r3
 8000a72:	2300      	movs	r3, #0
 8000a74:	2500      	movs	r5, #0
 8000a76:	9302      	str	r3, [sp, #8]
 8000a78:	033c      	lsls	r4, r7, #12
 8000a7a:	007b      	lsls	r3, r7, #1
 8000a7c:	0ffa      	lsrs	r2, r7, #31
 8000a7e:	9601      	str	r6, [sp, #4]
 8000a80:	0b24      	lsrs	r4, r4, #12
 8000a82:	0d5b      	lsrs	r3, r3, #21
 8000a84:	9200      	str	r2, [sp, #0]
 8000a86:	d100      	bne.n	8000a8a <__aeabi_dmul+0x5e>
 8000a88:	e188      	b.n	8000d9c <__aeabi_dmul+0x370>
 8000a8a:	4abf      	ldr	r2, [pc, #764]	@ (8000d88 <__aeabi_dmul+0x35c>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_dmul+0x66>
 8000a90:	e092      	b.n	8000bb8 <__aeabi_dmul+0x18c>
 8000a92:	4abe      	ldr	r2, [pc, #760]	@ (8000d8c <__aeabi_dmul+0x360>)
 8000a94:	4694      	mov	ip, r2
 8000a96:	4463      	add	r3, ip
 8000a98:	449b      	add	fp, r3
 8000a9a:	2d0a      	cmp	r5, #10
 8000a9c:	dc42      	bgt.n	8000b24 <__aeabi_dmul+0xf8>
 8000a9e:	00e4      	lsls	r4, r4, #3
 8000aa0:	0f73      	lsrs	r3, r6, #29
 8000aa2:	4323      	orrs	r3, r4
 8000aa4:	2480      	movs	r4, #128	@ 0x80
 8000aa6:	4649      	mov	r1, r9
 8000aa8:	0424      	lsls	r4, r4, #16
 8000aaa:	431c      	orrs	r4, r3
 8000aac:	00f3      	lsls	r3, r6, #3
 8000aae:	9301      	str	r3, [sp, #4]
 8000ab0:	9b00      	ldr	r3, [sp, #0]
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	4059      	eors	r1, r3
 8000ab6:	b2cb      	uxtb	r3, r1
 8000ab8:	9303      	str	r3, [sp, #12]
 8000aba:	2d02      	cmp	r5, #2
 8000abc:	dc00      	bgt.n	8000ac0 <__aeabi_dmul+0x94>
 8000abe:	e094      	b.n	8000bea <__aeabi_dmul+0x1be>
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	40ab      	lsls	r3, r5
 8000ac4:	001d      	movs	r5, r3
 8000ac6:	23a6      	movs	r3, #166	@ 0xa6
 8000ac8:	002a      	movs	r2, r5
 8000aca:	00db      	lsls	r3, r3, #3
 8000acc:	401a      	ands	r2, r3
 8000ace:	421d      	tst	r5, r3
 8000ad0:	d000      	beq.n	8000ad4 <__aeabi_dmul+0xa8>
 8000ad2:	e229      	b.n	8000f28 <__aeabi_dmul+0x4fc>
 8000ad4:	2390      	movs	r3, #144	@ 0x90
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	421d      	tst	r5, r3
 8000ada:	d100      	bne.n	8000ade <__aeabi_dmul+0xb2>
 8000adc:	e24d      	b.n	8000f7a <__aeabi_dmul+0x54e>
 8000ade:	2300      	movs	r3, #0
 8000ae0:	2480      	movs	r4, #128	@ 0x80
 8000ae2:	4699      	mov	r9, r3
 8000ae4:	0324      	lsls	r4, r4, #12
 8000ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8000d88 <__aeabi_dmul+0x35c>)
 8000ae8:	0010      	movs	r0, r2
 8000aea:	464a      	mov	r2, r9
 8000aec:	051b      	lsls	r3, r3, #20
 8000aee:	4323      	orrs	r3, r4
 8000af0:	07d2      	lsls	r2, r2, #31
 8000af2:	4313      	orrs	r3, r2
 8000af4:	0019      	movs	r1, r3
 8000af6:	b005      	add	sp, #20
 8000af8:	bcf0      	pop	{r4, r5, r6, r7}
 8000afa:	46bb      	mov	fp, r7
 8000afc:	46b2      	mov	sl, r6
 8000afe:	46a9      	mov	r9, r5
 8000b00:	46a0      	mov	r8, r4
 8000b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b04:	4652      	mov	r2, sl
 8000b06:	4302      	orrs	r2, r0
 8000b08:	4690      	mov	r8, r2
 8000b0a:	d000      	beq.n	8000b0e <__aeabi_dmul+0xe2>
 8000b0c:	e1ac      	b.n	8000e68 <__aeabi_dmul+0x43c>
 8000b0e:	469b      	mov	fp, r3
 8000b10:	2302      	movs	r3, #2
 8000b12:	4692      	mov	sl, r2
 8000b14:	2508      	movs	r5, #8
 8000b16:	9302      	str	r3, [sp, #8]
 8000b18:	e7ae      	b.n	8000a78 <__aeabi_dmul+0x4c>
 8000b1a:	9b00      	ldr	r3, [sp, #0]
 8000b1c:	46a2      	mov	sl, r4
 8000b1e:	4699      	mov	r9, r3
 8000b20:	9b01      	ldr	r3, [sp, #4]
 8000b22:	4698      	mov	r8, r3
 8000b24:	9b02      	ldr	r3, [sp, #8]
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d100      	bne.n	8000b2c <__aeabi_dmul+0x100>
 8000b2a:	e1ca      	b.n	8000ec2 <__aeabi_dmul+0x496>
 8000b2c:	2b03      	cmp	r3, #3
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_dmul+0x106>
 8000b30:	e192      	b.n	8000e58 <__aeabi_dmul+0x42c>
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d110      	bne.n	8000b58 <__aeabi_dmul+0x12c>
 8000b36:	2300      	movs	r3, #0
 8000b38:	2400      	movs	r4, #0
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	e7d4      	b.n	8000ae8 <__aeabi_dmul+0xbc>
 8000b3e:	2201      	movs	r2, #1
 8000b40:	087b      	lsrs	r3, r7, #1
 8000b42:	403a      	ands	r2, r7
 8000b44:	4313      	orrs	r3, r2
 8000b46:	4652      	mov	r2, sl
 8000b48:	07d2      	lsls	r2, r2, #31
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	4698      	mov	r8, r3
 8000b4e:	4653      	mov	r3, sl
 8000b50:	085b      	lsrs	r3, r3, #1
 8000b52:	469a      	mov	sl, r3
 8000b54:	9b03      	ldr	r3, [sp, #12]
 8000b56:	4699      	mov	r9, r3
 8000b58:	465b      	mov	r3, fp
 8000b5a:	1c58      	adds	r0, r3, #1
 8000b5c:	2380      	movs	r3, #128	@ 0x80
 8000b5e:	00db      	lsls	r3, r3, #3
 8000b60:	445b      	add	r3, fp
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	dc00      	bgt.n	8000b68 <__aeabi_dmul+0x13c>
 8000b66:	e1b1      	b.n	8000ecc <__aeabi_dmul+0x4a0>
 8000b68:	4642      	mov	r2, r8
 8000b6a:	0752      	lsls	r2, r2, #29
 8000b6c:	d00b      	beq.n	8000b86 <__aeabi_dmul+0x15a>
 8000b6e:	220f      	movs	r2, #15
 8000b70:	4641      	mov	r1, r8
 8000b72:	400a      	ands	r2, r1
 8000b74:	2a04      	cmp	r2, #4
 8000b76:	d006      	beq.n	8000b86 <__aeabi_dmul+0x15a>
 8000b78:	4642      	mov	r2, r8
 8000b7a:	1d11      	adds	r1, r2, #4
 8000b7c:	4541      	cmp	r1, r8
 8000b7e:	4192      	sbcs	r2, r2
 8000b80:	4688      	mov	r8, r1
 8000b82:	4252      	negs	r2, r2
 8000b84:	4492      	add	sl, r2
 8000b86:	4652      	mov	r2, sl
 8000b88:	01d2      	lsls	r2, r2, #7
 8000b8a:	d506      	bpl.n	8000b9a <__aeabi_dmul+0x16e>
 8000b8c:	4652      	mov	r2, sl
 8000b8e:	4b80      	ldr	r3, [pc, #512]	@ (8000d90 <__aeabi_dmul+0x364>)
 8000b90:	401a      	ands	r2, r3
 8000b92:	2380      	movs	r3, #128	@ 0x80
 8000b94:	4692      	mov	sl, r2
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	18c3      	adds	r3, r0, r3
 8000b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8000d94 <__aeabi_dmul+0x368>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	dd00      	ble.n	8000ba2 <__aeabi_dmul+0x176>
 8000ba0:	e18f      	b.n	8000ec2 <__aeabi_dmul+0x496>
 8000ba2:	4642      	mov	r2, r8
 8000ba4:	08d1      	lsrs	r1, r2, #3
 8000ba6:	4652      	mov	r2, sl
 8000ba8:	0752      	lsls	r2, r2, #29
 8000baa:	430a      	orrs	r2, r1
 8000bac:	4651      	mov	r1, sl
 8000bae:	055b      	lsls	r3, r3, #21
 8000bb0:	024c      	lsls	r4, r1, #9
 8000bb2:	0b24      	lsrs	r4, r4, #12
 8000bb4:	0d5b      	lsrs	r3, r3, #21
 8000bb6:	e797      	b.n	8000ae8 <__aeabi_dmul+0xbc>
 8000bb8:	4b73      	ldr	r3, [pc, #460]	@ (8000d88 <__aeabi_dmul+0x35c>)
 8000bba:	4326      	orrs	r6, r4
 8000bbc:	469c      	mov	ip, r3
 8000bbe:	44e3      	add	fp, ip
 8000bc0:	2e00      	cmp	r6, #0
 8000bc2:	d100      	bne.n	8000bc6 <__aeabi_dmul+0x19a>
 8000bc4:	e16f      	b.n	8000ea6 <__aeabi_dmul+0x47a>
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	4649      	mov	r1, r9
 8000bca:	431d      	orrs	r5, r3
 8000bcc:	9b00      	ldr	r3, [sp, #0]
 8000bce:	4059      	eors	r1, r3
 8000bd0:	b2cb      	uxtb	r3, r1
 8000bd2:	9303      	str	r3, [sp, #12]
 8000bd4:	2d0a      	cmp	r5, #10
 8000bd6:	dd00      	ble.n	8000bda <__aeabi_dmul+0x1ae>
 8000bd8:	e133      	b.n	8000e42 <__aeabi_dmul+0x416>
 8000bda:	2301      	movs	r3, #1
 8000bdc:	40ab      	lsls	r3, r5
 8000bde:	001d      	movs	r5, r3
 8000be0:	2303      	movs	r3, #3
 8000be2:	9302      	str	r3, [sp, #8]
 8000be4:	2288      	movs	r2, #136	@ 0x88
 8000be6:	422a      	tst	r2, r5
 8000be8:	d197      	bne.n	8000b1a <__aeabi_dmul+0xee>
 8000bea:	4642      	mov	r2, r8
 8000bec:	4643      	mov	r3, r8
 8000bee:	0412      	lsls	r2, r2, #16
 8000bf0:	0c12      	lsrs	r2, r2, #16
 8000bf2:	0016      	movs	r6, r2
 8000bf4:	9801      	ldr	r0, [sp, #4]
 8000bf6:	0c1d      	lsrs	r5, r3, #16
 8000bf8:	0c03      	lsrs	r3, r0, #16
 8000bfa:	0400      	lsls	r0, r0, #16
 8000bfc:	0c00      	lsrs	r0, r0, #16
 8000bfe:	4346      	muls	r6, r0
 8000c00:	46b4      	mov	ip, r6
 8000c02:	001e      	movs	r6, r3
 8000c04:	436e      	muls	r6, r5
 8000c06:	9600      	str	r6, [sp, #0]
 8000c08:	0016      	movs	r6, r2
 8000c0a:	0007      	movs	r7, r0
 8000c0c:	435e      	muls	r6, r3
 8000c0e:	4661      	mov	r1, ip
 8000c10:	46b0      	mov	r8, r6
 8000c12:	436f      	muls	r7, r5
 8000c14:	0c0e      	lsrs	r6, r1, #16
 8000c16:	44b8      	add	r8, r7
 8000c18:	4446      	add	r6, r8
 8000c1a:	42b7      	cmp	r7, r6
 8000c1c:	d905      	bls.n	8000c2a <__aeabi_dmul+0x1fe>
 8000c1e:	2180      	movs	r1, #128	@ 0x80
 8000c20:	0249      	lsls	r1, r1, #9
 8000c22:	4688      	mov	r8, r1
 8000c24:	9f00      	ldr	r7, [sp, #0]
 8000c26:	4447      	add	r7, r8
 8000c28:	9700      	str	r7, [sp, #0]
 8000c2a:	4661      	mov	r1, ip
 8000c2c:	0409      	lsls	r1, r1, #16
 8000c2e:	0c09      	lsrs	r1, r1, #16
 8000c30:	0c37      	lsrs	r7, r6, #16
 8000c32:	0436      	lsls	r6, r6, #16
 8000c34:	468c      	mov	ip, r1
 8000c36:	0031      	movs	r1, r6
 8000c38:	4461      	add	r1, ip
 8000c3a:	9101      	str	r1, [sp, #4]
 8000c3c:	0011      	movs	r1, r2
 8000c3e:	0c26      	lsrs	r6, r4, #16
 8000c40:	0424      	lsls	r4, r4, #16
 8000c42:	0c24      	lsrs	r4, r4, #16
 8000c44:	4361      	muls	r1, r4
 8000c46:	468c      	mov	ip, r1
 8000c48:	0021      	movs	r1, r4
 8000c4a:	4369      	muls	r1, r5
 8000c4c:	4689      	mov	r9, r1
 8000c4e:	4661      	mov	r1, ip
 8000c50:	0c09      	lsrs	r1, r1, #16
 8000c52:	4688      	mov	r8, r1
 8000c54:	4372      	muls	r2, r6
 8000c56:	444a      	add	r2, r9
 8000c58:	4442      	add	r2, r8
 8000c5a:	4375      	muls	r5, r6
 8000c5c:	4591      	cmp	r9, r2
 8000c5e:	d903      	bls.n	8000c68 <__aeabi_dmul+0x23c>
 8000c60:	2180      	movs	r1, #128	@ 0x80
 8000c62:	0249      	lsls	r1, r1, #9
 8000c64:	4688      	mov	r8, r1
 8000c66:	4445      	add	r5, r8
 8000c68:	0c11      	lsrs	r1, r2, #16
 8000c6a:	4688      	mov	r8, r1
 8000c6c:	4661      	mov	r1, ip
 8000c6e:	0409      	lsls	r1, r1, #16
 8000c70:	0c09      	lsrs	r1, r1, #16
 8000c72:	468c      	mov	ip, r1
 8000c74:	0412      	lsls	r2, r2, #16
 8000c76:	4462      	add	r2, ip
 8000c78:	18b9      	adds	r1, r7, r2
 8000c7a:	9102      	str	r1, [sp, #8]
 8000c7c:	4651      	mov	r1, sl
 8000c7e:	0c09      	lsrs	r1, r1, #16
 8000c80:	468c      	mov	ip, r1
 8000c82:	4651      	mov	r1, sl
 8000c84:	040f      	lsls	r7, r1, #16
 8000c86:	0c3f      	lsrs	r7, r7, #16
 8000c88:	0039      	movs	r1, r7
 8000c8a:	4341      	muls	r1, r0
 8000c8c:	4445      	add	r5, r8
 8000c8e:	4688      	mov	r8, r1
 8000c90:	4661      	mov	r1, ip
 8000c92:	4341      	muls	r1, r0
 8000c94:	468a      	mov	sl, r1
 8000c96:	4641      	mov	r1, r8
 8000c98:	4660      	mov	r0, ip
 8000c9a:	0c09      	lsrs	r1, r1, #16
 8000c9c:	4689      	mov	r9, r1
 8000c9e:	4358      	muls	r0, r3
 8000ca0:	437b      	muls	r3, r7
 8000ca2:	4453      	add	r3, sl
 8000ca4:	444b      	add	r3, r9
 8000ca6:	459a      	cmp	sl, r3
 8000ca8:	d903      	bls.n	8000cb2 <__aeabi_dmul+0x286>
 8000caa:	2180      	movs	r1, #128	@ 0x80
 8000cac:	0249      	lsls	r1, r1, #9
 8000cae:	4689      	mov	r9, r1
 8000cb0:	4448      	add	r0, r9
 8000cb2:	0c19      	lsrs	r1, r3, #16
 8000cb4:	4689      	mov	r9, r1
 8000cb6:	4641      	mov	r1, r8
 8000cb8:	0409      	lsls	r1, r1, #16
 8000cba:	0c09      	lsrs	r1, r1, #16
 8000cbc:	4688      	mov	r8, r1
 8000cbe:	0039      	movs	r1, r7
 8000cc0:	4361      	muls	r1, r4
 8000cc2:	041b      	lsls	r3, r3, #16
 8000cc4:	4443      	add	r3, r8
 8000cc6:	4688      	mov	r8, r1
 8000cc8:	4661      	mov	r1, ip
 8000cca:	434c      	muls	r4, r1
 8000ccc:	4371      	muls	r1, r6
 8000cce:	468c      	mov	ip, r1
 8000cd0:	4641      	mov	r1, r8
 8000cd2:	4377      	muls	r7, r6
 8000cd4:	0c0e      	lsrs	r6, r1, #16
 8000cd6:	193f      	adds	r7, r7, r4
 8000cd8:	19f6      	adds	r6, r6, r7
 8000cda:	4448      	add	r0, r9
 8000cdc:	42b4      	cmp	r4, r6
 8000cde:	d903      	bls.n	8000ce8 <__aeabi_dmul+0x2bc>
 8000ce0:	2180      	movs	r1, #128	@ 0x80
 8000ce2:	0249      	lsls	r1, r1, #9
 8000ce4:	4689      	mov	r9, r1
 8000ce6:	44cc      	add	ip, r9
 8000ce8:	9902      	ldr	r1, [sp, #8]
 8000cea:	9f00      	ldr	r7, [sp, #0]
 8000cec:	4689      	mov	r9, r1
 8000cee:	0431      	lsls	r1, r6, #16
 8000cf0:	444f      	add	r7, r9
 8000cf2:	4689      	mov	r9, r1
 8000cf4:	4641      	mov	r1, r8
 8000cf6:	4297      	cmp	r7, r2
 8000cf8:	4192      	sbcs	r2, r2
 8000cfa:	040c      	lsls	r4, r1, #16
 8000cfc:	0c24      	lsrs	r4, r4, #16
 8000cfe:	444c      	add	r4, r9
 8000d00:	18ff      	adds	r7, r7, r3
 8000d02:	4252      	negs	r2, r2
 8000d04:	1964      	adds	r4, r4, r5
 8000d06:	18a1      	adds	r1, r4, r2
 8000d08:	429f      	cmp	r7, r3
 8000d0a:	419b      	sbcs	r3, r3
 8000d0c:	4688      	mov	r8, r1
 8000d0e:	4682      	mov	sl, r0
 8000d10:	425b      	negs	r3, r3
 8000d12:	4699      	mov	r9, r3
 8000d14:	4590      	cmp	r8, r2
 8000d16:	4192      	sbcs	r2, r2
 8000d18:	42ac      	cmp	r4, r5
 8000d1a:	41a4      	sbcs	r4, r4
 8000d1c:	44c2      	add	sl, r8
 8000d1e:	44d1      	add	r9, sl
 8000d20:	4252      	negs	r2, r2
 8000d22:	4264      	negs	r4, r4
 8000d24:	4314      	orrs	r4, r2
 8000d26:	4599      	cmp	r9, r3
 8000d28:	419b      	sbcs	r3, r3
 8000d2a:	4582      	cmp	sl, r0
 8000d2c:	4192      	sbcs	r2, r2
 8000d2e:	425b      	negs	r3, r3
 8000d30:	4252      	negs	r2, r2
 8000d32:	4313      	orrs	r3, r2
 8000d34:	464a      	mov	r2, r9
 8000d36:	0c36      	lsrs	r6, r6, #16
 8000d38:	19a4      	adds	r4, r4, r6
 8000d3a:	18e3      	adds	r3, r4, r3
 8000d3c:	4463      	add	r3, ip
 8000d3e:	025b      	lsls	r3, r3, #9
 8000d40:	0dd2      	lsrs	r2, r2, #23
 8000d42:	431a      	orrs	r2, r3
 8000d44:	9901      	ldr	r1, [sp, #4]
 8000d46:	4692      	mov	sl, r2
 8000d48:	027a      	lsls	r2, r7, #9
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	1e50      	subs	r0, r2, #1
 8000d4e:	4182      	sbcs	r2, r0
 8000d50:	0dff      	lsrs	r7, r7, #23
 8000d52:	4317      	orrs	r7, r2
 8000d54:	464a      	mov	r2, r9
 8000d56:	0252      	lsls	r2, r2, #9
 8000d58:	4317      	orrs	r7, r2
 8000d5a:	46b8      	mov	r8, r7
 8000d5c:	01db      	lsls	r3, r3, #7
 8000d5e:	d500      	bpl.n	8000d62 <__aeabi_dmul+0x336>
 8000d60:	e6ed      	b.n	8000b3e <__aeabi_dmul+0x112>
 8000d62:	4b0d      	ldr	r3, [pc, #52]	@ (8000d98 <__aeabi_dmul+0x36c>)
 8000d64:	9a03      	ldr	r2, [sp, #12]
 8000d66:	445b      	add	r3, fp
 8000d68:	4691      	mov	r9, r2
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	dc00      	bgt.n	8000d70 <__aeabi_dmul+0x344>
 8000d6e:	e0ac      	b.n	8000eca <__aeabi_dmul+0x49e>
 8000d70:	003a      	movs	r2, r7
 8000d72:	0752      	lsls	r2, r2, #29
 8000d74:	d100      	bne.n	8000d78 <__aeabi_dmul+0x34c>
 8000d76:	e710      	b.n	8000b9a <__aeabi_dmul+0x16e>
 8000d78:	220f      	movs	r2, #15
 8000d7a:	4658      	mov	r0, fp
 8000d7c:	403a      	ands	r2, r7
 8000d7e:	2a04      	cmp	r2, #4
 8000d80:	d000      	beq.n	8000d84 <__aeabi_dmul+0x358>
 8000d82:	e6f9      	b.n	8000b78 <__aeabi_dmul+0x14c>
 8000d84:	e709      	b.n	8000b9a <__aeabi_dmul+0x16e>
 8000d86:	46c0      	nop			@ (mov r8, r8)
 8000d88:	000007ff 	.word	0x000007ff
 8000d8c:	fffffc01 	.word	0xfffffc01
 8000d90:	feffffff 	.word	0xfeffffff
 8000d94:	000007fe 	.word	0x000007fe
 8000d98:	000003ff 	.word	0x000003ff
 8000d9c:	0022      	movs	r2, r4
 8000d9e:	4332      	orrs	r2, r6
 8000da0:	d06f      	beq.n	8000e82 <__aeabi_dmul+0x456>
 8000da2:	2c00      	cmp	r4, #0
 8000da4:	d100      	bne.n	8000da8 <__aeabi_dmul+0x37c>
 8000da6:	e0c2      	b.n	8000f2e <__aeabi_dmul+0x502>
 8000da8:	0020      	movs	r0, r4
 8000daa:	f000 fe47 	bl	8001a3c <__clzsi2>
 8000dae:	0002      	movs	r2, r0
 8000db0:	0003      	movs	r3, r0
 8000db2:	3a0b      	subs	r2, #11
 8000db4:	201d      	movs	r0, #29
 8000db6:	1a82      	subs	r2, r0, r2
 8000db8:	0030      	movs	r0, r6
 8000dba:	0019      	movs	r1, r3
 8000dbc:	40d0      	lsrs	r0, r2
 8000dbe:	3908      	subs	r1, #8
 8000dc0:	408c      	lsls	r4, r1
 8000dc2:	0002      	movs	r2, r0
 8000dc4:	4322      	orrs	r2, r4
 8000dc6:	0034      	movs	r4, r6
 8000dc8:	408c      	lsls	r4, r1
 8000dca:	4659      	mov	r1, fp
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	4986      	ldr	r1, [pc, #536]	@ (8000fe8 <__aeabi_dmul+0x5bc>)
 8000dd0:	468b      	mov	fp, r1
 8000dd2:	449b      	add	fp, r3
 8000dd4:	2d0a      	cmp	r5, #10
 8000dd6:	dd00      	ble.n	8000dda <__aeabi_dmul+0x3ae>
 8000dd8:	e6a4      	b.n	8000b24 <__aeabi_dmul+0xf8>
 8000dda:	4649      	mov	r1, r9
 8000ddc:	9b00      	ldr	r3, [sp, #0]
 8000dde:	9401      	str	r4, [sp, #4]
 8000de0:	4059      	eors	r1, r3
 8000de2:	b2cb      	uxtb	r3, r1
 8000de4:	0014      	movs	r4, r2
 8000de6:	2000      	movs	r0, #0
 8000de8:	9303      	str	r3, [sp, #12]
 8000dea:	2d02      	cmp	r5, #2
 8000dec:	dd00      	ble.n	8000df0 <__aeabi_dmul+0x3c4>
 8000dee:	e667      	b.n	8000ac0 <__aeabi_dmul+0x94>
 8000df0:	e6fb      	b.n	8000bea <__aeabi_dmul+0x1be>
 8000df2:	4653      	mov	r3, sl
 8000df4:	4303      	orrs	r3, r0
 8000df6:	4698      	mov	r8, r3
 8000df8:	d03c      	beq.n	8000e74 <__aeabi_dmul+0x448>
 8000dfa:	4653      	mov	r3, sl
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_dmul+0x3d6>
 8000e00:	e0a3      	b.n	8000f4a <__aeabi_dmul+0x51e>
 8000e02:	4650      	mov	r0, sl
 8000e04:	f000 fe1a 	bl	8001a3c <__clzsi2>
 8000e08:	230b      	movs	r3, #11
 8000e0a:	425b      	negs	r3, r3
 8000e0c:	469c      	mov	ip, r3
 8000e0e:	0002      	movs	r2, r0
 8000e10:	4484      	add	ip, r0
 8000e12:	0011      	movs	r1, r2
 8000e14:	4650      	mov	r0, sl
 8000e16:	3908      	subs	r1, #8
 8000e18:	4088      	lsls	r0, r1
 8000e1a:	231d      	movs	r3, #29
 8000e1c:	4680      	mov	r8, r0
 8000e1e:	4660      	mov	r0, ip
 8000e20:	1a1b      	subs	r3, r3, r0
 8000e22:	0020      	movs	r0, r4
 8000e24:	40d8      	lsrs	r0, r3
 8000e26:	0003      	movs	r3, r0
 8000e28:	4640      	mov	r0, r8
 8000e2a:	4303      	orrs	r3, r0
 8000e2c:	469a      	mov	sl, r3
 8000e2e:	0023      	movs	r3, r4
 8000e30:	408b      	lsls	r3, r1
 8000e32:	4698      	mov	r8, r3
 8000e34:	4b6c      	ldr	r3, [pc, #432]	@ (8000fe8 <__aeabi_dmul+0x5bc>)
 8000e36:	2500      	movs	r5, #0
 8000e38:	1a9b      	subs	r3, r3, r2
 8000e3a:	469b      	mov	fp, r3
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	9302      	str	r3, [sp, #8]
 8000e40:	e61a      	b.n	8000a78 <__aeabi_dmul+0x4c>
 8000e42:	2d0f      	cmp	r5, #15
 8000e44:	d000      	beq.n	8000e48 <__aeabi_dmul+0x41c>
 8000e46:	e0c9      	b.n	8000fdc <__aeabi_dmul+0x5b0>
 8000e48:	2380      	movs	r3, #128	@ 0x80
 8000e4a:	4652      	mov	r2, sl
 8000e4c:	031b      	lsls	r3, r3, #12
 8000e4e:	421a      	tst	r2, r3
 8000e50:	d002      	beq.n	8000e58 <__aeabi_dmul+0x42c>
 8000e52:	421c      	tst	r4, r3
 8000e54:	d100      	bne.n	8000e58 <__aeabi_dmul+0x42c>
 8000e56:	e092      	b.n	8000f7e <__aeabi_dmul+0x552>
 8000e58:	2480      	movs	r4, #128	@ 0x80
 8000e5a:	4653      	mov	r3, sl
 8000e5c:	0324      	lsls	r4, r4, #12
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	0324      	lsls	r4, r4, #12
 8000e62:	4642      	mov	r2, r8
 8000e64:	0b24      	lsrs	r4, r4, #12
 8000e66:	e63e      	b.n	8000ae6 <__aeabi_dmul+0xba>
 8000e68:	469b      	mov	fp, r3
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	4680      	mov	r8, r0
 8000e6e:	250c      	movs	r5, #12
 8000e70:	9302      	str	r3, [sp, #8]
 8000e72:	e601      	b.n	8000a78 <__aeabi_dmul+0x4c>
 8000e74:	2300      	movs	r3, #0
 8000e76:	469a      	mov	sl, r3
 8000e78:	469b      	mov	fp, r3
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	2504      	movs	r5, #4
 8000e7e:	9302      	str	r3, [sp, #8]
 8000e80:	e5fa      	b.n	8000a78 <__aeabi_dmul+0x4c>
 8000e82:	2101      	movs	r1, #1
 8000e84:	430d      	orrs	r5, r1
 8000e86:	2d0a      	cmp	r5, #10
 8000e88:	dd00      	ble.n	8000e8c <__aeabi_dmul+0x460>
 8000e8a:	e64b      	b.n	8000b24 <__aeabi_dmul+0xf8>
 8000e8c:	4649      	mov	r1, r9
 8000e8e:	9800      	ldr	r0, [sp, #0]
 8000e90:	4041      	eors	r1, r0
 8000e92:	b2c9      	uxtb	r1, r1
 8000e94:	9103      	str	r1, [sp, #12]
 8000e96:	2d02      	cmp	r5, #2
 8000e98:	dc00      	bgt.n	8000e9c <__aeabi_dmul+0x470>
 8000e9a:	e096      	b.n	8000fca <__aeabi_dmul+0x59e>
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	2400      	movs	r4, #0
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	9301      	str	r3, [sp, #4]
 8000ea4:	e60c      	b.n	8000ac0 <__aeabi_dmul+0x94>
 8000ea6:	4649      	mov	r1, r9
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	9a00      	ldr	r2, [sp, #0]
 8000eac:	432b      	orrs	r3, r5
 8000eae:	4051      	eors	r1, r2
 8000eb0:	b2ca      	uxtb	r2, r1
 8000eb2:	9203      	str	r2, [sp, #12]
 8000eb4:	2b0a      	cmp	r3, #10
 8000eb6:	dd00      	ble.n	8000eba <__aeabi_dmul+0x48e>
 8000eb8:	e634      	b.n	8000b24 <__aeabi_dmul+0xf8>
 8000eba:	2d00      	cmp	r5, #0
 8000ebc:	d157      	bne.n	8000f6e <__aeabi_dmul+0x542>
 8000ebe:	9b03      	ldr	r3, [sp, #12]
 8000ec0:	4699      	mov	r9, r3
 8000ec2:	2400      	movs	r4, #0
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4b49      	ldr	r3, [pc, #292]	@ (8000fec <__aeabi_dmul+0x5c0>)
 8000ec8:	e60e      	b.n	8000ae8 <__aeabi_dmul+0xbc>
 8000eca:	4658      	mov	r0, fp
 8000ecc:	2101      	movs	r1, #1
 8000ece:	1ac9      	subs	r1, r1, r3
 8000ed0:	2938      	cmp	r1, #56	@ 0x38
 8000ed2:	dd00      	ble.n	8000ed6 <__aeabi_dmul+0x4aa>
 8000ed4:	e62f      	b.n	8000b36 <__aeabi_dmul+0x10a>
 8000ed6:	291f      	cmp	r1, #31
 8000ed8:	dd56      	ble.n	8000f88 <__aeabi_dmul+0x55c>
 8000eda:	221f      	movs	r2, #31
 8000edc:	4654      	mov	r4, sl
 8000ede:	4252      	negs	r2, r2
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	40dc      	lsrs	r4, r3
 8000ee4:	2920      	cmp	r1, #32
 8000ee6:	d007      	beq.n	8000ef8 <__aeabi_dmul+0x4cc>
 8000ee8:	4b41      	ldr	r3, [pc, #260]	@ (8000ff0 <__aeabi_dmul+0x5c4>)
 8000eea:	4642      	mov	r2, r8
 8000eec:	469c      	mov	ip, r3
 8000eee:	4653      	mov	r3, sl
 8000ef0:	4460      	add	r0, ip
 8000ef2:	4083      	lsls	r3, r0
 8000ef4:	431a      	orrs	r2, r3
 8000ef6:	4690      	mov	r8, r2
 8000ef8:	4642      	mov	r2, r8
 8000efa:	2107      	movs	r1, #7
 8000efc:	1e53      	subs	r3, r2, #1
 8000efe:	419a      	sbcs	r2, r3
 8000f00:	000b      	movs	r3, r1
 8000f02:	4322      	orrs	r2, r4
 8000f04:	4013      	ands	r3, r2
 8000f06:	2400      	movs	r4, #0
 8000f08:	4211      	tst	r1, r2
 8000f0a:	d009      	beq.n	8000f20 <__aeabi_dmul+0x4f4>
 8000f0c:	230f      	movs	r3, #15
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d05d      	beq.n	8000fd0 <__aeabi_dmul+0x5a4>
 8000f14:	1d11      	adds	r1, r2, #4
 8000f16:	4291      	cmp	r1, r2
 8000f18:	419b      	sbcs	r3, r3
 8000f1a:	000a      	movs	r2, r1
 8000f1c:	425b      	negs	r3, r3
 8000f1e:	075b      	lsls	r3, r3, #29
 8000f20:	08d2      	lsrs	r2, r2, #3
 8000f22:	431a      	orrs	r2, r3
 8000f24:	2300      	movs	r3, #0
 8000f26:	e5df      	b.n	8000ae8 <__aeabi_dmul+0xbc>
 8000f28:	9b03      	ldr	r3, [sp, #12]
 8000f2a:	4699      	mov	r9, r3
 8000f2c:	e5fa      	b.n	8000b24 <__aeabi_dmul+0xf8>
 8000f2e:	9801      	ldr	r0, [sp, #4]
 8000f30:	f000 fd84 	bl	8001a3c <__clzsi2>
 8000f34:	0002      	movs	r2, r0
 8000f36:	0003      	movs	r3, r0
 8000f38:	3215      	adds	r2, #21
 8000f3a:	3320      	adds	r3, #32
 8000f3c:	2a1c      	cmp	r2, #28
 8000f3e:	dc00      	bgt.n	8000f42 <__aeabi_dmul+0x516>
 8000f40:	e738      	b.n	8000db4 <__aeabi_dmul+0x388>
 8000f42:	9a01      	ldr	r2, [sp, #4]
 8000f44:	3808      	subs	r0, #8
 8000f46:	4082      	lsls	r2, r0
 8000f48:	e73f      	b.n	8000dca <__aeabi_dmul+0x39e>
 8000f4a:	f000 fd77 	bl	8001a3c <__clzsi2>
 8000f4e:	2315      	movs	r3, #21
 8000f50:	469c      	mov	ip, r3
 8000f52:	4484      	add	ip, r0
 8000f54:	0002      	movs	r2, r0
 8000f56:	4663      	mov	r3, ip
 8000f58:	3220      	adds	r2, #32
 8000f5a:	2b1c      	cmp	r3, #28
 8000f5c:	dc00      	bgt.n	8000f60 <__aeabi_dmul+0x534>
 8000f5e:	e758      	b.n	8000e12 <__aeabi_dmul+0x3e6>
 8000f60:	2300      	movs	r3, #0
 8000f62:	4698      	mov	r8, r3
 8000f64:	0023      	movs	r3, r4
 8000f66:	3808      	subs	r0, #8
 8000f68:	4083      	lsls	r3, r0
 8000f6a:	469a      	mov	sl, r3
 8000f6c:	e762      	b.n	8000e34 <__aeabi_dmul+0x408>
 8000f6e:	001d      	movs	r5, r3
 8000f70:	2300      	movs	r3, #0
 8000f72:	2400      	movs	r4, #0
 8000f74:	2002      	movs	r0, #2
 8000f76:	9301      	str	r3, [sp, #4]
 8000f78:	e5a2      	b.n	8000ac0 <__aeabi_dmul+0x94>
 8000f7a:	9002      	str	r0, [sp, #8]
 8000f7c:	e632      	b.n	8000be4 <__aeabi_dmul+0x1b8>
 8000f7e:	431c      	orrs	r4, r3
 8000f80:	9b00      	ldr	r3, [sp, #0]
 8000f82:	9a01      	ldr	r2, [sp, #4]
 8000f84:	4699      	mov	r9, r3
 8000f86:	e5ae      	b.n	8000ae6 <__aeabi_dmul+0xba>
 8000f88:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <__aeabi_dmul+0x5c8>)
 8000f8a:	4652      	mov	r2, sl
 8000f8c:	18c3      	adds	r3, r0, r3
 8000f8e:	4640      	mov	r0, r8
 8000f90:	409a      	lsls	r2, r3
 8000f92:	40c8      	lsrs	r0, r1
 8000f94:	4302      	orrs	r2, r0
 8000f96:	4640      	mov	r0, r8
 8000f98:	4098      	lsls	r0, r3
 8000f9a:	0003      	movs	r3, r0
 8000f9c:	1e58      	subs	r0, r3, #1
 8000f9e:	4183      	sbcs	r3, r0
 8000fa0:	4654      	mov	r4, sl
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	40cc      	lsrs	r4, r1
 8000fa6:	0753      	lsls	r3, r2, #29
 8000fa8:	d009      	beq.n	8000fbe <__aeabi_dmul+0x592>
 8000faa:	230f      	movs	r3, #15
 8000fac:	4013      	ands	r3, r2
 8000fae:	2b04      	cmp	r3, #4
 8000fb0:	d005      	beq.n	8000fbe <__aeabi_dmul+0x592>
 8000fb2:	1d13      	adds	r3, r2, #4
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	4192      	sbcs	r2, r2
 8000fb8:	4252      	negs	r2, r2
 8000fba:	18a4      	adds	r4, r4, r2
 8000fbc:	001a      	movs	r2, r3
 8000fbe:	0223      	lsls	r3, r4, #8
 8000fc0:	d508      	bpl.n	8000fd4 <__aeabi_dmul+0x5a8>
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	2400      	movs	r4, #0
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	e58e      	b.n	8000ae8 <__aeabi_dmul+0xbc>
 8000fca:	4689      	mov	r9, r1
 8000fcc:	2400      	movs	r4, #0
 8000fce:	e58b      	b.n	8000ae8 <__aeabi_dmul+0xbc>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	e7a5      	b.n	8000f20 <__aeabi_dmul+0x4f4>
 8000fd4:	0763      	lsls	r3, r4, #29
 8000fd6:	0264      	lsls	r4, r4, #9
 8000fd8:	0b24      	lsrs	r4, r4, #12
 8000fda:	e7a1      	b.n	8000f20 <__aeabi_dmul+0x4f4>
 8000fdc:	9b00      	ldr	r3, [sp, #0]
 8000fde:	46a2      	mov	sl, r4
 8000fe0:	4699      	mov	r9, r3
 8000fe2:	9b01      	ldr	r3, [sp, #4]
 8000fe4:	4698      	mov	r8, r3
 8000fe6:	e737      	b.n	8000e58 <__aeabi_dmul+0x42c>
 8000fe8:	fffffc0d 	.word	0xfffffc0d
 8000fec:	000007ff 	.word	0x000007ff
 8000ff0:	0000043e 	.word	0x0000043e
 8000ff4:	0000041e 	.word	0x0000041e

08000ff8 <__aeabi_dsub>:
 8000ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ffa:	4657      	mov	r7, sl
 8000ffc:	464e      	mov	r6, r9
 8000ffe:	4645      	mov	r5, r8
 8001000:	46de      	mov	lr, fp
 8001002:	b5e0      	push	{r5, r6, r7, lr}
 8001004:	b083      	sub	sp, #12
 8001006:	9000      	str	r0, [sp, #0]
 8001008:	9101      	str	r1, [sp, #4]
 800100a:	030c      	lsls	r4, r1, #12
 800100c:	004d      	lsls	r5, r1, #1
 800100e:	0fce      	lsrs	r6, r1, #31
 8001010:	0a61      	lsrs	r1, r4, #9
 8001012:	9c00      	ldr	r4, [sp, #0]
 8001014:	005f      	lsls	r7, r3, #1
 8001016:	0f64      	lsrs	r4, r4, #29
 8001018:	430c      	orrs	r4, r1
 800101a:	9900      	ldr	r1, [sp, #0]
 800101c:	9200      	str	r2, [sp, #0]
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	00c8      	lsls	r0, r1, #3
 8001022:	0319      	lsls	r1, r3, #12
 8001024:	0d7b      	lsrs	r3, r7, #21
 8001026:	4699      	mov	r9, r3
 8001028:	9b01      	ldr	r3, [sp, #4]
 800102a:	4fcc      	ldr	r7, [pc, #816]	@ (800135c <__aeabi_dsub+0x364>)
 800102c:	0fdb      	lsrs	r3, r3, #31
 800102e:	469c      	mov	ip, r3
 8001030:	0a4b      	lsrs	r3, r1, #9
 8001032:	9900      	ldr	r1, [sp, #0]
 8001034:	4680      	mov	r8, r0
 8001036:	0f49      	lsrs	r1, r1, #29
 8001038:	4319      	orrs	r1, r3
 800103a:	9b00      	ldr	r3, [sp, #0]
 800103c:	468b      	mov	fp, r1
 800103e:	00da      	lsls	r2, r3, #3
 8001040:	4692      	mov	sl, r2
 8001042:	0d6d      	lsrs	r5, r5, #21
 8001044:	45b9      	cmp	r9, r7
 8001046:	d100      	bne.n	800104a <__aeabi_dsub+0x52>
 8001048:	e0bf      	b.n	80011ca <__aeabi_dsub+0x1d2>
 800104a:	2301      	movs	r3, #1
 800104c:	4661      	mov	r1, ip
 800104e:	4059      	eors	r1, r3
 8001050:	464b      	mov	r3, r9
 8001052:	468c      	mov	ip, r1
 8001054:	1aeb      	subs	r3, r5, r3
 8001056:	428e      	cmp	r6, r1
 8001058:	d075      	beq.n	8001146 <__aeabi_dsub+0x14e>
 800105a:	2b00      	cmp	r3, #0
 800105c:	dc00      	bgt.n	8001060 <__aeabi_dsub+0x68>
 800105e:	e2a3      	b.n	80015a8 <__aeabi_dsub+0x5b0>
 8001060:	4649      	mov	r1, r9
 8001062:	2900      	cmp	r1, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_dsub+0x70>
 8001066:	e0ce      	b.n	8001206 <__aeabi_dsub+0x20e>
 8001068:	42bd      	cmp	r5, r7
 800106a:	d100      	bne.n	800106e <__aeabi_dsub+0x76>
 800106c:	e200      	b.n	8001470 <__aeabi_dsub+0x478>
 800106e:	2701      	movs	r7, #1
 8001070:	2b38      	cmp	r3, #56	@ 0x38
 8001072:	dc19      	bgt.n	80010a8 <__aeabi_dsub+0xb0>
 8001074:	2780      	movs	r7, #128	@ 0x80
 8001076:	4659      	mov	r1, fp
 8001078:	043f      	lsls	r7, r7, #16
 800107a:	4339      	orrs	r1, r7
 800107c:	468b      	mov	fp, r1
 800107e:	2b1f      	cmp	r3, #31
 8001080:	dd00      	ble.n	8001084 <__aeabi_dsub+0x8c>
 8001082:	e1fa      	b.n	800147a <__aeabi_dsub+0x482>
 8001084:	2720      	movs	r7, #32
 8001086:	1af9      	subs	r1, r7, r3
 8001088:	468c      	mov	ip, r1
 800108a:	4659      	mov	r1, fp
 800108c:	4667      	mov	r7, ip
 800108e:	40b9      	lsls	r1, r7
 8001090:	000f      	movs	r7, r1
 8001092:	0011      	movs	r1, r2
 8001094:	40d9      	lsrs	r1, r3
 8001096:	430f      	orrs	r7, r1
 8001098:	4661      	mov	r1, ip
 800109a:	408a      	lsls	r2, r1
 800109c:	1e51      	subs	r1, r2, #1
 800109e:	418a      	sbcs	r2, r1
 80010a0:	4659      	mov	r1, fp
 80010a2:	40d9      	lsrs	r1, r3
 80010a4:	4317      	orrs	r7, r2
 80010a6:	1a64      	subs	r4, r4, r1
 80010a8:	1bc7      	subs	r7, r0, r7
 80010aa:	42b8      	cmp	r0, r7
 80010ac:	4180      	sbcs	r0, r0
 80010ae:	4240      	negs	r0, r0
 80010b0:	1a24      	subs	r4, r4, r0
 80010b2:	0223      	lsls	r3, r4, #8
 80010b4:	d400      	bmi.n	80010b8 <__aeabi_dsub+0xc0>
 80010b6:	e140      	b.n	800133a <__aeabi_dsub+0x342>
 80010b8:	0264      	lsls	r4, r4, #9
 80010ba:	0a64      	lsrs	r4, r4, #9
 80010bc:	2c00      	cmp	r4, #0
 80010be:	d100      	bne.n	80010c2 <__aeabi_dsub+0xca>
 80010c0:	e154      	b.n	800136c <__aeabi_dsub+0x374>
 80010c2:	0020      	movs	r0, r4
 80010c4:	f000 fcba 	bl	8001a3c <__clzsi2>
 80010c8:	0003      	movs	r3, r0
 80010ca:	3b08      	subs	r3, #8
 80010cc:	2120      	movs	r1, #32
 80010ce:	0038      	movs	r0, r7
 80010d0:	1aca      	subs	r2, r1, r3
 80010d2:	40d0      	lsrs	r0, r2
 80010d4:	409c      	lsls	r4, r3
 80010d6:	0002      	movs	r2, r0
 80010d8:	409f      	lsls	r7, r3
 80010da:	4322      	orrs	r2, r4
 80010dc:	429d      	cmp	r5, r3
 80010de:	dd00      	ble.n	80010e2 <__aeabi_dsub+0xea>
 80010e0:	e1a6      	b.n	8001430 <__aeabi_dsub+0x438>
 80010e2:	1b58      	subs	r0, r3, r5
 80010e4:	3001      	adds	r0, #1
 80010e6:	1a09      	subs	r1, r1, r0
 80010e8:	003c      	movs	r4, r7
 80010ea:	408f      	lsls	r7, r1
 80010ec:	40c4      	lsrs	r4, r0
 80010ee:	1e7b      	subs	r3, r7, #1
 80010f0:	419f      	sbcs	r7, r3
 80010f2:	0013      	movs	r3, r2
 80010f4:	408b      	lsls	r3, r1
 80010f6:	4327      	orrs	r7, r4
 80010f8:	431f      	orrs	r7, r3
 80010fa:	40c2      	lsrs	r2, r0
 80010fc:	003b      	movs	r3, r7
 80010fe:	0014      	movs	r4, r2
 8001100:	2500      	movs	r5, #0
 8001102:	4313      	orrs	r3, r2
 8001104:	d100      	bne.n	8001108 <__aeabi_dsub+0x110>
 8001106:	e1f7      	b.n	80014f8 <__aeabi_dsub+0x500>
 8001108:	077b      	lsls	r3, r7, #29
 800110a:	d100      	bne.n	800110e <__aeabi_dsub+0x116>
 800110c:	e377      	b.n	80017fe <__aeabi_dsub+0x806>
 800110e:	230f      	movs	r3, #15
 8001110:	0038      	movs	r0, r7
 8001112:	403b      	ands	r3, r7
 8001114:	2b04      	cmp	r3, #4
 8001116:	d004      	beq.n	8001122 <__aeabi_dsub+0x12a>
 8001118:	1d38      	adds	r0, r7, #4
 800111a:	42b8      	cmp	r0, r7
 800111c:	41bf      	sbcs	r7, r7
 800111e:	427f      	negs	r7, r7
 8001120:	19e4      	adds	r4, r4, r7
 8001122:	0223      	lsls	r3, r4, #8
 8001124:	d400      	bmi.n	8001128 <__aeabi_dsub+0x130>
 8001126:	e368      	b.n	80017fa <__aeabi_dsub+0x802>
 8001128:	4b8c      	ldr	r3, [pc, #560]	@ (800135c <__aeabi_dsub+0x364>)
 800112a:	3501      	adds	r5, #1
 800112c:	429d      	cmp	r5, r3
 800112e:	d100      	bne.n	8001132 <__aeabi_dsub+0x13a>
 8001130:	e0f4      	b.n	800131c <__aeabi_dsub+0x324>
 8001132:	4b8b      	ldr	r3, [pc, #556]	@ (8001360 <__aeabi_dsub+0x368>)
 8001134:	056d      	lsls	r5, r5, #21
 8001136:	401c      	ands	r4, r3
 8001138:	0d6d      	lsrs	r5, r5, #21
 800113a:	0767      	lsls	r7, r4, #29
 800113c:	08c0      	lsrs	r0, r0, #3
 800113e:	0264      	lsls	r4, r4, #9
 8001140:	4307      	orrs	r7, r0
 8001142:	0b24      	lsrs	r4, r4, #12
 8001144:	e0ec      	b.n	8001320 <__aeabi_dsub+0x328>
 8001146:	2b00      	cmp	r3, #0
 8001148:	dc00      	bgt.n	800114c <__aeabi_dsub+0x154>
 800114a:	e329      	b.n	80017a0 <__aeabi_dsub+0x7a8>
 800114c:	4649      	mov	r1, r9
 800114e:	2900      	cmp	r1, #0
 8001150:	d000      	beq.n	8001154 <__aeabi_dsub+0x15c>
 8001152:	e0d6      	b.n	8001302 <__aeabi_dsub+0x30a>
 8001154:	4659      	mov	r1, fp
 8001156:	4311      	orrs	r1, r2
 8001158:	d100      	bne.n	800115c <__aeabi_dsub+0x164>
 800115a:	e12e      	b.n	80013ba <__aeabi_dsub+0x3c2>
 800115c:	1e59      	subs	r1, r3, #1
 800115e:	2b01      	cmp	r3, #1
 8001160:	d100      	bne.n	8001164 <__aeabi_dsub+0x16c>
 8001162:	e1e6      	b.n	8001532 <__aeabi_dsub+0x53a>
 8001164:	42bb      	cmp	r3, r7
 8001166:	d100      	bne.n	800116a <__aeabi_dsub+0x172>
 8001168:	e182      	b.n	8001470 <__aeabi_dsub+0x478>
 800116a:	2701      	movs	r7, #1
 800116c:	000b      	movs	r3, r1
 800116e:	2938      	cmp	r1, #56	@ 0x38
 8001170:	dc14      	bgt.n	800119c <__aeabi_dsub+0x1a4>
 8001172:	2b1f      	cmp	r3, #31
 8001174:	dd00      	ble.n	8001178 <__aeabi_dsub+0x180>
 8001176:	e23c      	b.n	80015f2 <__aeabi_dsub+0x5fa>
 8001178:	2720      	movs	r7, #32
 800117a:	1af9      	subs	r1, r7, r3
 800117c:	468c      	mov	ip, r1
 800117e:	4659      	mov	r1, fp
 8001180:	4667      	mov	r7, ip
 8001182:	40b9      	lsls	r1, r7
 8001184:	000f      	movs	r7, r1
 8001186:	0011      	movs	r1, r2
 8001188:	40d9      	lsrs	r1, r3
 800118a:	430f      	orrs	r7, r1
 800118c:	4661      	mov	r1, ip
 800118e:	408a      	lsls	r2, r1
 8001190:	1e51      	subs	r1, r2, #1
 8001192:	418a      	sbcs	r2, r1
 8001194:	4659      	mov	r1, fp
 8001196:	40d9      	lsrs	r1, r3
 8001198:	4317      	orrs	r7, r2
 800119a:	1864      	adds	r4, r4, r1
 800119c:	183f      	adds	r7, r7, r0
 800119e:	4287      	cmp	r7, r0
 80011a0:	4180      	sbcs	r0, r0
 80011a2:	4240      	negs	r0, r0
 80011a4:	1824      	adds	r4, r4, r0
 80011a6:	0223      	lsls	r3, r4, #8
 80011a8:	d400      	bmi.n	80011ac <__aeabi_dsub+0x1b4>
 80011aa:	e0c6      	b.n	800133a <__aeabi_dsub+0x342>
 80011ac:	4b6b      	ldr	r3, [pc, #428]	@ (800135c <__aeabi_dsub+0x364>)
 80011ae:	3501      	adds	r5, #1
 80011b0:	429d      	cmp	r5, r3
 80011b2:	d100      	bne.n	80011b6 <__aeabi_dsub+0x1be>
 80011b4:	e0b2      	b.n	800131c <__aeabi_dsub+0x324>
 80011b6:	2101      	movs	r1, #1
 80011b8:	4b69      	ldr	r3, [pc, #420]	@ (8001360 <__aeabi_dsub+0x368>)
 80011ba:	087a      	lsrs	r2, r7, #1
 80011bc:	401c      	ands	r4, r3
 80011be:	4039      	ands	r1, r7
 80011c0:	430a      	orrs	r2, r1
 80011c2:	07e7      	lsls	r7, r4, #31
 80011c4:	4317      	orrs	r7, r2
 80011c6:	0864      	lsrs	r4, r4, #1
 80011c8:	e79e      	b.n	8001108 <__aeabi_dsub+0x110>
 80011ca:	4b66      	ldr	r3, [pc, #408]	@ (8001364 <__aeabi_dsub+0x36c>)
 80011cc:	4311      	orrs	r1, r2
 80011ce:	468a      	mov	sl, r1
 80011d0:	18eb      	adds	r3, r5, r3
 80011d2:	2900      	cmp	r1, #0
 80011d4:	d028      	beq.n	8001228 <__aeabi_dsub+0x230>
 80011d6:	4566      	cmp	r6, ip
 80011d8:	d02c      	beq.n	8001234 <__aeabi_dsub+0x23c>
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d05b      	beq.n	8001296 <__aeabi_dsub+0x29e>
 80011de:	2d00      	cmp	r5, #0
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dsub+0x1ec>
 80011e2:	e12c      	b.n	800143e <__aeabi_dsub+0x446>
 80011e4:	465b      	mov	r3, fp
 80011e6:	4666      	mov	r6, ip
 80011e8:	075f      	lsls	r7, r3, #29
 80011ea:	08d2      	lsrs	r2, r2, #3
 80011ec:	4317      	orrs	r7, r2
 80011ee:	08dd      	lsrs	r5, r3, #3
 80011f0:	003b      	movs	r3, r7
 80011f2:	432b      	orrs	r3, r5
 80011f4:	d100      	bne.n	80011f8 <__aeabi_dsub+0x200>
 80011f6:	e0e2      	b.n	80013be <__aeabi_dsub+0x3c6>
 80011f8:	2480      	movs	r4, #128	@ 0x80
 80011fa:	0324      	lsls	r4, r4, #12
 80011fc:	432c      	orrs	r4, r5
 80011fe:	0324      	lsls	r4, r4, #12
 8001200:	4d56      	ldr	r5, [pc, #344]	@ (800135c <__aeabi_dsub+0x364>)
 8001202:	0b24      	lsrs	r4, r4, #12
 8001204:	e08c      	b.n	8001320 <__aeabi_dsub+0x328>
 8001206:	4659      	mov	r1, fp
 8001208:	4311      	orrs	r1, r2
 800120a:	d100      	bne.n	800120e <__aeabi_dsub+0x216>
 800120c:	e0d5      	b.n	80013ba <__aeabi_dsub+0x3c2>
 800120e:	1e59      	subs	r1, r3, #1
 8001210:	2b01      	cmp	r3, #1
 8001212:	d100      	bne.n	8001216 <__aeabi_dsub+0x21e>
 8001214:	e1b9      	b.n	800158a <__aeabi_dsub+0x592>
 8001216:	42bb      	cmp	r3, r7
 8001218:	d100      	bne.n	800121c <__aeabi_dsub+0x224>
 800121a:	e1b1      	b.n	8001580 <__aeabi_dsub+0x588>
 800121c:	2701      	movs	r7, #1
 800121e:	000b      	movs	r3, r1
 8001220:	2938      	cmp	r1, #56	@ 0x38
 8001222:	dd00      	ble.n	8001226 <__aeabi_dsub+0x22e>
 8001224:	e740      	b.n	80010a8 <__aeabi_dsub+0xb0>
 8001226:	e72a      	b.n	800107e <__aeabi_dsub+0x86>
 8001228:	4661      	mov	r1, ip
 800122a:	2701      	movs	r7, #1
 800122c:	4079      	eors	r1, r7
 800122e:	468c      	mov	ip, r1
 8001230:	4566      	cmp	r6, ip
 8001232:	d1d2      	bne.n	80011da <__aeabi_dsub+0x1e2>
 8001234:	2b00      	cmp	r3, #0
 8001236:	d100      	bne.n	800123a <__aeabi_dsub+0x242>
 8001238:	e0c5      	b.n	80013c6 <__aeabi_dsub+0x3ce>
 800123a:	2d00      	cmp	r5, #0
 800123c:	d000      	beq.n	8001240 <__aeabi_dsub+0x248>
 800123e:	e155      	b.n	80014ec <__aeabi_dsub+0x4f4>
 8001240:	464b      	mov	r3, r9
 8001242:	0025      	movs	r5, r4
 8001244:	4305      	orrs	r5, r0
 8001246:	d100      	bne.n	800124a <__aeabi_dsub+0x252>
 8001248:	e212      	b.n	8001670 <__aeabi_dsub+0x678>
 800124a:	1e59      	subs	r1, r3, #1
 800124c:	468c      	mov	ip, r1
 800124e:	2b01      	cmp	r3, #1
 8001250:	d100      	bne.n	8001254 <__aeabi_dsub+0x25c>
 8001252:	e249      	b.n	80016e8 <__aeabi_dsub+0x6f0>
 8001254:	4d41      	ldr	r5, [pc, #260]	@ (800135c <__aeabi_dsub+0x364>)
 8001256:	42ab      	cmp	r3, r5
 8001258:	d100      	bne.n	800125c <__aeabi_dsub+0x264>
 800125a:	e28f      	b.n	800177c <__aeabi_dsub+0x784>
 800125c:	2701      	movs	r7, #1
 800125e:	2938      	cmp	r1, #56	@ 0x38
 8001260:	dc11      	bgt.n	8001286 <__aeabi_dsub+0x28e>
 8001262:	4663      	mov	r3, ip
 8001264:	2b1f      	cmp	r3, #31
 8001266:	dd00      	ble.n	800126a <__aeabi_dsub+0x272>
 8001268:	e25b      	b.n	8001722 <__aeabi_dsub+0x72a>
 800126a:	4661      	mov	r1, ip
 800126c:	2320      	movs	r3, #32
 800126e:	0027      	movs	r7, r4
 8001270:	1a5b      	subs	r3, r3, r1
 8001272:	0005      	movs	r5, r0
 8001274:	4098      	lsls	r0, r3
 8001276:	409f      	lsls	r7, r3
 8001278:	40cd      	lsrs	r5, r1
 800127a:	1e43      	subs	r3, r0, #1
 800127c:	4198      	sbcs	r0, r3
 800127e:	40cc      	lsrs	r4, r1
 8001280:	432f      	orrs	r7, r5
 8001282:	4307      	orrs	r7, r0
 8001284:	44a3      	add	fp, r4
 8001286:	18bf      	adds	r7, r7, r2
 8001288:	4297      	cmp	r7, r2
 800128a:	4192      	sbcs	r2, r2
 800128c:	4252      	negs	r2, r2
 800128e:	445a      	add	r2, fp
 8001290:	0014      	movs	r4, r2
 8001292:	464d      	mov	r5, r9
 8001294:	e787      	b.n	80011a6 <__aeabi_dsub+0x1ae>
 8001296:	4f34      	ldr	r7, [pc, #208]	@ (8001368 <__aeabi_dsub+0x370>)
 8001298:	1c6b      	adds	r3, r5, #1
 800129a:	423b      	tst	r3, r7
 800129c:	d000      	beq.n	80012a0 <__aeabi_dsub+0x2a8>
 800129e:	e0b6      	b.n	800140e <__aeabi_dsub+0x416>
 80012a0:	4659      	mov	r1, fp
 80012a2:	0023      	movs	r3, r4
 80012a4:	4311      	orrs	r1, r2
 80012a6:	000f      	movs	r7, r1
 80012a8:	4303      	orrs	r3, r0
 80012aa:	2d00      	cmp	r5, #0
 80012ac:	d000      	beq.n	80012b0 <__aeabi_dsub+0x2b8>
 80012ae:	e126      	b.n	80014fe <__aeabi_dsub+0x506>
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d100      	bne.n	80012b6 <__aeabi_dsub+0x2be>
 80012b4:	e1c0      	b.n	8001638 <__aeabi_dsub+0x640>
 80012b6:	2900      	cmp	r1, #0
 80012b8:	d100      	bne.n	80012bc <__aeabi_dsub+0x2c4>
 80012ba:	e0a1      	b.n	8001400 <__aeabi_dsub+0x408>
 80012bc:	1a83      	subs	r3, r0, r2
 80012be:	4698      	mov	r8, r3
 80012c0:	465b      	mov	r3, fp
 80012c2:	4540      	cmp	r0, r8
 80012c4:	41ad      	sbcs	r5, r5
 80012c6:	1ae3      	subs	r3, r4, r3
 80012c8:	426d      	negs	r5, r5
 80012ca:	1b5b      	subs	r3, r3, r5
 80012cc:	2580      	movs	r5, #128	@ 0x80
 80012ce:	042d      	lsls	r5, r5, #16
 80012d0:	422b      	tst	r3, r5
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dsub+0x2de>
 80012d4:	e14b      	b.n	800156e <__aeabi_dsub+0x576>
 80012d6:	465b      	mov	r3, fp
 80012d8:	1a10      	subs	r0, r2, r0
 80012da:	4282      	cmp	r2, r0
 80012dc:	4192      	sbcs	r2, r2
 80012de:	1b1c      	subs	r4, r3, r4
 80012e0:	0007      	movs	r7, r0
 80012e2:	2601      	movs	r6, #1
 80012e4:	4663      	mov	r3, ip
 80012e6:	4252      	negs	r2, r2
 80012e8:	1aa4      	subs	r4, r4, r2
 80012ea:	4327      	orrs	r7, r4
 80012ec:	401e      	ands	r6, r3
 80012ee:	2f00      	cmp	r7, #0
 80012f0:	d100      	bne.n	80012f4 <__aeabi_dsub+0x2fc>
 80012f2:	e142      	b.n	800157a <__aeabi_dsub+0x582>
 80012f4:	422c      	tst	r4, r5
 80012f6:	d100      	bne.n	80012fa <__aeabi_dsub+0x302>
 80012f8:	e26d      	b.n	80017d6 <__aeabi_dsub+0x7de>
 80012fa:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <__aeabi_dsub+0x368>)
 80012fc:	2501      	movs	r5, #1
 80012fe:	401c      	ands	r4, r3
 8001300:	e71b      	b.n	800113a <__aeabi_dsub+0x142>
 8001302:	42bd      	cmp	r5, r7
 8001304:	d100      	bne.n	8001308 <__aeabi_dsub+0x310>
 8001306:	e13b      	b.n	8001580 <__aeabi_dsub+0x588>
 8001308:	2701      	movs	r7, #1
 800130a:	2b38      	cmp	r3, #56	@ 0x38
 800130c:	dd00      	ble.n	8001310 <__aeabi_dsub+0x318>
 800130e:	e745      	b.n	800119c <__aeabi_dsub+0x1a4>
 8001310:	2780      	movs	r7, #128	@ 0x80
 8001312:	4659      	mov	r1, fp
 8001314:	043f      	lsls	r7, r7, #16
 8001316:	4339      	orrs	r1, r7
 8001318:	468b      	mov	fp, r1
 800131a:	e72a      	b.n	8001172 <__aeabi_dsub+0x17a>
 800131c:	2400      	movs	r4, #0
 800131e:	2700      	movs	r7, #0
 8001320:	052d      	lsls	r5, r5, #20
 8001322:	4325      	orrs	r5, r4
 8001324:	07f6      	lsls	r6, r6, #31
 8001326:	4335      	orrs	r5, r6
 8001328:	0038      	movs	r0, r7
 800132a:	0029      	movs	r1, r5
 800132c:	b003      	add	sp, #12
 800132e:	bcf0      	pop	{r4, r5, r6, r7}
 8001330:	46bb      	mov	fp, r7
 8001332:	46b2      	mov	sl, r6
 8001334:	46a9      	mov	r9, r5
 8001336:	46a0      	mov	r8, r4
 8001338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800133a:	077b      	lsls	r3, r7, #29
 800133c:	d004      	beq.n	8001348 <__aeabi_dsub+0x350>
 800133e:	230f      	movs	r3, #15
 8001340:	403b      	ands	r3, r7
 8001342:	2b04      	cmp	r3, #4
 8001344:	d000      	beq.n	8001348 <__aeabi_dsub+0x350>
 8001346:	e6e7      	b.n	8001118 <__aeabi_dsub+0x120>
 8001348:	002b      	movs	r3, r5
 800134a:	08f8      	lsrs	r0, r7, #3
 800134c:	4a03      	ldr	r2, [pc, #12]	@ (800135c <__aeabi_dsub+0x364>)
 800134e:	0767      	lsls	r7, r4, #29
 8001350:	4307      	orrs	r7, r0
 8001352:	08e5      	lsrs	r5, r4, #3
 8001354:	4293      	cmp	r3, r2
 8001356:	d100      	bne.n	800135a <__aeabi_dsub+0x362>
 8001358:	e74a      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 800135a:	e0a5      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 800135c:	000007ff 	.word	0x000007ff
 8001360:	ff7fffff 	.word	0xff7fffff
 8001364:	fffff801 	.word	0xfffff801
 8001368:	000007fe 	.word	0x000007fe
 800136c:	0038      	movs	r0, r7
 800136e:	f000 fb65 	bl	8001a3c <__clzsi2>
 8001372:	0003      	movs	r3, r0
 8001374:	3318      	adds	r3, #24
 8001376:	2b1f      	cmp	r3, #31
 8001378:	dc00      	bgt.n	800137c <__aeabi_dsub+0x384>
 800137a:	e6a7      	b.n	80010cc <__aeabi_dsub+0xd4>
 800137c:	003a      	movs	r2, r7
 800137e:	3808      	subs	r0, #8
 8001380:	4082      	lsls	r2, r0
 8001382:	429d      	cmp	r5, r3
 8001384:	dd00      	ble.n	8001388 <__aeabi_dsub+0x390>
 8001386:	e08a      	b.n	800149e <__aeabi_dsub+0x4a6>
 8001388:	1b5b      	subs	r3, r3, r5
 800138a:	1c58      	adds	r0, r3, #1
 800138c:	281f      	cmp	r0, #31
 800138e:	dc00      	bgt.n	8001392 <__aeabi_dsub+0x39a>
 8001390:	e1d8      	b.n	8001744 <__aeabi_dsub+0x74c>
 8001392:	0017      	movs	r7, r2
 8001394:	3b1f      	subs	r3, #31
 8001396:	40df      	lsrs	r7, r3
 8001398:	2820      	cmp	r0, #32
 800139a:	d005      	beq.n	80013a8 <__aeabi_dsub+0x3b0>
 800139c:	2340      	movs	r3, #64	@ 0x40
 800139e:	1a1b      	subs	r3, r3, r0
 80013a0:	409a      	lsls	r2, r3
 80013a2:	1e53      	subs	r3, r2, #1
 80013a4:	419a      	sbcs	r2, r3
 80013a6:	4317      	orrs	r7, r2
 80013a8:	2500      	movs	r5, #0
 80013aa:	2f00      	cmp	r7, #0
 80013ac:	d100      	bne.n	80013b0 <__aeabi_dsub+0x3b8>
 80013ae:	e0e5      	b.n	800157c <__aeabi_dsub+0x584>
 80013b0:	077b      	lsls	r3, r7, #29
 80013b2:	d000      	beq.n	80013b6 <__aeabi_dsub+0x3be>
 80013b4:	e6ab      	b.n	800110e <__aeabi_dsub+0x116>
 80013b6:	002c      	movs	r4, r5
 80013b8:	e7c6      	b.n	8001348 <__aeabi_dsub+0x350>
 80013ba:	08c0      	lsrs	r0, r0, #3
 80013bc:	e7c6      	b.n	800134c <__aeabi_dsub+0x354>
 80013be:	2700      	movs	r7, #0
 80013c0:	2400      	movs	r4, #0
 80013c2:	4dd1      	ldr	r5, [pc, #836]	@ (8001708 <__aeabi_dsub+0x710>)
 80013c4:	e7ac      	b.n	8001320 <__aeabi_dsub+0x328>
 80013c6:	4fd1      	ldr	r7, [pc, #836]	@ (800170c <__aeabi_dsub+0x714>)
 80013c8:	1c6b      	adds	r3, r5, #1
 80013ca:	423b      	tst	r3, r7
 80013cc:	d171      	bne.n	80014b2 <__aeabi_dsub+0x4ba>
 80013ce:	0023      	movs	r3, r4
 80013d0:	4303      	orrs	r3, r0
 80013d2:	2d00      	cmp	r5, #0
 80013d4:	d000      	beq.n	80013d8 <__aeabi_dsub+0x3e0>
 80013d6:	e14e      	b.n	8001676 <__aeabi_dsub+0x67e>
 80013d8:	4657      	mov	r7, sl
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d100      	bne.n	80013e0 <__aeabi_dsub+0x3e8>
 80013de:	e1b5      	b.n	800174c <__aeabi_dsub+0x754>
 80013e0:	2f00      	cmp	r7, #0
 80013e2:	d00d      	beq.n	8001400 <__aeabi_dsub+0x408>
 80013e4:	1883      	adds	r3, r0, r2
 80013e6:	4283      	cmp	r3, r0
 80013e8:	4180      	sbcs	r0, r0
 80013ea:	445c      	add	r4, fp
 80013ec:	4240      	negs	r0, r0
 80013ee:	1824      	adds	r4, r4, r0
 80013f0:	0222      	lsls	r2, r4, #8
 80013f2:	d500      	bpl.n	80013f6 <__aeabi_dsub+0x3fe>
 80013f4:	e1c8      	b.n	8001788 <__aeabi_dsub+0x790>
 80013f6:	001f      	movs	r7, r3
 80013f8:	4698      	mov	r8, r3
 80013fa:	4327      	orrs	r7, r4
 80013fc:	d100      	bne.n	8001400 <__aeabi_dsub+0x408>
 80013fe:	e0bc      	b.n	800157a <__aeabi_dsub+0x582>
 8001400:	4643      	mov	r3, r8
 8001402:	0767      	lsls	r7, r4, #29
 8001404:	08db      	lsrs	r3, r3, #3
 8001406:	431f      	orrs	r7, r3
 8001408:	08e5      	lsrs	r5, r4, #3
 800140a:	2300      	movs	r3, #0
 800140c:	e04c      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 800140e:	1a83      	subs	r3, r0, r2
 8001410:	4698      	mov	r8, r3
 8001412:	465b      	mov	r3, fp
 8001414:	4540      	cmp	r0, r8
 8001416:	41bf      	sbcs	r7, r7
 8001418:	1ae3      	subs	r3, r4, r3
 800141a:	427f      	negs	r7, r7
 800141c:	1bdb      	subs	r3, r3, r7
 800141e:	021f      	lsls	r7, r3, #8
 8001420:	d47c      	bmi.n	800151c <__aeabi_dsub+0x524>
 8001422:	4647      	mov	r7, r8
 8001424:	431f      	orrs	r7, r3
 8001426:	d100      	bne.n	800142a <__aeabi_dsub+0x432>
 8001428:	e0a6      	b.n	8001578 <__aeabi_dsub+0x580>
 800142a:	001c      	movs	r4, r3
 800142c:	4647      	mov	r7, r8
 800142e:	e645      	b.n	80010bc <__aeabi_dsub+0xc4>
 8001430:	4cb7      	ldr	r4, [pc, #732]	@ (8001710 <__aeabi_dsub+0x718>)
 8001432:	1aed      	subs	r5, r5, r3
 8001434:	4014      	ands	r4, r2
 8001436:	077b      	lsls	r3, r7, #29
 8001438:	d000      	beq.n	800143c <__aeabi_dsub+0x444>
 800143a:	e780      	b.n	800133e <__aeabi_dsub+0x346>
 800143c:	e784      	b.n	8001348 <__aeabi_dsub+0x350>
 800143e:	464b      	mov	r3, r9
 8001440:	0025      	movs	r5, r4
 8001442:	4305      	orrs	r5, r0
 8001444:	d066      	beq.n	8001514 <__aeabi_dsub+0x51c>
 8001446:	1e5f      	subs	r7, r3, #1
 8001448:	2b01      	cmp	r3, #1
 800144a:	d100      	bne.n	800144e <__aeabi_dsub+0x456>
 800144c:	e0fc      	b.n	8001648 <__aeabi_dsub+0x650>
 800144e:	4dae      	ldr	r5, [pc, #696]	@ (8001708 <__aeabi_dsub+0x710>)
 8001450:	42ab      	cmp	r3, r5
 8001452:	d100      	bne.n	8001456 <__aeabi_dsub+0x45e>
 8001454:	e15e      	b.n	8001714 <__aeabi_dsub+0x71c>
 8001456:	4666      	mov	r6, ip
 8001458:	2f38      	cmp	r7, #56	@ 0x38
 800145a:	dc00      	bgt.n	800145e <__aeabi_dsub+0x466>
 800145c:	e0b4      	b.n	80015c8 <__aeabi_dsub+0x5d0>
 800145e:	2001      	movs	r0, #1
 8001460:	1a17      	subs	r7, r2, r0
 8001462:	42ba      	cmp	r2, r7
 8001464:	4192      	sbcs	r2, r2
 8001466:	465b      	mov	r3, fp
 8001468:	4252      	negs	r2, r2
 800146a:	464d      	mov	r5, r9
 800146c:	1a9c      	subs	r4, r3, r2
 800146e:	e620      	b.n	80010b2 <__aeabi_dsub+0xba>
 8001470:	0767      	lsls	r7, r4, #29
 8001472:	08c0      	lsrs	r0, r0, #3
 8001474:	4307      	orrs	r7, r0
 8001476:	08e5      	lsrs	r5, r4, #3
 8001478:	e6ba      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 800147a:	001f      	movs	r7, r3
 800147c:	4659      	mov	r1, fp
 800147e:	3f20      	subs	r7, #32
 8001480:	40f9      	lsrs	r1, r7
 8001482:	000f      	movs	r7, r1
 8001484:	2b20      	cmp	r3, #32
 8001486:	d005      	beq.n	8001494 <__aeabi_dsub+0x49c>
 8001488:	2140      	movs	r1, #64	@ 0x40
 800148a:	1acb      	subs	r3, r1, r3
 800148c:	4659      	mov	r1, fp
 800148e:	4099      	lsls	r1, r3
 8001490:	430a      	orrs	r2, r1
 8001492:	4692      	mov	sl, r2
 8001494:	4653      	mov	r3, sl
 8001496:	1e5a      	subs	r2, r3, #1
 8001498:	4193      	sbcs	r3, r2
 800149a:	431f      	orrs	r7, r3
 800149c:	e604      	b.n	80010a8 <__aeabi_dsub+0xb0>
 800149e:	1aeb      	subs	r3, r5, r3
 80014a0:	4d9b      	ldr	r5, [pc, #620]	@ (8001710 <__aeabi_dsub+0x718>)
 80014a2:	4015      	ands	r5, r2
 80014a4:	076f      	lsls	r7, r5, #29
 80014a6:	08ed      	lsrs	r5, r5, #3
 80014a8:	032c      	lsls	r4, r5, #12
 80014aa:	055d      	lsls	r5, r3, #21
 80014ac:	0b24      	lsrs	r4, r4, #12
 80014ae:	0d6d      	lsrs	r5, r5, #21
 80014b0:	e736      	b.n	8001320 <__aeabi_dsub+0x328>
 80014b2:	4d95      	ldr	r5, [pc, #596]	@ (8001708 <__aeabi_dsub+0x710>)
 80014b4:	42ab      	cmp	r3, r5
 80014b6:	d100      	bne.n	80014ba <__aeabi_dsub+0x4c2>
 80014b8:	e0d6      	b.n	8001668 <__aeabi_dsub+0x670>
 80014ba:	1882      	adds	r2, r0, r2
 80014bc:	0021      	movs	r1, r4
 80014be:	4282      	cmp	r2, r0
 80014c0:	4180      	sbcs	r0, r0
 80014c2:	4459      	add	r1, fp
 80014c4:	4240      	negs	r0, r0
 80014c6:	1808      	adds	r0, r1, r0
 80014c8:	07c7      	lsls	r7, r0, #31
 80014ca:	0852      	lsrs	r2, r2, #1
 80014cc:	4317      	orrs	r7, r2
 80014ce:	0844      	lsrs	r4, r0, #1
 80014d0:	0752      	lsls	r2, r2, #29
 80014d2:	d400      	bmi.n	80014d6 <__aeabi_dsub+0x4de>
 80014d4:	e185      	b.n	80017e2 <__aeabi_dsub+0x7ea>
 80014d6:	220f      	movs	r2, #15
 80014d8:	001d      	movs	r5, r3
 80014da:	403a      	ands	r2, r7
 80014dc:	2a04      	cmp	r2, #4
 80014de:	d000      	beq.n	80014e2 <__aeabi_dsub+0x4ea>
 80014e0:	e61a      	b.n	8001118 <__aeabi_dsub+0x120>
 80014e2:	08ff      	lsrs	r7, r7, #3
 80014e4:	0764      	lsls	r4, r4, #29
 80014e6:	4327      	orrs	r7, r4
 80014e8:	0905      	lsrs	r5, r0, #4
 80014ea:	e7dd      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 80014ec:	465b      	mov	r3, fp
 80014ee:	08d2      	lsrs	r2, r2, #3
 80014f0:	075f      	lsls	r7, r3, #29
 80014f2:	4317      	orrs	r7, r2
 80014f4:	08dd      	lsrs	r5, r3, #3
 80014f6:	e67b      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 80014f8:	2700      	movs	r7, #0
 80014fa:	2400      	movs	r4, #0
 80014fc:	e710      	b.n	8001320 <__aeabi_dsub+0x328>
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d000      	beq.n	8001504 <__aeabi_dsub+0x50c>
 8001502:	e0d6      	b.n	80016b2 <__aeabi_dsub+0x6ba>
 8001504:	2900      	cmp	r1, #0
 8001506:	d000      	beq.n	800150a <__aeabi_dsub+0x512>
 8001508:	e12f      	b.n	800176a <__aeabi_dsub+0x772>
 800150a:	2480      	movs	r4, #128	@ 0x80
 800150c:	2600      	movs	r6, #0
 800150e:	4d7e      	ldr	r5, [pc, #504]	@ (8001708 <__aeabi_dsub+0x710>)
 8001510:	0324      	lsls	r4, r4, #12
 8001512:	e705      	b.n	8001320 <__aeabi_dsub+0x328>
 8001514:	4666      	mov	r6, ip
 8001516:	465c      	mov	r4, fp
 8001518:	08d0      	lsrs	r0, r2, #3
 800151a:	e717      	b.n	800134c <__aeabi_dsub+0x354>
 800151c:	465b      	mov	r3, fp
 800151e:	1a17      	subs	r7, r2, r0
 8001520:	42ba      	cmp	r2, r7
 8001522:	4192      	sbcs	r2, r2
 8001524:	1b1c      	subs	r4, r3, r4
 8001526:	2601      	movs	r6, #1
 8001528:	4663      	mov	r3, ip
 800152a:	4252      	negs	r2, r2
 800152c:	1aa4      	subs	r4, r4, r2
 800152e:	401e      	ands	r6, r3
 8001530:	e5c4      	b.n	80010bc <__aeabi_dsub+0xc4>
 8001532:	1883      	adds	r3, r0, r2
 8001534:	4283      	cmp	r3, r0
 8001536:	4180      	sbcs	r0, r0
 8001538:	445c      	add	r4, fp
 800153a:	4240      	negs	r0, r0
 800153c:	1825      	adds	r5, r4, r0
 800153e:	022a      	lsls	r2, r5, #8
 8001540:	d400      	bmi.n	8001544 <__aeabi_dsub+0x54c>
 8001542:	e0da      	b.n	80016fa <__aeabi_dsub+0x702>
 8001544:	4a72      	ldr	r2, [pc, #456]	@ (8001710 <__aeabi_dsub+0x718>)
 8001546:	085b      	lsrs	r3, r3, #1
 8001548:	4015      	ands	r5, r2
 800154a:	07ea      	lsls	r2, r5, #31
 800154c:	431a      	orrs	r2, r3
 800154e:	0869      	lsrs	r1, r5, #1
 8001550:	075b      	lsls	r3, r3, #29
 8001552:	d400      	bmi.n	8001556 <__aeabi_dsub+0x55e>
 8001554:	e14a      	b.n	80017ec <__aeabi_dsub+0x7f4>
 8001556:	230f      	movs	r3, #15
 8001558:	4013      	ands	r3, r2
 800155a:	2b04      	cmp	r3, #4
 800155c:	d100      	bne.n	8001560 <__aeabi_dsub+0x568>
 800155e:	e0fc      	b.n	800175a <__aeabi_dsub+0x762>
 8001560:	1d17      	adds	r7, r2, #4
 8001562:	4297      	cmp	r7, r2
 8001564:	41a4      	sbcs	r4, r4
 8001566:	4264      	negs	r4, r4
 8001568:	2502      	movs	r5, #2
 800156a:	1864      	adds	r4, r4, r1
 800156c:	e6ec      	b.n	8001348 <__aeabi_dsub+0x350>
 800156e:	4647      	mov	r7, r8
 8001570:	001c      	movs	r4, r3
 8001572:	431f      	orrs	r7, r3
 8001574:	d000      	beq.n	8001578 <__aeabi_dsub+0x580>
 8001576:	e743      	b.n	8001400 <__aeabi_dsub+0x408>
 8001578:	2600      	movs	r6, #0
 800157a:	2500      	movs	r5, #0
 800157c:	2400      	movs	r4, #0
 800157e:	e6cf      	b.n	8001320 <__aeabi_dsub+0x328>
 8001580:	08c0      	lsrs	r0, r0, #3
 8001582:	0767      	lsls	r7, r4, #29
 8001584:	4307      	orrs	r7, r0
 8001586:	08e5      	lsrs	r5, r4, #3
 8001588:	e632      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 800158a:	1a87      	subs	r7, r0, r2
 800158c:	465b      	mov	r3, fp
 800158e:	42b8      	cmp	r0, r7
 8001590:	4180      	sbcs	r0, r0
 8001592:	1ae4      	subs	r4, r4, r3
 8001594:	4240      	negs	r0, r0
 8001596:	1a24      	subs	r4, r4, r0
 8001598:	0223      	lsls	r3, r4, #8
 800159a:	d428      	bmi.n	80015ee <__aeabi_dsub+0x5f6>
 800159c:	0763      	lsls	r3, r4, #29
 800159e:	08ff      	lsrs	r7, r7, #3
 80015a0:	431f      	orrs	r7, r3
 80015a2:	08e5      	lsrs	r5, r4, #3
 80015a4:	2301      	movs	r3, #1
 80015a6:	e77f      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d100      	bne.n	80015ae <__aeabi_dsub+0x5b6>
 80015ac:	e673      	b.n	8001296 <__aeabi_dsub+0x29e>
 80015ae:	464b      	mov	r3, r9
 80015b0:	1b5f      	subs	r7, r3, r5
 80015b2:	003b      	movs	r3, r7
 80015b4:	2d00      	cmp	r5, #0
 80015b6:	d100      	bne.n	80015ba <__aeabi_dsub+0x5c2>
 80015b8:	e742      	b.n	8001440 <__aeabi_dsub+0x448>
 80015ba:	2f38      	cmp	r7, #56	@ 0x38
 80015bc:	dd00      	ble.n	80015c0 <__aeabi_dsub+0x5c8>
 80015be:	e0ec      	b.n	800179a <__aeabi_dsub+0x7a2>
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	000e      	movs	r6, r1
 80015c4:	041b      	lsls	r3, r3, #16
 80015c6:	431c      	orrs	r4, r3
 80015c8:	2f1f      	cmp	r7, #31
 80015ca:	dc25      	bgt.n	8001618 <__aeabi_dsub+0x620>
 80015cc:	2520      	movs	r5, #32
 80015ce:	0023      	movs	r3, r4
 80015d0:	1bed      	subs	r5, r5, r7
 80015d2:	0001      	movs	r1, r0
 80015d4:	40a8      	lsls	r0, r5
 80015d6:	40ab      	lsls	r3, r5
 80015d8:	40f9      	lsrs	r1, r7
 80015da:	1e45      	subs	r5, r0, #1
 80015dc:	41a8      	sbcs	r0, r5
 80015de:	430b      	orrs	r3, r1
 80015e0:	40fc      	lsrs	r4, r7
 80015e2:	4318      	orrs	r0, r3
 80015e4:	465b      	mov	r3, fp
 80015e6:	1b1b      	subs	r3, r3, r4
 80015e8:	469b      	mov	fp, r3
 80015ea:	e739      	b.n	8001460 <__aeabi_dsub+0x468>
 80015ec:	4666      	mov	r6, ip
 80015ee:	2501      	movs	r5, #1
 80015f0:	e562      	b.n	80010b8 <__aeabi_dsub+0xc0>
 80015f2:	001f      	movs	r7, r3
 80015f4:	4659      	mov	r1, fp
 80015f6:	3f20      	subs	r7, #32
 80015f8:	40f9      	lsrs	r1, r7
 80015fa:	468c      	mov	ip, r1
 80015fc:	2b20      	cmp	r3, #32
 80015fe:	d005      	beq.n	800160c <__aeabi_dsub+0x614>
 8001600:	2740      	movs	r7, #64	@ 0x40
 8001602:	4659      	mov	r1, fp
 8001604:	1afb      	subs	r3, r7, r3
 8001606:	4099      	lsls	r1, r3
 8001608:	430a      	orrs	r2, r1
 800160a:	4692      	mov	sl, r2
 800160c:	4657      	mov	r7, sl
 800160e:	1e7b      	subs	r3, r7, #1
 8001610:	419f      	sbcs	r7, r3
 8001612:	4663      	mov	r3, ip
 8001614:	431f      	orrs	r7, r3
 8001616:	e5c1      	b.n	800119c <__aeabi_dsub+0x1a4>
 8001618:	003b      	movs	r3, r7
 800161a:	0025      	movs	r5, r4
 800161c:	3b20      	subs	r3, #32
 800161e:	40dd      	lsrs	r5, r3
 8001620:	2f20      	cmp	r7, #32
 8001622:	d004      	beq.n	800162e <__aeabi_dsub+0x636>
 8001624:	2340      	movs	r3, #64	@ 0x40
 8001626:	1bdb      	subs	r3, r3, r7
 8001628:	409c      	lsls	r4, r3
 800162a:	4320      	orrs	r0, r4
 800162c:	4680      	mov	r8, r0
 800162e:	4640      	mov	r0, r8
 8001630:	1e43      	subs	r3, r0, #1
 8001632:	4198      	sbcs	r0, r3
 8001634:	4328      	orrs	r0, r5
 8001636:	e713      	b.n	8001460 <__aeabi_dsub+0x468>
 8001638:	2900      	cmp	r1, #0
 800163a:	d09d      	beq.n	8001578 <__aeabi_dsub+0x580>
 800163c:	2601      	movs	r6, #1
 800163e:	4663      	mov	r3, ip
 8001640:	465c      	mov	r4, fp
 8001642:	4690      	mov	r8, r2
 8001644:	401e      	ands	r6, r3
 8001646:	e6db      	b.n	8001400 <__aeabi_dsub+0x408>
 8001648:	1a17      	subs	r7, r2, r0
 800164a:	465b      	mov	r3, fp
 800164c:	42ba      	cmp	r2, r7
 800164e:	4192      	sbcs	r2, r2
 8001650:	1b1c      	subs	r4, r3, r4
 8001652:	4252      	negs	r2, r2
 8001654:	1aa4      	subs	r4, r4, r2
 8001656:	0223      	lsls	r3, r4, #8
 8001658:	d4c8      	bmi.n	80015ec <__aeabi_dsub+0x5f4>
 800165a:	0763      	lsls	r3, r4, #29
 800165c:	08ff      	lsrs	r7, r7, #3
 800165e:	431f      	orrs	r7, r3
 8001660:	4666      	mov	r6, ip
 8001662:	2301      	movs	r3, #1
 8001664:	08e5      	lsrs	r5, r4, #3
 8001666:	e71f      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 8001668:	001d      	movs	r5, r3
 800166a:	2400      	movs	r4, #0
 800166c:	2700      	movs	r7, #0
 800166e:	e657      	b.n	8001320 <__aeabi_dsub+0x328>
 8001670:	465c      	mov	r4, fp
 8001672:	08d0      	lsrs	r0, r2, #3
 8001674:	e66a      	b.n	800134c <__aeabi_dsub+0x354>
 8001676:	2b00      	cmp	r3, #0
 8001678:	d100      	bne.n	800167c <__aeabi_dsub+0x684>
 800167a:	e737      	b.n	80014ec <__aeabi_dsub+0x4f4>
 800167c:	4653      	mov	r3, sl
 800167e:	08c0      	lsrs	r0, r0, #3
 8001680:	0767      	lsls	r7, r4, #29
 8001682:	4307      	orrs	r7, r0
 8001684:	08e5      	lsrs	r5, r4, #3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d100      	bne.n	800168c <__aeabi_dsub+0x694>
 800168a:	e5b1      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	031b      	lsls	r3, r3, #12
 8001690:	421d      	tst	r5, r3
 8001692:	d008      	beq.n	80016a6 <__aeabi_dsub+0x6ae>
 8001694:	4659      	mov	r1, fp
 8001696:	08c8      	lsrs	r0, r1, #3
 8001698:	4218      	tst	r0, r3
 800169a:	d104      	bne.n	80016a6 <__aeabi_dsub+0x6ae>
 800169c:	08d2      	lsrs	r2, r2, #3
 800169e:	0749      	lsls	r1, r1, #29
 80016a0:	430a      	orrs	r2, r1
 80016a2:	0017      	movs	r7, r2
 80016a4:	0005      	movs	r5, r0
 80016a6:	0f7b      	lsrs	r3, r7, #29
 80016a8:	00ff      	lsls	r7, r7, #3
 80016aa:	08ff      	lsrs	r7, r7, #3
 80016ac:	075b      	lsls	r3, r3, #29
 80016ae:	431f      	orrs	r7, r3
 80016b0:	e59e      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 80016b2:	08c0      	lsrs	r0, r0, #3
 80016b4:	0763      	lsls	r3, r4, #29
 80016b6:	4318      	orrs	r0, r3
 80016b8:	08e5      	lsrs	r5, r4, #3
 80016ba:	2900      	cmp	r1, #0
 80016bc:	d053      	beq.n	8001766 <__aeabi_dsub+0x76e>
 80016be:	2380      	movs	r3, #128	@ 0x80
 80016c0:	031b      	lsls	r3, r3, #12
 80016c2:	421d      	tst	r5, r3
 80016c4:	d00a      	beq.n	80016dc <__aeabi_dsub+0x6e4>
 80016c6:	4659      	mov	r1, fp
 80016c8:	08cc      	lsrs	r4, r1, #3
 80016ca:	421c      	tst	r4, r3
 80016cc:	d106      	bne.n	80016dc <__aeabi_dsub+0x6e4>
 80016ce:	2601      	movs	r6, #1
 80016d0:	4663      	mov	r3, ip
 80016d2:	0025      	movs	r5, r4
 80016d4:	08d0      	lsrs	r0, r2, #3
 80016d6:	0749      	lsls	r1, r1, #29
 80016d8:	4308      	orrs	r0, r1
 80016da:	401e      	ands	r6, r3
 80016dc:	0f47      	lsrs	r7, r0, #29
 80016de:	00c0      	lsls	r0, r0, #3
 80016e0:	08c0      	lsrs	r0, r0, #3
 80016e2:	077f      	lsls	r7, r7, #29
 80016e4:	4307      	orrs	r7, r0
 80016e6:	e583      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 80016e8:	1883      	adds	r3, r0, r2
 80016ea:	4293      	cmp	r3, r2
 80016ec:	4192      	sbcs	r2, r2
 80016ee:	445c      	add	r4, fp
 80016f0:	4252      	negs	r2, r2
 80016f2:	18a5      	adds	r5, r4, r2
 80016f4:	022a      	lsls	r2, r5, #8
 80016f6:	d500      	bpl.n	80016fa <__aeabi_dsub+0x702>
 80016f8:	e724      	b.n	8001544 <__aeabi_dsub+0x54c>
 80016fa:	076f      	lsls	r7, r5, #29
 80016fc:	08db      	lsrs	r3, r3, #3
 80016fe:	431f      	orrs	r7, r3
 8001700:	08ed      	lsrs	r5, r5, #3
 8001702:	2301      	movs	r3, #1
 8001704:	e6d0      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 8001706:	46c0      	nop			@ (mov r8, r8)
 8001708:	000007ff 	.word	0x000007ff
 800170c:	000007fe 	.word	0x000007fe
 8001710:	ff7fffff 	.word	0xff7fffff
 8001714:	465b      	mov	r3, fp
 8001716:	08d2      	lsrs	r2, r2, #3
 8001718:	075f      	lsls	r7, r3, #29
 800171a:	4666      	mov	r6, ip
 800171c:	4317      	orrs	r7, r2
 800171e:	08dd      	lsrs	r5, r3, #3
 8001720:	e566      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 8001722:	0025      	movs	r5, r4
 8001724:	3b20      	subs	r3, #32
 8001726:	40dd      	lsrs	r5, r3
 8001728:	4663      	mov	r3, ip
 800172a:	2b20      	cmp	r3, #32
 800172c:	d005      	beq.n	800173a <__aeabi_dsub+0x742>
 800172e:	2340      	movs	r3, #64	@ 0x40
 8001730:	4661      	mov	r1, ip
 8001732:	1a5b      	subs	r3, r3, r1
 8001734:	409c      	lsls	r4, r3
 8001736:	4320      	orrs	r0, r4
 8001738:	4680      	mov	r8, r0
 800173a:	4647      	mov	r7, r8
 800173c:	1e7b      	subs	r3, r7, #1
 800173e:	419f      	sbcs	r7, r3
 8001740:	432f      	orrs	r7, r5
 8001742:	e5a0      	b.n	8001286 <__aeabi_dsub+0x28e>
 8001744:	2120      	movs	r1, #32
 8001746:	2700      	movs	r7, #0
 8001748:	1a09      	subs	r1, r1, r0
 800174a:	e4d2      	b.n	80010f2 <__aeabi_dsub+0xfa>
 800174c:	2f00      	cmp	r7, #0
 800174e:	d100      	bne.n	8001752 <__aeabi_dsub+0x75a>
 8001750:	e713      	b.n	800157a <__aeabi_dsub+0x582>
 8001752:	465c      	mov	r4, fp
 8001754:	0017      	movs	r7, r2
 8001756:	2500      	movs	r5, #0
 8001758:	e5f6      	b.n	8001348 <__aeabi_dsub+0x350>
 800175a:	08d7      	lsrs	r7, r2, #3
 800175c:	0749      	lsls	r1, r1, #29
 800175e:	2302      	movs	r3, #2
 8001760:	430f      	orrs	r7, r1
 8001762:	092d      	lsrs	r5, r5, #4
 8001764:	e6a0      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 8001766:	0007      	movs	r7, r0
 8001768:	e542      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 800176a:	465b      	mov	r3, fp
 800176c:	2601      	movs	r6, #1
 800176e:	075f      	lsls	r7, r3, #29
 8001770:	08dd      	lsrs	r5, r3, #3
 8001772:	4663      	mov	r3, ip
 8001774:	08d2      	lsrs	r2, r2, #3
 8001776:	4317      	orrs	r7, r2
 8001778:	401e      	ands	r6, r3
 800177a:	e539      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 800177c:	465b      	mov	r3, fp
 800177e:	08d2      	lsrs	r2, r2, #3
 8001780:	075f      	lsls	r7, r3, #29
 8001782:	4317      	orrs	r7, r2
 8001784:	08dd      	lsrs	r5, r3, #3
 8001786:	e533      	b.n	80011f0 <__aeabi_dsub+0x1f8>
 8001788:	4a1e      	ldr	r2, [pc, #120]	@ (8001804 <__aeabi_dsub+0x80c>)
 800178a:	08db      	lsrs	r3, r3, #3
 800178c:	4022      	ands	r2, r4
 800178e:	0757      	lsls	r7, r2, #29
 8001790:	0252      	lsls	r2, r2, #9
 8001792:	2501      	movs	r5, #1
 8001794:	431f      	orrs	r7, r3
 8001796:	0b14      	lsrs	r4, r2, #12
 8001798:	e5c2      	b.n	8001320 <__aeabi_dsub+0x328>
 800179a:	000e      	movs	r6, r1
 800179c:	2001      	movs	r0, #1
 800179e:	e65f      	b.n	8001460 <__aeabi_dsub+0x468>
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d00d      	beq.n	80017c0 <__aeabi_dsub+0x7c8>
 80017a4:	464b      	mov	r3, r9
 80017a6:	1b5b      	subs	r3, r3, r5
 80017a8:	469c      	mov	ip, r3
 80017aa:	2d00      	cmp	r5, #0
 80017ac:	d100      	bne.n	80017b0 <__aeabi_dsub+0x7b8>
 80017ae:	e548      	b.n	8001242 <__aeabi_dsub+0x24a>
 80017b0:	2701      	movs	r7, #1
 80017b2:	2b38      	cmp	r3, #56	@ 0x38
 80017b4:	dd00      	ble.n	80017b8 <__aeabi_dsub+0x7c0>
 80017b6:	e566      	b.n	8001286 <__aeabi_dsub+0x28e>
 80017b8:	2380      	movs	r3, #128	@ 0x80
 80017ba:	041b      	lsls	r3, r3, #16
 80017bc:	431c      	orrs	r4, r3
 80017be:	e550      	b.n	8001262 <__aeabi_dsub+0x26a>
 80017c0:	1c6b      	adds	r3, r5, #1
 80017c2:	4d11      	ldr	r5, [pc, #68]	@ (8001808 <__aeabi_dsub+0x810>)
 80017c4:	422b      	tst	r3, r5
 80017c6:	d000      	beq.n	80017ca <__aeabi_dsub+0x7d2>
 80017c8:	e673      	b.n	80014b2 <__aeabi_dsub+0x4ba>
 80017ca:	4659      	mov	r1, fp
 80017cc:	0023      	movs	r3, r4
 80017ce:	4311      	orrs	r1, r2
 80017d0:	468a      	mov	sl, r1
 80017d2:	4303      	orrs	r3, r0
 80017d4:	e600      	b.n	80013d8 <__aeabi_dsub+0x3e0>
 80017d6:	0767      	lsls	r7, r4, #29
 80017d8:	08c0      	lsrs	r0, r0, #3
 80017da:	2300      	movs	r3, #0
 80017dc:	4307      	orrs	r7, r0
 80017de:	08e5      	lsrs	r5, r4, #3
 80017e0:	e662      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 80017e2:	0764      	lsls	r4, r4, #29
 80017e4:	08ff      	lsrs	r7, r7, #3
 80017e6:	4327      	orrs	r7, r4
 80017e8:	0905      	lsrs	r5, r0, #4
 80017ea:	e65d      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 80017ec:	08d2      	lsrs	r2, r2, #3
 80017ee:	0749      	lsls	r1, r1, #29
 80017f0:	4311      	orrs	r1, r2
 80017f2:	000f      	movs	r7, r1
 80017f4:	2302      	movs	r3, #2
 80017f6:	092d      	lsrs	r5, r5, #4
 80017f8:	e656      	b.n	80014a8 <__aeabi_dsub+0x4b0>
 80017fa:	0007      	movs	r7, r0
 80017fc:	e5a4      	b.n	8001348 <__aeabi_dsub+0x350>
 80017fe:	0038      	movs	r0, r7
 8001800:	e48f      	b.n	8001122 <__aeabi_dsub+0x12a>
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	ff7fffff 	.word	0xff7fffff
 8001808:	000007fe 	.word	0x000007fe

0800180c <__aeabi_d2iz>:
 800180c:	000b      	movs	r3, r1
 800180e:	0002      	movs	r2, r0
 8001810:	b570      	push	{r4, r5, r6, lr}
 8001812:	4d16      	ldr	r5, [pc, #88]	@ (800186c <__aeabi_d2iz+0x60>)
 8001814:	030c      	lsls	r4, r1, #12
 8001816:	b082      	sub	sp, #8
 8001818:	0049      	lsls	r1, r1, #1
 800181a:	2000      	movs	r0, #0
 800181c:	9200      	str	r2, [sp, #0]
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	0b24      	lsrs	r4, r4, #12
 8001822:	0d49      	lsrs	r1, r1, #21
 8001824:	0fde      	lsrs	r6, r3, #31
 8001826:	42a9      	cmp	r1, r5
 8001828:	dd04      	ble.n	8001834 <__aeabi_d2iz+0x28>
 800182a:	4811      	ldr	r0, [pc, #68]	@ (8001870 <__aeabi_d2iz+0x64>)
 800182c:	4281      	cmp	r1, r0
 800182e:	dd03      	ble.n	8001838 <__aeabi_d2iz+0x2c>
 8001830:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <__aeabi_d2iz+0x68>)
 8001832:	18f0      	adds	r0, r6, r3
 8001834:	b002      	add	sp, #8
 8001836:	bd70      	pop	{r4, r5, r6, pc}
 8001838:	2080      	movs	r0, #128	@ 0x80
 800183a:	0340      	lsls	r0, r0, #13
 800183c:	4320      	orrs	r0, r4
 800183e:	4c0e      	ldr	r4, [pc, #56]	@ (8001878 <__aeabi_d2iz+0x6c>)
 8001840:	1a64      	subs	r4, r4, r1
 8001842:	2c1f      	cmp	r4, #31
 8001844:	dd08      	ble.n	8001858 <__aeabi_d2iz+0x4c>
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <__aeabi_d2iz+0x70>)
 8001848:	1a5b      	subs	r3, r3, r1
 800184a:	40d8      	lsrs	r0, r3
 800184c:	0003      	movs	r3, r0
 800184e:	4258      	negs	r0, r3
 8001850:	2e00      	cmp	r6, #0
 8001852:	d1ef      	bne.n	8001834 <__aeabi_d2iz+0x28>
 8001854:	0018      	movs	r0, r3
 8001856:	e7ed      	b.n	8001834 <__aeabi_d2iz+0x28>
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <__aeabi_d2iz+0x74>)
 800185a:	9a00      	ldr	r2, [sp, #0]
 800185c:	469c      	mov	ip, r3
 800185e:	0003      	movs	r3, r0
 8001860:	4461      	add	r1, ip
 8001862:	408b      	lsls	r3, r1
 8001864:	40e2      	lsrs	r2, r4
 8001866:	4313      	orrs	r3, r2
 8001868:	e7f1      	b.n	800184e <__aeabi_d2iz+0x42>
 800186a:	46c0      	nop			@ (mov r8, r8)
 800186c:	000003fe 	.word	0x000003fe
 8001870:	0000041d 	.word	0x0000041d
 8001874:	7fffffff 	.word	0x7fffffff
 8001878:	00000433 	.word	0x00000433
 800187c:	00000413 	.word	0x00000413
 8001880:	fffffbed 	.word	0xfffffbed

08001884 <__aeabi_i2d>:
 8001884:	b570      	push	{r4, r5, r6, lr}
 8001886:	2800      	cmp	r0, #0
 8001888:	d016      	beq.n	80018b8 <__aeabi_i2d+0x34>
 800188a:	17c3      	asrs	r3, r0, #31
 800188c:	18c5      	adds	r5, r0, r3
 800188e:	405d      	eors	r5, r3
 8001890:	0fc4      	lsrs	r4, r0, #31
 8001892:	0028      	movs	r0, r5
 8001894:	f000 f8d2 	bl	8001a3c <__clzsi2>
 8001898:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <__aeabi_i2d+0x58>)
 800189a:	1a1b      	subs	r3, r3, r0
 800189c:	055b      	lsls	r3, r3, #21
 800189e:	0d5b      	lsrs	r3, r3, #21
 80018a0:	280a      	cmp	r0, #10
 80018a2:	dc14      	bgt.n	80018ce <__aeabi_i2d+0x4a>
 80018a4:	0002      	movs	r2, r0
 80018a6:	002e      	movs	r6, r5
 80018a8:	3215      	adds	r2, #21
 80018aa:	4096      	lsls	r6, r2
 80018ac:	220b      	movs	r2, #11
 80018ae:	1a12      	subs	r2, r2, r0
 80018b0:	40d5      	lsrs	r5, r2
 80018b2:	032d      	lsls	r5, r5, #12
 80018b4:	0b2d      	lsrs	r5, r5, #12
 80018b6:	e003      	b.n	80018c0 <__aeabi_i2d+0x3c>
 80018b8:	2400      	movs	r4, #0
 80018ba:	2300      	movs	r3, #0
 80018bc:	2500      	movs	r5, #0
 80018be:	2600      	movs	r6, #0
 80018c0:	051b      	lsls	r3, r3, #20
 80018c2:	432b      	orrs	r3, r5
 80018c4:	07e4      	lsls	r4, r4, #31
 80018c6:	4323      	orrs	r3, r4
 80018c8:	0030      	movs	r0, r6
 80018ca:	0019      	movs	r1, r3
 80018cc:	bd70      	pop	{r4, r5, r6, pc}
 80018ce:	380b      	subs	r0, #11
 80018d0:	4085      	lsls	r5, r0
 80018d2:	032d      	lsls	r5, r5, #12
 80018d4:	2600      	movs	r6, #0
 80018d6:	0b2d      	lsrs	r5, r5, #12
 80018d8:	e7f2      	b.n	80018c0 <__aeabi_i2d+0x3c>
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	0000041e 	.word	0x0000041e

080018e0 <__aeabi_ui2d>:
 80018e0:	b510      	push	{r4, lr}
 80018e2:	1e04      	subs	r4, r0, #0
 80018e4:	d010      	beq.n	8001908 <__aeabi_ui2d+0x28>
 80018e6:	f000 f8a9 	bl	8001a3c <__clzsi2>
 80018ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <__aeabi_ui2d+0x44>)
 80018ec:	1a1b      	subs	r3, r3, r0
 80018ee:	055b      	lsls	r3, r3, #21
 80018f0:	0d5b      	lsrs	r3, r3, #21
 80018f2:	280a      	cmp	r0, #10
 80018f4:	dc0f      	bgt.n	8001916 <__aeabi_ui2d+0x36>
 80018f6:	220b      	movs	r2, #11
 80018f8:	0021      	movs	r1, r4
 80018fa:	1a12      	subs	r2, r2, r0
 80018fc:	40d1      	lsrs	r1, r2
 80018fe:	3015      	adds	r0, #21
 8001900:	030a      	lsls	r2, r1, #12
 8001902:	4084      	lsls	r4, r0
 8001904:	0b12      	lsrs	r2, r2, #12
 8001906:	e001      	b.n	800190c <__aeabi_ui2d+0x2c>
 8001908:	2300      	movs	r3, #0
 800190a:	2200      	movs	r2, #0
 800190c:	051b      	lsls	r3, r3, #20
 800190e:	4313      	orrs	r3, r2
 8001910:	0020      	movs	r0, r4
 8001912:	0019      	movs	r1, r3
 8001914:	bd10      	pop	{r4, pc}
 8001916:	0022      	movs	r2, r4
 8001918:	380b      	subs	r0, #11
 800191a:	4082      	lsls	r2, r0
 800191c:	0312      	lsls	r2, r2, #12
 800191e:	2400      	movs	r4, #0
 8001920:	0b12      	lsrs	r2, r2, #12
 8001922:	e7f3      	b.n	800190c <__aeabi_ui2d+0x2c>
 8001924:	0000041e 	.word	0x0000041e

08001928 <__udivsi3>:
 8001928:	2200      	movs	r2, #0
 800192a:	0843      	lsrs	r3, r0, #1
 800192c:	428b      	cmp	r3, r1
 800192e:	d374      	bcc.n	8001a1a <__udivsi3+0xf2>
 8001930:	0903      	lsrs	r3, r0, #4
 8001932:	428b      	cmp	r3, r1
 8001934:	d35f      	bcc.n	80019f6 <__udivsi3+0xce>
 8001936:	0a03      	lsrs	r3, r0, #8
 8001938:	428b      	cmp	r3, r1
 800193a:	d344      	bcc.n	80019c6 <__udivsi3+0x9e>
 800193c:	0b03      	lsrs	r3, r0, #12
 800193e:	428b      	cmp	r3, r1
 8001940:	d328      	bcc.n	8001994 <__udivsi3+0x6c>
 8001942:	0c03      	lsrs	r3, r0, #16
 8001944:	428b      	cmp	r3, r1
 8001946:	d30d      	bcc.n	8001964 <__udivsi3+0x3c>
 8001948:	22ff      	movs	r2, #255	@ 0xff
 800194a:	0209      	lsls	r1, r1, #8
 800194c:	ba12      	rev	r2, r2
 800194e:	0c03      	lsrs	r3, r0, #16
 8001950:	428b      	cmp	r3, r1
 8001952:	d302      	bcc.n	800195a <__udivsi3+0x32>
 8001954:	1212      	asrs	r2, r2, #8
 8001956:	0209      	lsls	r1, r1, #8
 8001958:	d065      	beq.n	8001a26 <__udivsi3+0xfe>
 800195a:	0b03      	lsrs	r3, r0, #12
 800195c:	428b      	cmp	r3, r1
 800195e:	d319      	bcc.n	8001994 <__udivsi3+0x6c>
 8001960:	e000      	b.n	8001964 <__udivsi3+0x3c>
 8001962:	0a09      	lsrs	r1, r1, #8
 8001964:	0bc3      	lsrs	r3, r0, #15
 8001966:	428b      	cmp	r3, r1
 8001968:	d301      	bcc.n	800196e <__udivsi3+0x46>
 800196a:	03cb      	lsls	r3, r1, #15
 800196c:	1ac0      	subs	r0, r0, r3
 800196e:	4152      	adcs	r2, r2
 8001970:	0b83      	lsrs	r3, r0, #14
 8001972:	428b      	cmp	r3, r1
 8001974:	d301      	bcc.n	800197a <__udivsi3+0x52>
 8001976:	038b      	lsls	r3, r1, #14
 8001978:	1ac0      	subs	r0, r0, r3
 800197a:	4152      	adcs	r2, r2
 800197c:	0b43      	lsrs	r3, r0, #13
 800197e:	428b      	cmp	r3, r1
 8001980:	d301      	bcc.n	8001986 <__udivsi3+0x5e>
 8001982:	034b      	lsls	r3, r1, #13
 8001984:	1ac0      	subs	r0, r0, r3
 8001986:	4152      	adcs	r2, r2
 8001988:	0b03      	lsrs	r3, r0, #12
 800198a:	428b      	cmp	r3, r1
 800198c:	d301      	bcc.n	8001992 <__udivsi3+0x6a>
 800198e:	030b      	lsls	r3, r1, #12
 8001990:	1ac0      	subs	r0, r0, r3
 8001992:	4152      	adcs	r2, r2
 8001994:	0ac3      	lsrs	r3, r0, #11
 8001996:	428b      	cmp	r3, r1
 8001998:	d301      	bcc.n	800199e <__udivsi3+0x76>
 800199a:	02cb      	lsls	r3, r1, #11
 800199c:	1ac0      	subs	r0, r0, r3
 800199e:	4152      	adcs	r2, r2
 80019a0:	0a83      	lsrs	r3, r0, #10
 80019a2:	428b      	cmp	r3, r1
 80019a4:	d301      	bcc.n	80019aa <__udivsi3+0x82>
 80019a6:	028b      	lsls	r3, r1, #10
 80019a8:	1ac0      	subs	r0, r0, r3
 80019aa:	4152      	adcs	r2, r2
 80019ac:	0a43      	lsrs	r3, r0, #9
 80019ae:	428b      	cmp	r3, r1
 80019b0:	d301      	bcc.n	80019b6 <__udivsi3+0x8e>
 80019b2:	024b      	lsls	r3, r1, #9
 80019b4:	1ac0      	subs	r0, r0, r3
 80019b6:	4152      	adcs	r2, r2
 80019b8:	0a03      	lsrs	r3, r0, #8
 80019ba:	428b      	cmp	r3, r1
 80019bc:	d301      	bcc.n	80019c2 <__udivsi3+0x9a>
 80019be:	020b      	lsls	r3, r1, #8
 80019c0:	1ac0      	subs	r0, r0, r3
 80019c2:	4152      	adcs	r2, r2
 80019c4:	d2cd      	bcs.n	8001962 <__udivsi3+0x3a>
 80019c6:	09c3      	lsrs	r3, r0, #7
 80019c8:	428b      	cmp	r3, r1
 80019ca:	d301      	bcc.n	80019d0 <__udivsi3+0xa8>
 80019cc:	01cb      	lsls	r3, r1, #7
 80019ce:	1ac0      	subs	r0, r0, r3
 80019d0:	4152      	adcs	r2, r2
 80019d2:	0983      	lsrs	r3, r0, #6
 80019d4:	428b      	cmp	r3, r1
 80019d6:	d301      	bcc.n	80019dc <__udivsi3+0xb4>
 80019d8:	018b      	lsls	r3, r1, #6
 80019da:	1ac0      	subs	r0, r0, r3
 80019dc:	4152      	adcs	r2, r2
 80019de:	0943      	lsrs	r3, r0, #5
 80019e0:	428b      	cmp	r3, r1
 80019e2:	d301      	bcc.n	80019e8 <__udivsi3+0xc0>
 80019e4:	014b      	lsls	r3, r1, #5
 80019e6:	1ac0      	subs	r0, r0, r3
 80019e8:	4152      	adcs	r2, r2
 80019ea:	0903      	lsrs	r3, r0, #4
 80019ec:	428b      	cmp	r3, r1
 80019ee:	d301      	bcc.n	80019f4 <__udivsi3+0xcc>
 80019f0:	010b      	lsls	r3, r1, #4
 80019f2:	1ac0      	subs	r0, r0, r3
 80019f4:	4152      	adcs	r2, r2
 80019f6:	08c3      	lsrs	r3, r0, #3
 80019f8:	428b      	cmp	r3, r1
 80019fa:	d301      	bcc.n	8001a00 <__udivsi3+0xd8>
 80019fc:	00cb      	lsls	r3, r1, #3
 80019fe:	1ac0      	subs	r0, r0, r3
 8001a00:	4152      	adcs	r2, r2
 8001a02:	0883      	lsrs	r3, r0, #2
 8001a04:	428b      	cmp	r3, r1
 8001a06:	d301      	bcc.n	8001a0c <__udivsi3+0xe4>
 8001a08:	008b      	lsls	r3, r1, #2
 8001a0a:	1ac0      	subs	r0, r0, r3
 8001a0c:	4152      	adcs	r2, r2
 8001a0e:	0843      	lsrs	r3, r0, #1
 8001a10:	428b      	cmp	r3, r1
 8001a12:	d301      	bcc.n	8001a18 <__udivsi3+0xf0>
 8001a14:	004b      	lsls	r3, r1, #1
 8001a16:	1ac0      	subs	r0, r0, r3
 8001a18:	4152      	adcs	r2, r2
 8001a1a:	1a41      	subs	r1, r0, r1
 8001a1c:	d200      	bcs.n	8001a20 <__udivsi3+0xf8>
 8001a1e:	4601      	mov	r1, r0
 8001a20:	4152      	adcs	r2, r2
 8001a22:	4610      	mov	r0, r2
 8001a24:	4770      	bx	lr
 8001a26:	e7ff      	b.n	8001a28 <__udivsi3+0x100>
 8001a28:	b501      	push	{r0, lr}
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f7fe fb66 	bl	80000fc <__aeabi_idiv0>
 8001a30:	bd02      	pop	{r1, pc}
 8001a32:	46c0      	nop			@ (mov r8, r8)

08001a34 <__aeabi_uidivmod>:
 8001a34:	2900      	cmp	r1, #0
 8001a36:	d0f7      	beq.n	8001a28 <__udivsi3+0x100>
 8001a38:	e776      	b.n	8001928 <__udivsi3>
 8001a3a:	4770      	bx	lr

08001a3c <__clzsi2>:
 8001a3c:	211c      	movs	r1, #28
 8001a3e:	2301      	movs	r3, #1
 8001a40:	041b      	lsls	r3, r3, #16
 8001a42:	4298      	cmp	r0, r3
 8001a44:	d301      	bcc.n	8001a4a <__clzsi2+0xe>
 8001a46:	0c00      	lsrs	r0, r0, #16
 8001a48:	3910      	subs	r1, #16
 8001a4a:	0a1b      	lsrs	r3, r3, #8
 8001a4c:	4298      	cmp	r0, r3
 8001a4e:	d301      	bcc.n	8001a54 <__clzsi2+0x18>
 8001a50:	0a00      	lsrs	r0, r0, #8
 8001a52:	3908      	subs	r1, #8
 8001a54:	091b      	lsrs	r3, r3, #4
 8001a56:	4298      	cmp	r0, r3
 8001a58:	d301      	bcc.n	8001a5e <__clzsi2+0x22>
 8001a5a:	0900      	lsrs	r0, r0, #4
 8001a5c:	3904      	subs	r1, #4
 8001a5e:	a202      	add	r2, pc, #8	@ (adr r2, 8001a68 <__clzsi2+0x2c>)
 8001a60:	5c10      	ldrb	r0, [r2, r0]
 8001a62:	1840      	adds	r0, r0, r1
 8001a64:	4770      	bx	lr
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	02020304 	.word	0x02020304
 8001a6c:	01010101 	.word	0x01010101
	...

08001a78 <delay_ms>:
 *      Author: sonid
 */

#include "delays.h"
#include <stdint.h>
void delay_ms(uint32_t ms) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
   for (uint32_t i = 0; i < ms * 4800; i++) {
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	e003      	b.n	8001a8e <delay_ms+0x16>
       __asm__("nop");
 8001a86:	46c0      	nop			@ (mov r8, r8)
   for (uint32_t i = 0; i < ms * 4800; i++) {
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	0013      	movs	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	189b      	adds	r3, r3, r2
 8001a96:	011a      	lsls	r2, r3, #4
 8001a98:	1ad2      	subs	r2, r2, r3
 8001a9a:	0193      	lsls	r3, r2, #6
 8001a9c:	001a      	movs	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d3f0      	bcc.n	8001a86 <delay_ms+0xe>
   }
}
 8001aa4:	46c0      	nop			@ (mov r8, r8)
 8001aa6:	46c0      	nop			@ (mov r8, r8)
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b004      	add	sp, #16
 8001aac:	bd80      	pop	{r7, pc}
	...

08001ab0 <delay_us>:
void delay_us(uint32_t us) {
 8001ab0:	b5b0      	push	{r4, r5, r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
   for (uint32_t i = 0; i < us * 4.8; i++) {
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	e003      	b.n	8001ac6 <delay_us+0x16>
       __asm__("nop");
 8001abe:	46c0      	nop			@ (mov r8, r8)
   for (uint32_t i = 0; i < us * 4.8; i++) {
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f7ff ff0a 	bl	80018e0 <__aeabi_ui2d>
 8001acc:	0004      	movs	r4, r0
 8001ace:	000d      	movs	r5, r1
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ff05 	bl	80018e0 <__aeabi_ui2d>
 8001ad6:	4a08      	ldr	r2, [pc, #32]	@ (8001af8 <delay_us+0x48>)
 8001ad8:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <delay_us+0x4c>)
 8001ada:	f7fe ffa7 	bl	8000a2c <__aeabi_dmul>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	000b      	movs	r3, r1
 8001ae2:	0020      	movs	r0, r4
 8001ae4:	0029      	movs	r1, r5
 8001ae6:	f7fe fb21 	bl	800012c <__aeabi_dcmplt>
 8001aea:	1e03      	subs	r3, r0, #0
 8001aec:	d1e7      	bne.n	8001abe <delay_us+0xe>
   }
}
 8001aee:	46c0      	nop			@ (mov r8, r8)
 8001af0:	46c0      	nop			@ (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b004      	add	sp, #16
 8001af6:	bdb0      	pop	{r4, r5, r7, pc}
 8001af8:	33333333 	.word	0x33333333
 8001afc:	40133333 	.word	0x40133333

08001b00 <USER_GPIO_Init>:
 *      Author: soni
 */
#include <stdint.h>
#include "main.h"

void USER_GPIO_Init( void ){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	// Enable GPIOA CLK
  RCC->IOPENR = RCC->IOPENR | (0x1UL << 0U);
 8001b04:	4b1f      	ldr	r3, [pc, #124]	@ (8001b84 <USER_GPIO_Init+0x84>)
 8001b06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b08:	4b1e      	ldr	r3, [pc, #120]	@ (8001b84 <USER_GPIO_Init+0x84>)
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	635a      	str	r2, [r3, #52]	@ 0x34

  // Configure PA6 as input w pull up
  GPIOA->PUPDR = GPIOA->PUPDR & ~(0x2UL << 12U);
 8001b10:	23a0      	movs	r3, #160	@ 0xa0
 8001b12:	05db      	lsls	r3, r3, #23
 8001b14:	68da      	ldr	r2, [r3, #12]
 8001b16:	23a0      	movs	r3, #160	@ 0xa0
 8001b18:	05db      	lsls	r3, r3, #23
 8001b1a:	491b      	ldr	r1, [pc, #108]	@ (8001b88 <USER_GPIO_Init+0x88>)
 8001b1c:	400a      	ands	r2, r1
 8001b1e:	60da      	str	r2, [r3, #12]
  GPIOA->PUPDR = GPIOA->PUPDR | (0x1UL << 12U);
 8001b20:	23a0      	movs	r3, #160	@ 0xa0
 8001b22:	05db      	lsls	r3, r3, #23
 8001b24:	68da      	ldr	r2, [r3, #12]
 8001b26:	23a0      	movs	r3, #160	@ 0xa0
 8001b28:	05db      	lsls	r3, r3, #23
 8001b2a:	2180      	movs	r1, #128	@ 0x80
 8001b2c:	0149      	lsls	r1, r1, #5
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	60da      	str	r2, [r3, #12]

  // Configure PA5 as output push pull (It comes in the LCD, so JIC)
   GPIOA->BSRR   = 0x1UL << 21U; // Reset PA5 low to turn off LED
 8001b32:	23a0      	movs	r3, #160	@ 0xa0
 8001b34:	05db      	lsls	r3, r3, #23
 8001b36:	2280      	movs	r2, #128	@ 0x80
 8001b38:	0392      	lsls	r2, r2, #14
 8001b3a:	619a      	str	r2, [r3, #24]
   GPIOA->PUPDR  = GPIOA->PUPDR  & ~(0x3UL << 10U); // Clear pull-up/pull-down bits for PA5
 8001b3c:	23a0      	movs	r3, #160	@ 0xa0
 8001b3e:	05db      	lsls	r3, r3, #23
 8001b40:	68da      	ldr	r2, [r3, #12]
 8001b42:	23a0      	movs	r3, #160	@ 0xa0
 8001b44:	05db      	lsls	r3, r3, #23
 8001b46:	4911      	ldr	r1, [pc, #68]	@ (8001b8c <USER_GPIO_Init+0x8c>)
 8001b48:	400a      	ands	r2, r1
 8001b4a:	60da      	str	r2, [r3, #12]
   GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL <<  5U); // Clear output type bit for PA5
 8001b4c:	23a0      	movs	r3, #160	@ 0xa0
 8001b4e:	05db      	lsls	r3, r3, #23
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	23a0      	movs	r3, #160	@ 0xa0
 8001b54:	05db      	lsls	r3, r3, #23
 8001b56:	2120      	movs	r1, #32
 8001b58:	438a      	bics	r2, r1
 8001b5a:	605a      	str	r2, [r3, #4]
   GPIOA->MODER  = GPIOA->MODER  & ~(0x2UL << 10U); // Set PA5 as output
 8001b5c:	23a0      	movs	r3, #160	@ 0xa0
 8001b5e:	05db      	lsls	r3, r3, #23
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	23a0      	movs	r3, #160	@ 0xa0
 8001b64:	05db      	lsls	r3, r3, #23
 8001b66:	490a      	ldr	r1, [pc, #40]	@ (8001b90 <USER_GPIO_Init+0x90>)
 8001b68:	400a      	ands	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]
   GPIOA->MODER  = GPIOA->MODER  |  (0x1UL << 10U); // Set PA5 as output
 8001b6c:	23a0      	movs	r3, #160	@ 0xa0
 8001b6e:	05db      	lsls	r3, r3, #23
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	23a0      	movs	r3, #160	@ 0xa0
 8001b74:	05db      	lsls	r3, r3, #23
 8001b76:	2180      	movs	r1, #128	@ 0x80
 8001b78:	00c9      	lsls	r1, r1, #3
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]
}
 8001b7e:	46c0      	nop			@ (mov r8, r8)
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40021000 	.word	0x40021000
 8001b88:	ffffdfff 	.word	0xffffdfff
 8001b8c:	fffff3ff 	.word	0xfffff3ff
 8001b90:	fffff7ff 	.word	0xfffff7ff

08001b94 <LCD_Init>:
#define D4_PIN 1  // PA1
#define D5_PIN 2  // PA2
#define D6_PIN 3  // PA3
#define D7_PIN 4  // PA4

void LCD_Init(void) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
	int8_t const *p;
	RCC->IOPENR |= (1U << 0) | (1U << 1); // Enable GPIOA and GPIOB clocks
 8001b9a:	4b6b      	ldr	r3, [pc, #428]	@ (8001d48 <LCD_Init+0x1b4>)
 8001b9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8001d48 <LCD_Init+0x1b4>)
 8001ba0:	2103      	movs	r1, #3
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	635a      	str	r2, [r3, #52]	@ 0x34

	// Configure control pins PB9–PB11 as output push-pull
	for (int pin = 9; pin <= 11; ++pin) {
 8001ba6:	2309      	movs	r3, #9
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	e02b      	b.n	8001c04 <LCD_Init+0x70>
		GPIOB->MODER &= ~(0x3U << (2 * pin));
 8001bac:	4b67      	ldr	r3, [pc, #412]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	2103      	movs	r1, #3
 8001bb6:	4099      	lsls	r1, r3
 8001bb8:	000b      	movs	r3, r1
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	4b63      	ldr	r3, [pc, #396]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bbe:	400a      	ands	r2, r1
 8001bc0:	601a      	str	r2, [r3, #0]
		GPIOB->MODER |=  (0x1U << (2 * pin));
 8001bc2:	4b62      	ldr	r3, [pc, #392]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bc4:	6819      	ldr	r1, [r3, #0]
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	2201      	movs	r2, #1
 8001bcc:	409a      	lsls	r2, r3
 8001bce:	4b5f      	ldr	r3, [pc, #380]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	601a      	str	r2, [r3, #0]
		GPIOB->OTYPER &= ~(1U << pin);
 8001bd4:	4b5d      	ldr	r3, [pc, #372]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	2101      	movs	r1, #1
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	4099      	lsls	r1, r3
 8001bde:	000b      	movs	r3, r1
 8001be0:	43d9      	mvns	r1, r3
 8001be2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d4c <LCD_Init+0x1b8>)
 8001be4:	400a      	ands	r2, r1
 8001be6:	605a      	str	r2, [r3, #4]
		GPIOB->PUPDR  &= ~(0x3U << (2 * pin));
 8001be8:	4b58      	ldr	r3, [pc, #352]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	2103      	movs	r1, #3
 8001bf2:	4099      	lsls	r1, r3
 8001bf4:	000b      	movs	r3, r1
 8001bf6:	43d9      	mvns	r1, r3
 8001bf8:	4b54      	ldr	r3, [pc, #336]	@ (8001d4c <LCD_Init+0x1b8>)
 8001bfa:	400a      	ands	r2, r1
 8001bfc:	60da      	str	r2, [r3, #12]
	for (int pin = 9; pin <= 11; ++pin) {
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	3301      	adds	r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	2b0b      	cmp	r3, #11
 8001c08:	ddd0      	ble.n	8001bac <LCD_Init+0x18>
	}

	// Configure data pins PA1–PA4 as output push-pull
	for (int pin = D4_PIN; pin <= D7_PIN; ++pin) {
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	e033      	b.n	8001c78 <LCD_Init+0xe4>
		GPIOA->MODER &= ~(0x3U << (2 * pin));
 8001c10:	23a0      	movs	r3, #160	@ 0xa0
 8001c12:	05db      	lsls	r3, r3, #23
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2103      	movs	r1, #3
 8001c1c:	4099      	lsls	r1, r3
 8001c1e:	000b      	movs	r3, r1
 8001c20:	43d9      	mvns	r1, r3
 8001c22:	23a0      	movs	r3, #160	@ 0xa0
 8001c24:	05db      	lsls	r3, r3, #23
 8001c26:	400a      	ands	r2, r1
 8001c28:	601a      	str	r2, [r3, #0]
		GPIOA->MODER |=  (0x1U << (2 * pin));
 8001c2a:	23a0      	movs	r3, #160	@ 0xa0
 8001c2c:	05db      	lsls	r3, r3, #23
 8001c2e:	6819      	ldr	r1, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	2201      	movs	r2, #1
 8001c36:	409a      	lsls	r2, r3
 8001c38:	23a0      	movs	r3, #160	@ 0xa0
 8001c3a:	05db      	lsls	r3, r3, #23
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	601a      	str	r2, [r3, #0]
		GPIOA->OTYPER &= ~(1U << pin);
 8001c40:	23a0      	movs	r3, #160	@ 0xa0
 8001c42:	05db      	lsls	r3, r3, #23
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	2101      	movs	r1, #1
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4099      	lsls	r1, r3
 8001c4c:	000b      	movs	r3, r1
 8001c4e:	43d9      	mvns	r1, r3
 8001c50:	23a0      	movs	r3, #160	@ 0xa0
 8001c52:	05db      	lsls	r3, r3, #23
 8001c54:	400a      	ands	r2, r1
 8001c56:	605a      	str	r2, [r3, #4]
		GPIOA->PUPDR  &= ~(0x3U << (2 * pin));
 8001c58:	23a0      	movs	r3, #160	@ 0xa0
 8001c5a:	05db      	lsls	r3, r3, #23
 8001c5c:	68da      	ldr	r2, [r3, #12]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2103      	movs	r1, #3
 8001c64:	4099      	lsls	r1, r3
 8001c66:	000b      	movs	r3, r1
 8001c68:	43d9      	mvns	r1, r3
 8001c6a:	23a0      	movs	r3, #160	@ 0xa0
 8001c6c:	05db      	lsls	r3, r3, #23
 8001c6e:	400a      	ands	r2, r1
 8001c70:	60da      	str	r2, [r3, #12]
	for (int pin = D4_PIN; pin <= D7_PIN; ++pin) {
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3301      	adds	r3, #1
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	ddc8      	ble.n	8001c10 <LCD_Init+0x7c>
	}

	GPIOB->BSRR = LCD_RS_PIN_LOW | LCD_RW_PIN_LOW | LCD_EN_PIN_LOW;
 8001c7e:	4b33      	ldr	r3, [pc, #204]	@ (8001d4c <LCD_Init+0x1b8>)
 8001c80:	22e0      	movs	r2, #224	@ 0xe0
 8001c82:	0512      	lsls	r2, r2, #20
 8001c84:	619a      	str	r2, [r3, #24]
	GPIOA->BSRR = (1U << (D4_PIN + 16)) | (1U << (D5_PIN + 16)) | (1U << (D6_PIN + 16)) | (1U << (D7_PIN + 16));
 8001c86:	23a0      	movs	r3, #160	@ 0xa0
 8001c88:	05db      	lsls	r3, r3, #23
 8001c8a:	22f0      	movs	r2, #240	@ 0xf0
 8001c8c:	0352      	lsls	r2, r2, #13
 8001c8e:	619a      	str	r2, [r3, #24]
	delay_ms(50);
 8001c90:	2032      	movs	r0, #50	@ 0x32
 8001c92:	f7ff fef1 	bl	8001a78 <delay_ms>

	GPIOA->BSRR = (1U << D4_PIN) | (1U << D5_PIN);
 8001c96:	23a0      	movs	r3, #160	@ 0xa0
 8001c98:	05db      	lsls	r3, r3, #23
 8001c9a:	2206      	movs	r2, #6
 8001c9c:	619a      	str	r2, [r3, #24]
	GPIOA->BSRR = (1U << (D6_PIN + 16)) | (1U << (D7_PIN + 16));
 8001c9e:	23a0      	movs	r3, #160	@ 0xa0
 8001ca0:	05db      	lsls	r3, r3, #23
 8001ca2:	22c0      	movs	r2, #192	@ 0xc0
 8001ca4:	0352      	lsls	r2, r2, #13
 8001ca6:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN();
 8001ca8:	f000 f95a 	bl	8001f60 <LCD_Pulse_EN>
	delay_ms(5);
 8001cac:	2005      	movs	r0, #5
 8001cae:	f7ff fee3 	bl	8001a78 <delay_ms>
	LCD_Pulse_EN();
 8001cb2:	f000 f955 	bl	8001f60 <LCD_Pulse_EN>
	delay_us(60);
 8001cb6:	203c      	movs	r0, #60	@ 0x3c
 8001cb8:	f7ff fefa 	bl	8001ab0 <delay_us>
	LCD_Pulse_EN();
 8001cbc:	f000 f950 	bl	8001f60 <LCD_Pulse_EN>
	while (LCD_Busy());
 8001cc0:	46c0      	nop			@ (mov r8, r8)
 8001cc2:	f000 f8dd 	bl	8001e80 <LCD_Busy>
 8001cc6:	1e03      	subs	r3, r0, #0
 8001cc8:	d1fb      	bne.n	8001cc2 <LCD_Init+0x12e>

	GPIOA->BSRR = (1U << (D4_PIN + 16)) | (1U << (D6_PIN + 16)) | (1U << (D7_PIN + 16));
 8001cca:	23a0      	movs	r3, #160	@ 0xa0
 8001ccc:	05db      	lsls	r3, r3, #23
 8001cce:	22d0      	movs	r2, #208	@ 0xd0
 8001cd0:	0352      	lsls	r2, r2, #13
 8001cd2:	619a      	str	r2, [r3, #24]
	GPIOA->BSRR = (1U << D5_PIN);
 8001cd4:	23a0      	movs	r3, #160	@ 0xa0
 8001cd6:	05db      	lsls	r3, r3, #23
 8001cd8:	2204      	movs	r2, #4
 8001cda:	619a      	str	r2, [r3, #24]
	LCD_Pulse_EN();
 8001cdc:	f000 f940 	bl	8001f60 <LCD_Pulse_EN>
	while (LCD_Busy());
 8001ce0:	46c0      	nop			@ (mov r8, r8)
 8001ce2:	f000 f8cd 	bl	8001e80 <LCD_Busy>
 8001ce6:	1e03      	subs	r3, r0, #0
 8001ce8:	d1fb      	bne.n	8001ce2 <LCD_Init+0x14e>

	LCD_Write_Cmd(0x28);
 8001cea:	2028      	movs	r0, #40	@ 0x28
 8001cec:	f000 f89c 	bl	8001e28 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x08);
 8001cf0:	2008      	movs	r0, #8
 8001cf2:	f000 f899 	bl	8001e28 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x01);
 8001cf6:	2001      	movs	r0, #1
 8001cf8:	f000 f896 	bl	8001e28 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x06);
 8001cfc:	2006      	movs	r0, #6
 8001cfe:	f000 f893 	bl	8001e28 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x0F);
 8001d02:	200f      	movs	r0, #15
 8001d04:	f000 f890 	bl	8001e28 <LCD_Write_Cmd>
	LCD_Write_Cmd(0x40);
 8001d08:	2040      	movs	r0, #64	@ 0x40
 8001d0a:	f000 f88d 	bl	8001e28 <LCD_Write_Cmd>

	p = &UserFont[0][0];
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <LCD_Init+0x1bc>)
 8001d10:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < sizeof(UserFont); i++, p++) {
 8001d12:	2300      	movs	r3, #0
 8001d14:	603b      	str	r3, [r7, #0]
 8001d16:	e00c      	b.n	8001d32 <LCD_Init+0x19e>
		LCD_Put_Char(*p);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	b25b      	sxtb	r3, r3
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	0018      	movs	r0, r3
 8001d22:	f000 f897 	bl	8001e54 <LCD_Put_Char>
	for (int i = 0; i < sizeof(UserFont); i++, p++) {
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	603b      	str	r3, [r7, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d36:	d9ef      	bls.n	8001d18 <LCD_Init+0x184>
	}
	LCD_Write_Cmd(0x80);
 8001d38:	2080      	movs	r0, #128	@ 0x80
 8001d3a:	f000 f875 	bl	8001e28 <LCD_Write_Cmd>
}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	46bd      	mov	sp, r7
 8001d42:	b004      	add	sp, #16
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	46c0      	nop			@ (mov r8, r8)
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	50000400 	.word	0x50000400
 8001d50:	08002884 	.word	0x08002884

08001d54 <LCD_Out_Data4>:

void LCD_Out_Data4(uint8_t val) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	0002      	movs	r2, r0
 8001d5c:	1dfb      	adds	r3, r7, #7
 8001d5e:	701a      	strb	r2, [r3, #0]
	(val & 0x01U) ? (GPIOA->BSRR = (1U << D4_PIN)) : (GPIOA->BSRR = (1U << (D4_PIN + 16)));
 8001d60:	1dfb      	adds	r3, r7, #7
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2201      	movs	r2, #1
 8001d66:	4013      	ands	r3, r2
 8001d68:	d004      	beq.n	8001d74 <LCD_Out_Data4+0x20>
 8001d6a:	23a0      	movs	r3, #160	@ 0xa0
 8001d6c:	05db      	lsls	r3, r3, #23
 8001d6e:	2202      	movs	r2, #2
 8001d70:	619a      	str	r2, [r3, #24]
 8001d72:	e004      	b.n	8001d7e <LCD_Out_Data4+0x2a>
 8001d74:	23a0      	movs	r3, #160	@ 0xa0
 8001d76:	05db      	lsls	r3, r3, #23
 8001d78:	2280      	movs	r2, #128	@ 0x80
 8001d7a:	0292      	lsls	r2, r2, #10
 8001d7c:	619a      	str	r2, [r3, #24]
	(val & 0x02U) ? (GPIOA->BSRR = (1U << D5_PIN)) : (GPIOA->BSRR = (1U << (D5_PIN + 16)));
 8001d7e:	1dfb      	adds	r3, r7, #7
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2202      	movs	r2, #2
 8001d84:	4013      	ands	r3, r2
 8001d86:	d004      	beq.n	8001d92 <LCD_Out_Data4+0x3e>
 8001d88:	23a0      	movs	r3, #160	@ 0xa0
 8001d8a:	05db      	lsls	r3, r3, #23
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	619a      	str	r2, [r3, #24]
 8001d90:	e004      	b.n	8001d9c <LCD_Out_Data4+0x48>
 8001d92:	23a0      	movs	r3, #160	@ 0xa0
 8001d94:	05db      	lsls	r3, r3, #23
 8001d96:	2280      	movs	r2, #128	@ 0x80
 8001d98:	02d2      	lsls	r2, r2, #11
 8001d9a:	619a      	str	r2, [r3, #24]
	(val & 0x04U) ? (GPIOA->BSRR = (1U << D6_PIN)) : (GPIOA->BSRR = (1U << (D6_PIN + 16)));
 8001d9c:	1dfb      	adds	r3, r7, #7
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2204      	movs	r2, #4
 8001da2:	4013      	ands	r3, r2
 8001da4:	d004      	beq.n	8001db0 <LCD_Out_Data4+0x5c>
 8001da6:	23a0      	movs	r3, #160	@ 0xa0
 8001da8:	05db      	lsls	r3, r3, #23
 8001daa:	2208      	movs	r2, #8
 8001dac:	619a      	str	r2, [r3, #24]
 8001dae:	e004      	b.n	8001dba <LCD_Out_Data4+0x66>
 8001db0:	23a0      	movs	r3, #160	@ 0xa0
 8001db2:	05db      	lsls	r3, r3, #23
 8001db4:	2280      	movs	r2, #128	@ 0x80
 8001db6:	0312      	lsls	r2, r2, #12
 8001db8:	619a      	str	r2, [r3, #24]
	(val & 0x08U) ? (GPIOA->BSRR = (1U << D7_PIN)) : (GPIOA->BSRR = (1U << (D7_PIN + 16)));
 8001dba:	1dfb      	adds	r3, r7, #7
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2208      	movs	r2, #8
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d004      	beq.n	8001dce <LCD_Out_Data4+0x7a>
 8001dc4:	23a0      	movs	r3, #160	@ 0xa0
 8001dc6:	05db      	lsls	r3, r3, #23
 8001dc8:	2210      	movs	r2, #16
 8001dca:	619a      	str	r2, [r3, #24]
}
 8001dcc:	e004      	b.n	8001dd8 <LCD_Out_Data4+0x84>
	(val & 0x08U) ? (GPIOA->BSRR = (1U << D7_PIN)) : (GPIOA->BSRR = (1U << (D7_PIN + 16)));
 8001dce:	23a0      	movs	r3, #160	@ 0xa0
 8001dd0:	05db      	lsls	r3, r3, #23
 8001dd2:	2280      	movs	r2, #128	@ 0x80
 8001dd4:	0352      	lsls	r2, r2, #13
 8001dd6:	619a      	str	r2, [r3, #24]
}
 8001dd8:	46c0      	nop			@ (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b002      	add	sp, #8
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <LCD_Write_Byte>:

// Remaining functions (LCD_Write_Byte, LCD_Write_Cmd, LCD_Put_Char, etc.) stay as-is.
//Funcion que escribe 1 byte de datos en el LCD
void LCD_Write_Byte(uint8_t val){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	0002      	movs	r2, r0
 8001de8:	1dfb      	adds	r3, r7, #7
 8001dea:	701a      	strb	r2, [r3, #0]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 8001dec:	1dfb      	adds	r3, r7, #7
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	091b      	lsrs	r3, r3, #4
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	0018      	movs	r0, r3
 8001df6:	f7ff ffad 	bl	8001d54 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 8001dfa:	f000 f8b1 	bl	8001f60 <LCD_Pulse_EN>
	LCD_Out_Data4( val & 0x0FU );
 8001dfe:	1dfb      	adds	r3, r7, #7
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	220f      	movs	r2, #15
 8001e04:	4013      	ands	r3, r2
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f7ff ffa3 	bl	8001d54 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 8001e0e:	f000 f8a7 	bl	8001f60 <LCD_Pulse_EN>
	while( LCD_Busy( ) );
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	f000 f834 	bl	8001e80 <LCD_Busy>
 8001e18:	1e03      	subs	r3, r0, #0
 8001e1a:	d1fb      	bne.n	8001e14 <LCD_Write_Byte+0x34>
}
 8001e1c:	46c0      	nop			@ (mov r8, r8)
 8001e1e:	46c0      	nop			@ (mov r8, r8)
 8001e20:	46bd      	mov	sp, r7
 8001e22:	b002      	add	sp, #8
 8001e24:	bd80      	pop	{r7, pc}
	...

08001e28 <LCD_Write_Cmd>:
//Funcion que escribe un comando en el LCD
void LCD_Write_Cmd(uint8_t val){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	0002      	movs	r2, r0
 8001e30:	1dfb      	adds	r3, r7, #7
 8001e32:	701a      	strb	r2, [r3, #0]
	GPIOB->BSRR	=	LCD_RS_PIN_LOW;
 8001e34:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <LCD_Write_Cmd+0x28>)
 8001e36:	2280      	movs	r2, #128	@ 0x80
 8001e38:	0492      	lsls	r2, r2, #18
 8001e3a:	619a      	str	r2, [r3, #24]
	LCD_Write_Byte( val );
 8001e3c:	1dfb      	adds	r3, r7, #7
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	0018      	movs	r0, r3
 8001e42:	f7ff ffcd 	bl	8001de0 <LCD_Write_Byte>
}
 8001e46:	46c0      	nop			@ (mov r8, r8)
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b002      	add	sp, #8
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	46c0      	nop			@ (mov r8, r8)
 8001e50:	50000400 	.word	0x50000400

08001e54 <LCD_Put_Char>:
//Escribe un caracter ASCII en el LCD
void LCD_Put_Char(uint8_t c){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	0002      	movs	r2, r0
 8001e5c:	1dfb      	adds	r3, r7, #7
 8001e5e:	701a      	strb	r2, [r3, #0]
	GPIOB->BSRR	=	LCD_RS_PIN_HIGH;
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <LCD_Put_Char+0x28>)
 8001e62:	2280      	movs	r2, #128	@ 0x80
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	619a      	str	r2, [r3, #24]
	LCD_Write_Byte( c );
 8001e68:	1dfb      	adds	r3, r7, #7
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff ffb7 	bl	8001de0 <LCD_Write_Byte>
}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			@ (mov r8, r8)
 8001e7c:	50000400 	.word	0x50000400

08001e80 <LCD_Busy>:
		if( f )
			LCD_Put_Char( ch[ i ] );
	}
}
//Funcion que provoca tiempos de espera en el LCD
char LCD_Busy(void){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
/**
 * Configuracion de D7 as input floating
 */
	GPIOB->PUPDR &= ~( 0x3UL << 30U );
 8001e84:	4b34      	ldr	r3, [pc, #208]	@ (8001f58 <LCD_Busy+0xd8>)
 8001e86:	68da      	ldr	r2, [r3, #12]
 8001e88:	4b33      	ldr	r3, [pc, #204]	@ (8001f58 <LCD_Busy+0xd8>)
 8001e8a:	0092      	lsls	r2, r2, #2
 8001e8c:	0892      	lsrs	r2, r2, #2
 8001e8e:	60da      	str	r2, [r3, #12]
	GPIOB->MODER &= ~( 0x3UL << 30U );
 8001e90:	4b31      	ldr	r3, [pc, #196]	@ (8001f58 <LCD_Busy+0xd8>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b30      	ldr	r3, [pc, #192]	@ (8001f58 <LCD_Busy+0xd8>)
 8001e96:	0092      	lsls	r2, r2, #2
 8001e98:	0892      	lsrs	r2, r2, #2
 8001e9a:	601a      	str	r2, [r3, #0]
	GPIOB->BSRR	  =	 LCD_RS_PIN_LOW;
 8001e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001f58 <LCD_Busy+0xd8>)
 8001e9e:	2280      	movs	r2, #128	@ 0x80
 8001ea0:	0492      	lsls	r2, r2, #18
 8001ea2:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	  =	 LCD_RW_PIN_HIGH;
 8001ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ea6:	2280      	movs	r2, #128	@ 0x80
 8001ea8:	00d2      	lsls	r2, r2, #3
 8001eaa:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR	  =	 LCD_EN_PIN_HIGH;
 8001eac:	4b2a      	ldr	r3, [pc, #168]	@ (8001f58 <LCD_Busy+0xd8>)
 8001eae:	2280      	movs	r2, #128	@ 0x80
 8001eb0:	0112      	lsls	r2, r2, #4
 8001eb2:	619a      	str	r2, [r3, #24]
	delay_us(100); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for 100us
 8001eb4:	2064      	movs	r0, #100	@ 0x64
 8001eb6:	f7ff fdfb 	bl	8001ab0 <delay_us>
	if(( GPIOB->IDR	& LCD_D7_PIN_HIGH )) {
 8001eba:	4b27      	ldr	r3, [pc, #156]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	2380      	movs	r3, #128	@ 0x80
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d022      	beq.n	8001f0c <LCD_Busy+0x8c>
		GPIOB->BSRR	=  LCD_EN_PIN_LOW;
 8001ec6:	4b24      	ldr	r3, [pc, #144]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ec8:	2280      	movs	r2, #128	@ 0x80
 8001eca:	0512      	lsls	r2, r2, #20
 8001ecc:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR	=	 LCD_RW_PIN_LOW;
 8001ece:	4b22      	ldr	r3, [pc, #136]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ed0:	2280      	movs	r2, #128	@ 0x80
 8001ed2:	04d2      	lsls	r2, r2, #19
 8001ed4:	619a      	str	r2, [r3, #24]
/**
 * Configuracion de D7 as output push-pull
 */
	GPIOB->PUPDR  &= ~( 0x3UL << 30U );
 8001ed6:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	4b1f      	ldr	r3, [pc, #124]	@ (8001f58 <LCD_Busy+0xd8>)
 8001edc:	0092      	lsls	r2, r2, #2
 8001ede:	0892      	lsrs	r2, r2, #2
 8001ee0:	60da      	str	r2, [r3, #12]
 	GPIOB->OTYPER &= ~( 0x1UL << 15U );
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ee4:	685a      	ldr	r2, [r3, #4]
 8001ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ee8:	491c      	ldr	r1, [pc, #112]	@ (8001f5c <LCD_Busy+0xdc>)
 8001eea:	400a      	ands	r2, r1
 8001eec:	605a      	str	r2, [r3, #4]
 	GPIOB->MODER  &= ~( 0x2UL << 30U );
 8001eee:	4b1a      	ldr	r3, [pc, #104]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <LCD_Busy+0xd8>)
 8001ef4:	0052      	lsls	r2, r2, #1
 8001ef6:	0852      	lsrs	r2, r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]
 	GPIOB->MODER  |=  ( 0x1UL << 30U );
 8001efa:	4b17      	ldr	r3, [pc, #92]	@ (8001f58 <LCD_Busy+0xd8>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f00:	2180      	movs	r1, #128	@ 0x80
 8001f02:	05c9      	lsls	r1, r1, #23
 8001f04:	430a      	orrs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]
		return 1;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e021      	b.n	8001f50 <LCD_Busy+0xd0>
	} else {
		GPIOB->BSRR	=  LCD_EN_PIN_LOW;
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f0e:	2280      	movs	r2, #128	@ 0x80
 8001f10:	0512      	lsls	r2, r2, #20
 8001f12:	619a      	str	r2, [r3, #24]
		GPIOB->BSRR	=	 LCD_RW_PIN_LOW;
 8001f14:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f16:	2280      	movs	r2, #128	@ 0x80
 8001f18:	04d2      	lsls	r2, r2, #19
 8001f1a:	619a      	str	r2, [r3, #24]
/**
 * Configuracion de D7 as output push-pull
 */
		GPIOB->PUPDR  &= ~( 0x3UL << 30U );
 8001f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f22:	0092      	lsls	r2, r2, #2
 8001f24:	0892      	lsrs	r2, r2, #2
 8001f26:	60da      	str	r2, [r3, #12]
		GPIOB->OTYPER &= ~( 0x1UL << 15U );
 8001f28:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f2e:	490b      	ldr	r1, [pc, #44]	@ (8001f5c <LCD_Busy+0xdc>)
 8001f30:	400a      	ands	r2, r1
 8001f32:	605a      	str	r2, [r3, #4]
	 	GPIOB->MODER  &= ~( 0x2UL << 30U );
 8001f34:	4b08      	ldr	r3, [pc, #32]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b07      	ldr	r3, [pc, #28]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f3a:	0052      	lsls	r2, r2, #1
 8001f3c:	0852      	lsrs	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]
	 	GPIOB->MODER  |=  ( 0x1UL << 30U );
 8001f40:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b04      	ldr	r3, [pc, #16]	@ (8001f58 <LCD_Busy+0xd8>)
 8001f46:	2180      	movs	r1, #128	@ 0x80
 8001f48:	05c9      	lsls	r1, r1, #23
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]
			return 0;
 8001f4e:	2300      	movs	r3, #0
		}
	}
 8001f50:	0018      	movs	r0, r3
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	46c0      	nop			@ (mov r8, r8)
 8001f58:	50000400 	.word	0x50000400
 8001f5c:	ffff7fff 	.word	0xffff7fff

08001f60 <LCD_Pulse_EN>:
	//Funcion que genera un pulso en el pin EN del LCD
	void LCD_Pulse_EN(void){
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
		GPIOB->BSRR	=	LCD_EN_PIN_LOW;//
 8001f64:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <LCD_Pulse_EN+0x34>)
 8001f66:	2280      	movs	r2, #128	@ 0x80
 8001f68:	0512      	lsls	r2, r2, #20
 8001f6a:	619a      	str	r2, [r3, #24]
		delay_us(10); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	10us
 8001f6c:	200a      	movs	r0, #10
 8001f6e:	f7ff fd9f 	bl	8001ab0 <delay_us>
		GPIOB->BSRR	=	LCD_EN_PIN_HIGH;
 8001f72:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <LCD_Pulse_EN+0x34>)
 8001f74:	2280      	movs	r2, #128	@ 0x80
 8001f76:	0112      	lsls	r2, r2, #4
 8001f78:	619a      	str	r2, [r3, #24]
		delay_us(10);// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	10us
 8001f7a:	200a      	movs	r0, #10
 8001f7c:	f7ff fd98 	bl	8001ab0 <delay_us>
		GPIOB->BSRR	=	LCD_EN_PIN_LOW;
 8001f80:	4b04      	ldr	r3, [pc, #16]	@ (8001f94 <LCD_Pulse_EN+0x34>)
 8001f82:	2280      	movs	r2, #128	@ 0x80
 8001f84:	0512      	lsls	r2, r2, #20
 8001f86:	619a      	str	r2, [r3, #24]
		delay_ms(1); // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! wait for	1ms
 8001f88:	2001      	movs	r0, #1
 8001f8a:	f7ff fd75 	bl	8001a78 <delay_ms>
	}
 8001f8e:	46c0      	nop			@ (mov r8, r8)
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	50000400 	.word	0x50000400

08001f98 <main>:

void Break_PWM( void );		// Use push button to break PWM

/* Superloop structure */
int main(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
	/* Initialization of Peripherals */
	USER_RCC_Init(); 				// Set CLK to 48MHz
 8001f9c:	f000 f824 	bl	8001fe8 <USER_RCC_Init>
	USER_SysTick_Init();		//
 8001fa0:	f000 f8fa 	bl	8002198 <USER_SysTick_Init>
  USER_GPIO_Init();				// Initialize push button (break)
 8001fa4:	f7ff fdac 	bl	8001b00 <USER_GPIO_Init>
  USER_TIM3_PWM_Init();		// Set TIM3 CH1-4 to PWM
 8001fa8:	f000 f934 	bl	8002214 <USER_TIM3_PWM_Init>
  USER_TIM14_Init();			// Enable TIM14 for Delay
 8001fac:	f000 faa0 	bl	80024f0 <USER_TIM14_Init>
	USER_UART1_Init();			// Enable Full-Duplex UART communication
 8001fb0:	f000 fb2e 	bl	8002610 <USER_UART1_Init>
	LCD_Init();							// Initialize LCD
 8001fb4:	f7ff fdee 	bl	8001b94 <LCD_Init>
	USER_ADC_Init();
 8001fb8:	f000 f850 	bl	800205c <USER_ADC_Init>


  //Set initial values
  USER_Set_PWM_Duty(50);	// this function doesn't work
 8001fbc:	2032      	movs	r0, #50	@ 0x32
 8001fbe:	f000 faf5 	bl	80025ac <USER_Set_PWM_Duty>

  for(;;){
  	  USER_Set_PWM_Duty(20);
 8001fc2:	2014      	movs	r0, #20
 8001fc4:	f000 faf2 	bl	80025ac <USER_Set_PWM_Duty>
  	  delay_ms(1000);
 8001fc8:	23fa      	movs	r3, #250	@ 0xfa
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f7ff fd53 	bl	8001a78 <delay_ms>
  	  USER_Set_PWM_Duty(80);
 8001fd2:	2050      	movs	r0, #80	@ 0x50
 8001fd4:	f000 faea 	bl	80025ac <USER_Set_PWM_Duty>
  	  delay_ms(1000);
 8001fd8:	23fa      	movs	r3, #250	@ 0xfa
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f7ff fd4b 	bl	8001a78 <delay_ms>
  	  USER_Set_PWM_Duty(20);
 8001fe2:	46c0      	nop			@ (mov r8, r8)
 8001fe4:	e7ed      	b.n	8001fc2 <main+0x2a>
	...

08001fe8 <USER_RCC_Init>:

#include <stdint.h>
#include "rcc_init.h"
#include "main.h"

void USER_RCC_Init( void ){
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	/* System Clock (SYSCLK) configuration for 48 MHz */
	FLASH->ACR	&= ~( 0x6UL <<  0U );// 2 HCLK cycles latency, if SYSCLK >=24MHz <=48MHz
 8001fec:	4b17      	ldr	r3, [pc, #92]	@ (800204c <USER_RCC_Init+0x64>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b16      	ldr	r3, [pc, #88]	@ (800204c <USER_RCC_Init+0x64>)
 8001ff2:	2106      	movs	r1, #6
 8001ff4:	438a      	bics	r2, r1
 8001ff6:	601a      	str	r2, [r3, #0]
	FLASH->ACR	|=  ( 0x1UL <<  0U );// 2 HCLK cycles latency, if SYSCLK >=24MHz <=48MHz
 8001ff8:	4b14      	ldr	r3, [pc, #80]	@ (800204c <USER_RCC_Init+0x64>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	4b13      	ldr	r3, [pc, #76]	@ (800204c <USER_RCC_Init+0x64>)
 8001ffe:	2101      	movs	r1, #1
 8002000:	430a      	orrs	r2, r1
 8002002:	601a      	str	r2, [r3, #0]
	while(( FLASH->ACR & ( 0x7UL <<  0U )) != 0x001UL );// wait until LATENCY[2:0]=001
 8002004:	46c0      	nop			@ (mov r8, r8)
 8002006:	4b11      	ldr	r3, [pc, #68]	@ (800204c <USER_RCC_Init+0x64>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2207      	movs	r2, #7
 800200c:	4013      	ands	r3, r2
 800200e:	2b01      	cmp	r3, #1
 8002010:	d1f9      	bne.n	8002006 <USER_RCC_Init+0x1e>
	RCC->CR		&= ~( 0x7UL << 11U );// select HSISYS division factor by 1
 8002012:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <USER_RCC_Init+0x68>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <USER_RCC_Init+0x68>)
 8002018:	490e      	ldr	r1, [pc, #56]	@ (8002054 <USER_RCC_Init+0x6c>)
 800201a:	400a      	ands	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
	while(!( RCC->CR & ( 0x1UL << 10U )));// wait until HSISYS is stable and ready
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <USER_RCC_Init+0x68>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	2380      	movs	r3, #128	@ 0x80
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	4013      	ands	r3, r2
 800202a:	d0f9      	beq.n	8002020 <USER_RCC_Init+0x38>
	RCC->CFGR	&= ~( 0x7UL <<  0U );// select HSISYS as the SYSCLK clock source
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <USER_RCC_Init+0x68>)
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <USER_RCC_Init+0x68>)
 8002032:	2107      	movs	r1, #7
 8002034:	438a      	bics	r2, r1
 8002036:	609a      	str	r2, [r3, #8]
	RCC->CFGR	&= ~( 0x1UL << 11U );// select HCLK division factor by 1
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <USER_RCC_Init+0x68>)
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <USER_RCC_Init+0x68>)
 800203e:	4906      	ldr	r1, [pc, #24]	@ (8002058 <USER_RCC_Init+0x70>)
 8002040:	400a      	ands	r2, r1
 8002042:	609a      	str	r2, [r3, #8]
}
 8002044:	46c0      	nop			@ (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			@ (mov r8, r8)
 800204c:	40022000 	.word	0x40022000
 8002050:	40021000 	.word	0x40021000
 8002054:	ffffc7ff 	.word	0xffffc7ff
 8002058:	fffff7ff 	.word	0xfffff7ff

0800205c <USER_ADC_Init>:
//	/* STEP 8. Enable the ADC module */
//	ADC->CR |= (0x1UL << 0U);
//	while(!(ADC->ISR & (0x1UL << 0U)));// wait until ADC is ready to start conversion
//}

void USER_ADC_Init(void){
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	// Enable ADC peripheral clock
	RCC->APBENR2 |= (0x1UL << 20U);
 8002060:	4b48      	ldr	r3, [pc, #288]	@ (8002184 <USER_ADC_Init+0x128>)
 8002062:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002064:	4b47      	ldr	r3, [pc, #284]	@ (8002184 <USER_ADC_Init+0x128>)
 8002066:	2180      	movs	r1, #128	@ 0x80
 8002068:	0349      	lsls	r1, r1, #13
 800206a:	430a      	orrs	r2, r1
 800206c:	641a      	str	r2, [r3, #64]	@ 0x40

	// Configure PA0 as analog input (ADC_IN0)
	GPIOA->PUPDR &= ~(0x3UL << 0U);
 800206e:	23a0      	movs	r3, #160	@ 0xa0
 8002070:	05db      	lsls	r3, r3, #23
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	23a0      	movs	r3, #160	@ 0xa0
 8002076:	05db      	lsls	r3, r3, #23
 8002078:	2103      	movs	r1, #3
 800207a:	438a      	bics	r2, r1
 800207c:	60da      	str	r2, [r3, #12]
	GPIOA->MODER |=  (0x3UL << 0U);
 800207e:	23a0      	movs	r3, #160	@ 0xa0
 8002080:	05db      	lsls	r3, r3, #23
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	23a0      	movs	r3, #160	@ 0xa0
 8002086:	05db      	lsls	r3, r3, #23
 8002088:	2103      	movs	r1, #3
 800208a:	430a      	orrs	r2, r1
 800208c:	601a      	str	r2, [r3, #0]

	// Select ADC clock source (default: SYSCLK)
	ADC->CFGR2 &= ~(0x3UL << 30U);
 800208e:	4b3e      	ldr	r3, [pc, #248]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002090:	691a      	ldr	r2, [r3, #16]
 8002092:	4b3d      	ldr	r3, [pc, #244]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002094:	0092      	lsls	r2, r2, #2
 8002096:	0892      	lsrs	r2, r2, #2
 8002098:	611a      	str	r2, [r3, #16]

	// Set ADC clock prescaler
	ADC->CCR &= ~(0xEUL << 18U);
 800209a:	4a3b      	ldr	r2, [pc, #236]	@ (8002188 <USER_ADC_Init+0x12c>)
 800209c:	23c2      	movs	r3, #194	@ 0xc2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	58d3      	ldr	r3, [r2, r3]
 80020a2:	4939      	ldr	r1, [pc, #228]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020a4:	4a39      	ldr	r2, [pc, #228]	@ (800218c <USER_ADC_Init+0x130>)
 80020a6:	401a      	ands	r2, r3
 80020a8:	23c2      	movs	r3, #194	@ 0xc2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	50ca      	str	r2, [r1, r3]
	ADC->CCR |=  (0x1UL << 18U); // ÷2
 80020ae:	4a36      	ldr	r2, [pc, #216]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020b0:	23c2      	movs	r3, #194	@ 0xc2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	58d3      	ldr	r3, [r2, r3]
 80020b6:	4934      	ldr	r1, [pc, #208]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020b8:	2280      	movs	r2, #128	@ 0x80
 80020ba:	02d2      	lsls	r2, r2, #11
 80020bc:	431a      	orrs	r2, r3
 80020be:	23c2      	movs	r3, #194	@ 0xc2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	50ca      	str	r2, [r1, r3]

	// Ensure ADC is disabled before proceeding
	if (ADC->CR & (1U << 0)) {
 80020c4:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2201      	movs	r2, #1
 80020ca:	4013      	ands	r3, r2
 80020cc:	d00b      	beq.n	80020e6 <USER_ADC_Init+0x8a>
		ADC->CR |= (1U << 1); // ADDIS
 80020ce:	4b2e      	ldr	r3, [pc, #184]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020d4:	2102      	movs	r1, #2
 80020d6:	430a      	orrs	r2, r1
 80020d8:	609a      	str	r2, [r3, #8]
		while (ADC->CR & (1U << 0)); // Wait until ADEN == 0
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	2201      	movs	r2, #1
 80020e2:	4013      	ands	r3, r2
 80020e4:	d1fa      	bne.n	80020dc <USER_ADC_Init+0x80>
	}

	// Enable internal voltage regulator for ADC
	ADC->CR |= (1U << 28); // ADVREGEN
 80020e6:	4b28      	ldr	r3, [pc, #160]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	4b27      	ldr	r3, [pc, #156]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020ec:	2180      	movs	r1, #128	@ 0x80
 80020ee:	0549      	lsls	r1, r1, #21
 80020f0:	430a      	orrs	r2, r1
 80020f2:	609a      	str	r2, [r3, #8]
	SysTick_Delay(2); // Wait at least 20µs for regulator startup
 80020f4:	2002      	movs	r0, #2
 80020f6:	f000 f865 	bl	80021c4 <SysTick_Delay>

	// Perform calibration
	ADC->CR &= ~(1U << 0); // Ensure ADEN == 0
 80020fa:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <USER_ADC_Init+0x12c>)
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	4b22      	ldr	r3, [pc, #136]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002100:	2101      	movs	r1, #1
 8002102:	438a      	bics	r2, r1
 8002104:	609a      	str	r2, [r3, #8]
	ADC->CR |= (1U << 31); // Start calibration (ADCAL)
 8002106:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	4b1f      	ldr	r3, [pc, #124]	@ (8002188 <USER_ADC_Init+0x12c>)
 800210c:	2180      	movs	r1, #128	@ 0x80
 800210e:	0609      	lsls	r1, r1, #24
 8002110:	430a      	orrs	r2, r1
 8002112:	609a      	str	r2, [r3, #8]
	while (ADC->CR & (1U << 31)); // Wait until calibration completes
 8002114:	46c0      	nop			@ (mov r8, r8)
 8002116:	4b1c      	ldr	r3, [pc, #112]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2b00      	cmp	r3, #0
 800211c:	dbfb      	blt.n	8002116 <USER_ADC_Init+0xba>

	// Configure input channel
	ADC->ISR &= ~(1U << 13); // Clear CCRDY
 800211e:	4b1a      	ldr	r3, [pc, #104]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002124:	491a      	ldr	r1, [pc, #104]	@ (8002190 <USER_ADC_Init+0x134>)
 8002126:	400a      	ands	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
	ADC->CFGR1 &= ~((1U << 21) | (1U << 2)); // CHSELRMOD = 0, SCANDIR = 0
 800212a:	4b17      	ldr	r3, [pc, #92]	@ (8002188 <USER_ADC_Init+0x12c>)
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	4b16      	ldr	r3, [pc, #88]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002130:	4918      	ldr	r1, [pc, #96]	@ (8002194 <USER_ADC_Init+0x138>)
 8002132:	400a      	ands	r2, r1
 8002134:	60da      	str	r2, [r3, #12]
	ADC->CHSELR = (1U << 0); // Select channel IN0
 8002136:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002138:	2201      	movs	r2, #1
 800213a:	629a      	str	r2, [r3, #40]	@ 0x28
	while (!(ADC->ISR & (1U << 13))); // Wait for CCRDY
 800213c:	46c0      	nop			@ (mov r8, r8)
 800213e:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	2380      	movs	r3, #128	@ 0x80
 8002144:	019b      	lsls	r3, r3, #6
 8002146:	4013      	ands	r3, r2
 8002148:	d0f9      	beq.n	800213e <USER_ADC_Init+0xe2>

	// Configure sampling time
	ADC->SMPR &= ~(0x7UL << 0U); // Minimal sample time
 800214a:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <USER_ADC_Init+0x12c>)
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002150:	2107      	movs	r1, #7
 8002152:	438a      	bics	r2, r1
 8002154:	615a      	str	r2, [r3, #20]

	// Enable ADC
	ADC->ISR |= (1U << 0); // Clear ADRDY
 8002156:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <USER_ADC_Init+0x12c>)
 800215c:	2101      	movs	r1, #1
 800215e:	430a      	orrs	r2, r1
 8002160:	601a      	str	r2, [r3, #0]
	ADC->CR |= (1U << 0);  // Set ADEN
 8002162:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002168:	2101      	movs	r1, #1
 800216a:	430a      	orrs	r2, r1
 800216c:	609a      	str	r2, [r3, #8]
	while (!(ADC->ISR & (1U << 0))); // Wait until ADC is ready (ADRDY)
 800216e:	46c0      	nop			@ (mov r8, r8)
 8002170:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <USER_ADC_Init+0x12c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2201      	movs	r2, #1
 8002176:	4013      	ands	r3, r2
 8002178:	d0fa      	beq.n	8002170 <USER_ADC_Init+0x114>
}
 800217a:	46c0      	nop			@ (mov r8, r8)
 800217c:	46c0      	nop			@ (mov r8, r8)
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	46c0      	nop			@ (mov r8, r8)
 8002184:	40021000 	.word	0x40021000
 8002188:	40012400 	.word	0x40012400
 800218c:	ffc7ffff 	.word	0xffc7ffff
 8002190:	ffffdfff 	.word	0xffffdfff
 8002194:	ffdffffb 	.word	0xffdffffb

08002198 <USER_SysTick_Init>:

#include <stdint.h>
#include "main.h"
#include "user_core_cm0plus.h"

void USER_SysTick_Init(void){
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  // Reloj del sistema = 48 MHz
  // SysTick es de 24 bits, así que máximo 2^24-1 = 16,777,215
  // Para 1ms: 48,000,000 / 1000 ciclos
  Systick->RVR  = 48000 - 1;//          Carga para 1ms
 800219c:	4b07      	ldr	r3, [pc, #28]	@ (80021bc <USER_SysTick_Init+0x24>)
 800219e:	4a08      	ldr	r2, [pc, #32]	@ (80021c0 <USER_SysTick_Init+0x28>)
 80021a0:	605a      	str	r2, [r3, #4]
  Systick->CVR  = 0;//                  Reinicia el contador
 80021a2:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <USER_SysTick_Init+0x24>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	609a      	str	r2, [r3, #8]
  Systick->CSR |=  (0x1UL << 2U);//  Selecciona el reloj del procesador como el Systick
 80021a8:	4b04      	ldr	r3, [pc, #16]	@ (80021bc <USER_SysTick_Init+0x24>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b03      	ldr	r3, [pc, #12]	@ (80021bc <USER_SysTick_Init+0x24>)
 80021ae:	2104      	movs	r1, #4
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
}
 80021b4:	46c0      	nop			@ (mov r8, r8)
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	46c0      	nop			@ (mov r8, r8)
 80021bc:	e000e010 	.word	0xe000e010
 80021c0:	0000bb7f 	.word	0x0000bb7f

080021c4 <SysTick_Delay>:

void SysTick_Delay(uint32_t time) {
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  Systick->CSR |= (0x1UL << 0U);//  Inicia el Systick
 80021cc:	4b10      	ldr	r3, [pc, #64]	@ (8002210 <SysTick_Delay+0x4c>)
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002210 <SysTick_Delay+0x4c>)
 80021d2:	2101      	movs	r1, #1
 80021d4:	430a      	orrs	r2, r1
 80021d6:	601a      	str	r2, [r3, #0]
  for(uint32_t i = 0; i < time; i++){
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	e009      	b.n	80021f2 <SysTick_Delay+0x2e>
    // Espera a que el bit COUNTFLAG se ponga en 1 (cuando se desborda)
     while(!(Systick->CSR & (0x1UL << 16U)));
 80021de:	46c0      	nop			@ (mov r8, r8)
 80021e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <SysTick_Delay+0x4c>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	2380      	movs	r3, #128	@ 0x80
 80021e6:	025b      	lsls	r3, r3, #9
 80021e8:	4013      	ands	r3, r2
 80021ea:	d0f9      	beq.n	80021e0 <SysTick_Delay+0x1c>
  for(uint32_t i = 0; i < time; i++){
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	3301      	adds	r3, #1
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d3f1      	bcc.n	80021de <SysTick_Delay+0x1a>
  }
  Systick->CSR &= ~(0x1UL << 0U);//  Detiene el SysTick
 80021fa:	4b05      	ldr	r3, [pc, #20]	@ (8002210 <SysTick_Delay+0x4c>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	4b04      	ldr	r3, [pc, #16]	@ (8002210 <SysTick_Delay+0x4c>)
 8002200:	2101      	movs	r1, #1
 8002202:	438a      	bics	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	46c0      	nop			@ (mov r8, r8)
 8002208:	46bd      	mov	sp, r7
 800220a:	b004      	add	sp, #16
 800220c:	bd80      	pop	{r7, pc}
 800220e:	46c0      	nop			@ (mov r8, r8)
 8002210:	e000e010 	.word	0xe000e010

08002214 <USER_TIM3_PWM_Init>:
 */

#include <stdint.h>
#include "user_tim.h"

void USER_TIM3_PWM_Init( void ){
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
	/* STEP 0 Enable the clock signal for the TIM3 and GPIOB peripherals */
	RCC->IOPENR  |= (1U << 1);  // Enable GPIOB clock
 800221a:	4ba3      	ldr	r3, [pc, #652]	@ (80024a8 <USER_TIM3_PWM_Init+0x294>)
 800221c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800221e:	4ba2      	ldr	r3, [pc, #648]	@ (80024a8 <USER_TIM3_PWM_Init+0x294>)
 8002220:	2102      	movs	r1, #2
 8002222:	430a      	orrs	r2, r1
 8002224:	635a      	str	r2, [r3, #52]	@ 0x34
	RCC->APBENR1 |= (1U << 1);  // Enable TIM3 clock
 8002226:	4ba0      	ldr	r3, [pc, #640]	@ (80024a8 <USER_TIM3_PWM_Init+0x294>)
 8002228:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800222a:	4b9f      	ldr	r3, [pc, #636]	@ (80024a8 <USER_TIM3_PWM_Init+0x294>)
 800222c:	2102      	movs	r1, #2
 800222e:	430a      	orrs	r2, r1
 8002230:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* STEP 0.1 Configure GPIOBs to use PWM
	 	 Note: ON THE REFERENCE MANUAL, PAGE 194 OR TABLE 8.5.12,
			IT CAN BE FOUND HOW TO CONFIGURE THE AFR*/

	// PB4 (CH1 - AF1)
	GPIOB->AFRL &= ~(0xFUL << 16U);
 8002232:	4b9e      	ldr	r3, [pc, #632]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002234:	6a1a      	ldr	r2, [r3, #32]
 8002236:	4b9d      	ldr	r3, [pc, #628]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002238:	499d      	ldr	r1, [pc, #628]	@ (80024b0 <USER_TIM3_PWM_Init+0x29c>)
 800223a:	400a      	ands	r2, r1
 800223c:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  (0x1UL << 16U);
 800223e:	4b9b      	ldr	r3, [pc, #620]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002240:	6a1a      	ldr	r2, [r3, #32]
 8002242:	4b9a      	ldr	r3, [pc, #616]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002244:	2180      	movs	r1, #128	@ 0x80
 8002246:	0249      	lsls	r1, r1, #9
 8002248:	430a      	orrs	r2, r1
 800224a:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR &= ~(0x3UL << 8U);
 800224c:	4b97      	ldr	r3, [pc, #604]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800224e:	68da      	ldr	r2, [r3, #12]
 8002250:	4b96      	ldr	r3, [pc, #600]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002252:	4998      	ldr	r1, [pc, #608]	@ (80024b4 <USER_TIM3_PWM_Init+0x2a0>)
 8002254:	400a      	ands	r2, r1
 8002256:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER &= ~(1U << 4);
 8002258:	4b94      	ldr	r3, [pc, #592]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4b93      	ldr	r3, [pc, #588]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800225e:	2110      	movs	r1, #16
 8002260:	438a      	bics	r2, r1
 8002262:	605a      	str	r2, [r3, #4]
	GPIOB->MODER &= ~(0x3UL << 8U);
 8002264:	4b91      	ldr	r3, [pc, #580]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b90      	ldr	r3, [pc, #576]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800226a:	4992      	ldr	r1, [pc, #584]	@ (80024b4 <USER_TIM3_PWM_Init+0x2a0>)
 800226c:	400a      	ands	r2, r1
 800226e:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |=  (0x2UL << 8U);
 8002270:	4b8e      	ldr	r3, [pc, #568]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b8d      	ldr	r3, [pc, #564]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002276:	2180      	movs	r1, #128	@ 0x80
 8002278:	0089      	lsls	r1, r1, #2
 800227a:	430a      	orrs	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

	// PB5 (CH2 - AF1)
	GPIOB->AFRL &= ~( 0xFUL << 20U ); // Clear PB5 bits (23:20)
 800227e:	4b8b      	ldr	r3, [pc, #556]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002280:	6a1a      	ldr	r2, [r3, #32]
 8002282:	4b8a      	ldr	r3, [pc, #552]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002284:	498c      	ldr	r1, [pc, #560]	@ (80024b8 <USER_TIM3_PWM_Init+0x2a4>)
 8002286:	400a      	ands	r2, r1
 8002288:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  ( 0x1UL << 20U ); // Set PB5 to AF1
 800228a:	4b88      	ldr	r3, [pc, #544]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800228c:	6a1a      	ldr	r2, [r3, #32]
 800228e:	4b87      	ldr	r3, [pc, #540]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002290:	2180      	movs	r1, #128	@ 0x80
 8002292:	0349      	lsls	r1, r1, #13
 8002294:	430a      	orrs	r2, r1
 8002296:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~( 0x3UL <<  10U );
 8002298:	4b84      	ldr	r3, [pc, #528]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800229a:	68da      	ldr	r2, [r3, #12]
 800229c:	4b83      	ldr	r3, [pc, #524]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800229e:	4987      	ldr	r1, [pc, #540]	@ (80024bc <USER_TIM3_PWM_Init+0x2a8>)
 80022a0:	400a      	ands	r2, r1
 80022a2:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~( 0x1UL <<  5U );
 80022a4:	4b81      	ldr	r3, [pc, #516]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	4b80      	ldr	r3, [pc, #512]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022aa:	2120      	movs	r1, #32
 80022ac:	438a      	bics	r2, r1
 80022ae:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x1UL <<  10U );
 80022b0:	4b7e      	ldr	r3, [pc, #504]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b7d      	ldr	r3, [pc, #500]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022b6:	4982      	ldr	r1, [pc, #520]	@ (80024c0 <USER_TIM3_PWM_Init+0x2ac>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x2UL <<  10U );
 80022bc:	4b7b      	ldr	r3, [pc, #492]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4b7a      	ldr	r3, [pc, #488]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022c2:	2180      	movs	r1, #128	@ 0x80
 80022c4:	0109      	lsls	r1, r1, #4
 80022c6:	430a      	orrs	r2, r1
 80022c8:	601a      	str	r2, [r3, #0]

	// PB6 (CH3 - AF3)
	GPIOB->AFRL &= ~( 0xFUL << 24U ); // Clear PB6 bits (27:24)
 80022ca:	4b78      	ldr	r3, [pc, #480]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022cc:	6a1a      	ldr	r2, [r3, #32]
 80022ce:	4b77      	ldr	r3, [pc, #476]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022d0:	497c      	ldr	r1, [pc, #496]	@ (80024c4 <USER_TIM3_PWM_Init+0x2b0>)
 80022d2:	400a      	ands	r2, r1
 80022d4:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  ( 0x3UL << 24U); // Set PB6 to AF3
 80022d6:	4b75      	ldr	r3, [pc, #468]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022d8:	6a1a      	ldr	r2, [r3, #32]
 80022da:	4b74      	ldr	r3, [pc, #464]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022dc:	21c0      	movs	r1, #192	@ 0xc0
 80022de:	0489      	lsls	r1, r1, #18
 80022e0:	430a      	orrs	r2, r1
 80022e2:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~( 0x3UL << 12U);
 80022e4:	4b71      	ldr	r3, [pc, #452]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022e6:	68da      	ldr	r2, [r3, #12]
 80022e8:	4b70      	ldr	r3, [pc, #448]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022ea:	4977      	ldr	r1, [pc, #476]	@ (80024c8 <USER_TIM3_PWM_Init+0x2b4>)
 80022ec:	400a      	ands	r2, r1
 80022ee:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~( 0x1UL << 6U);
 80022f0:	4b6e      	ldr	r3, [pc, #440]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	4b6d      	ldr	r3, [pc, #436]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022f6:	2140      	movs	r1, #64	@ 0x40
 80022f8:	438a      	bics	r2, r1
 80022fa:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~( 0x1UL << 12U);
 80022fc:	4b6b      	ldr	r3, [pc, #428]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b6a      	ldr	r3, [pc, #424]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002302:	4972      	ldr	r1, [pc, #456]	@ (80024cc <USER_TIM3_PWM_Init+0x2b8>)
 8002304:	400a      	ands	r2, r1
 8002306:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  ( 0x2UL << 12U);
 8002308:	4b68      	ldr	r3, [pc, #416]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4b67      	ldr	r3, [pc, #412]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800230e:	2180      	movs	r1, #128	@ 0x80
 8002310:	0189      	lsls	r1, r1, #6
 8002312:	430a      	orrs	r2, r1
 8002314:	601a      	str	r2, [r3, #0]

	// PB7 (CH4 - AF3)
	GPIOB->AFRL &= ~(0xFUL << 28U); // Clear PB7 bits (31:28)
 8002316:	4b65      	ldr	r3, [pc, #404]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002318:	6a1a      	ldr	r2, [r3, #32]
 800231a:	4b64      	ldr	r3, [pc, #400]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800231c:	0112      	lsls	r2, r2, #4
 800231e:	0912      	lsrs	r2, r2, #4
 8002320:	621a      	str	r2, [r3, #32]
	GPIOB->AFRL |=  (0x3UL << 28U); // Set PB7 to AF3
 8002322:	4b62      	ldr	r3, [pc, #392]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002324:	6a1a      	ldr	r2, [r3, #32]
 8002326:	4b61      	ldr	r3, [pc, #388]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002328:	21c0      	movs	r1, #192	@ 0xc0
 800232a:	0589      	lsls	r1, r1, #22
 800232c:	430a      	orrs	r2, r1
 800232e:	621a      	str	r2, [r3, #32]
	GPIOB->PUPDR  &= ~(0x3UL << 14U);
 8002330:	4b5e      	ldr	r3, [pc, #376]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002332:	68da      	ldr	r2, [r3, #12]
 8002334:	4b5d      	ldr	r3, [pc, #372]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002336:	4966      	ldr	r1, [pc, #408]	@ (80024d0 <USER_TIM3_PWM_Init+0x2bc>)
 8002338:	400a      	ands	r2, r1
 800233a:	60da      	str	r2, [r3, #12]
	GPIOB->OTYPER	&= ~(0x1UL << 7U);
 800233c:	4b5b      	ldr	r3, [pc, #364]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	4b5a      	ldr	r3, [pc, #360]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002342:	2180      	movs	r1, #128	@ 0x80
 8002344:	438a      	bics	r2, r1
 8002346:	605a      	str	r2, [r3, #4]
	GPIOB->MODER  &= ~(0x1UL << 14U);
 8002348:	4b58      	ldr	r3, [pc, #352]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b57      	ldr	r3, [pc, #348]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800234e:	4961      	ldr	r1, [pc, #388]	@ (80024d4 <USER_TIM3_PWM_Init+0x2c0>)
 8002350:	400a      	ands	r2, r1
 8002352:	601a      	str	r2, [r3, #0]
	GPIOB->MODER  |=  (0x2UL << 14U);
 8002354:	4b55      	ldr	r3, [pc, #340]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4b54      	ldr	r3, [pc, #336]	@ (80024ac <USER_TIM3_PWM_Init+0x298>)
 800235a:	2180      	movs	r1, #128	@ 0x80
 800235c:	0209      	lsls	r1, r1, #8
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]

	/* STEP 1. Configure the clock source (internal) */
	TIM3->SMCR	&= ~(0x1UL << 16U)
 8002362:	4b5d      	ldr	r3, [pc, #372]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	4b5c      	ldr	r3, [pc, #368]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002368:	495c      	ldr	r1, [pc, #368]	@ (80024dc <USER_TIM3_PWM_Init+0x2c8>)
 800236a:	400a      	ands	r2, r1
 800236c:	609a      	str	r2, [r3, #8]
							&  ~(0x7UL <<  0U);//		Prescaler is clocked directed by the internal clock

	/* STEP 2. Configure the counter mode, the auto-reload and the overflow UEV-event  */
	TIM3->CR1	&= ~(0x3UL << 5U) //		Selects edge-aligned mode
 800236e:	4b5a      	ldr	r3, [pc, #360]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	4b59      	ldr	r3, [pc, #356]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002374:	2176      	movs	r1, #118	@ 0x76
 8002376:	438a      	bics	r2, r1
 8002378:	601a      	str	r2, [r3, #0]
						&  ~(0x1UL << 4U) //		Counter used as upcounter
						&  ~(0x1UL << 2U) //		UEV can be generated by software
						&  ~(0x1UL << 1U);//		Update Event (UEV) enabled
	TIM3->CR1	|=  (0x1UL << 7U);//		Auto-reload register is buffered
 800237a:	4b57      	ldr	r3, [pc, #348]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4b56      	ldr	r3, [pc, #344]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002380:	2180      	movs	r1, #128	@ 0x80
 8002382:	430a      	orrs	r2, r1
 8002384:	601a      	str	r2, [r3, #0]

	/* STEP 3. Configure the prescaler, the period and the duty cycle register values */
	TIM3->PSC = 0U;
 8002386:	4b54      	ldr	r3, [pc, #336]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002388:	2200      	movs	r2, #0
 800238a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 47999U;//	for 1 KHz frequency
 800238c:	4b52      	ldr	r3, [pc, #328]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800238e:	4a54      	ldr	r2, [pc, #336]	@ (80024e0 <USER_TIM3_PWM_Init+0x2cc>)
 8002390:	62da      	str	r2, [r3, #44]	@ 0x2c
	uint16_t duty = USER_Duty_Cycle(0); // 0-100 range values
 8002392:	1dbc      	adds	r4, r7, #6
 8002394:	2000      	movs	r0, #0
 8002396:	f000 f8d3 	bl	8002540 <USER_Duty_Cycle>
 800239a:	0003      	movs	r3, r0
 800239c:	8023      	strh	r3, [r4, #0]
	TIM3->CCR1 = duty;
 800239e:	4b4e      	ldr	r3, [pc, #312]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023a0:	1dba      	adds	r2, r7, #6
 80023a2:	8812      	ldrh	r2, [r2, #0]
 80023a4:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = duty;
 80023a6:	4b4c      	ldr	r3, [pc, #304]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023a8:	1dba      	adds	r2, r7, #6
 80023aa:	8812      	ldrh	r2, [r2, #0]
 80023ac:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = duty;
 80023ae:	4b4a      	ldr	r3, [pc, #296]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023b0:	1dba      	adds	r2, r7, #6
 80023b2:	8812      	ldrh	r2, [r2, #0]
 80023b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = duty;
 80023b6:	4b48      	ldr	r3, [pc, #288]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023b8:	1dba      	adds	r2, r7, #6
 80023ba:	8812      	ldrh	r2, [r2, #0]
 80023bc:	641a      	str	r2, [r3, #64]	@ 0x40

	/* STEP 4. Configure the PWM mode, the compare register load and channel direction */
	/* For CH1 and CH2 -> CCMR1 */
	TIM3->CCMR1 &= ~((0x3UL << 0U) | (0x7UL << 4U) | (0x1UL << 3U)); // Clear CC1S, OC1M, OC1PE
 80023be:	4b46      	ldr	r3, [pc, #280]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023c0:	699a      	ldr	r2, [r3, #24]
 80023c2:	4b45      	ldr	r3, [pc, #276]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023c4:	217b      	movs	r1, #123	@ 0x7b
 80023c6:	438a      	bics	r2, r1
 80023c8:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |=  ((0x0UL << 0U) | (0x6UL << 4U) | (0x1UL << 3U)); // CC1 as output, PWM1, preload
 80023ca:	4b43      	ldr	r3, [pc, #268]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023cc:	699a      	ldr	r2, [r3, #24]
 80023ce:	4b42      	ldr	r3, [pc, #264]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023d0:	2168      	movs	r1, #104	@ 0x68
 80023d2:	430a      	orrs	r2, r1
 80023d4:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 &= ~((0x3UL << 8U) | (0x7UL << 12U) | (0x1UL << 11U)); // Clear CC2S, OC2M, OC2PE
 80023d6:	4b40      	ldr	r3, [pc, #256]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023d8:	699a      	ldr	r2, [r3, #24]
 80023da:	4b3f      	ldr	r3, [pc, #252]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023dc:	4941      	ldr	r1, [pc, #260]	@ (80024e4 <USER_TIM3_PWM_Init+0x2d0>)
 80023de:	400a      	ands	r2, r1
 80023e0:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |=  ((0x0UL << 8U) | (0x6UL << 12U) | (0x1UL << 11U)); // CC2 as output, PWM1, preload
 80023e2:	4b3d      	ldr	r3, [pc, #244]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023e4:	699a      	ldr	r2, [r3, #24]
 80023e6:	4b3c      	ldr	r3, [pc, #240]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023e8:	21d0      	movs	r1, #208	@ 0xd0
 80023ea:	01c9      	lsls	r1, r1, #7
 80023ec:	430a      	orrs	r2, r1
 80023ee:	619a      	str	r2, [r3, #24]

	/* For CH3 and CH4 -> CCMR2 */
	TIM3->CCMR2 &= ~((0x3UL << 0U) | (0x7UL << 4U) | (0x1UL << 3U)); // Clear CC3S, OC3M, OC3PE
 80023f0:	4b39      	ldr	r3, [pc, #228]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023f2:	69da      	ldr	r2, [r3, #28]
 80023f4:	4b38      	ldr	r3, [pc, #224]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023f6:	217b      	movs	r1, #123	@ 0x7b
 80023f8:	438a      	bics	r2, r1
 80023fa:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |=  ((0x0UL << 0U) | (0x6UL << 4U) | (0x1UL << 3U)); // CC3 as output, PWM1, preload
 80023fc:	4b36      	ldr	r3, [pc, #216]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 80023fe:	69da      	ldr	r2, [r3, #28]
 8002400:	4b35      	ldr	r3, [pc, #212]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002402:	2168      	movs	r1, #104	@ 0x68
 8002404:	430a      	orrs	r2, r1
 8002406:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 &= ~((0x3UL << 8U) | (0x7UL << 12U) | (0x1UL << 11U)); // Clear CC4S, OC4M, OC4PE
 8002408:	4b33      	ldr	r3, [pc, #204]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800240a:	69da      	ldr	r2, [r3, #28]
 800240c:	4b32      	ldr	r3, [pc, #200]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800240e:	4935      	ldr	r1, [pc, #212]	@ (80024e4 <USER_TIM3_PWM_Init+0x2d0>)
 8002410:	400a      	ands	r2, r1
 8002412:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |=  ((0x0UL << 8U) | (0x6UL << 12U) | (0x1UL << 11U)); // CC4 as output, PWM1, preload
 8002414:	4b30      	ldr	r3, [pc, #192]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002416:	69da      	ldr	r2, [r3, #28]
 8002418:	4b2f      	ldr	r3, [pc, #188]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800241a:	21d0      	movs	r1, #208	@ 0xd0
 800241c:	01c9      	lsls	r1, r1, #7
 800241e:	430a      	orrs	r2, r1
 8002420:	61da      	str	r2, [r3, #28]

	/* STEP 5. Generate the UEV-event to load the registers */
	TIM3->EGR |=  ( 0x1UL <<  0U );
 8002422:	4b2d      	ldr	r3, [pc, #180]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002424:	695a      	ldr	r2, [r3, #20]
 8002426:	4b2c      	ldr	r3, [pc, #176]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002428:	2101      	movs	r1, #1
 800242a:	430a      	orrs	r2, r1
 800242c:	615a      	str	r2, [r3, #20]

	/* STEP 6. Enable the PWM signal output and set the polarity */
	// CH1: OC1 active high, output enable
	TIM3->CCER	&= ~( 0x1UL <<  3U ) //		for output mode, this bit must be cleared
 800242e:	4b2a      	ldr	r3, [pc, #168]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002430:	6a1a      	ldr	r2, [r3, #32]
 8002432:	4b29      	ldr	r3, [pc, #164]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002434:	210a      	movs	r1, #10
 8002436:	438a      	bics	r2, r1
 8002438:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  1U );//		OC1 active high
	TIM3->CCER	|=  ( 0x1UL <<  0U );//		OC1 signal is output on the corresponding pin
 800243a:	4b27      	ldr	r3, [pc, #156]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800243c:	6a1a      	ldr	r2, [r3, #32]
 800243e:	4b26      	ldr	r3, [pc, #152]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002440:	2101      	movs	r1, #1
 8002442:	430a      	orrs	r2, r1
 8002444:	621a      	str	r2, [r3, #32]

	// CH2: OC2 active high, output enable
	TIM3->CCER	&= ~( 0x1UL <<  7U ) //		for output mode, this bit must be cleared
 8002446:	4b24      	ldr	r3, [pc, #144]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002448:	6a1a      	ldr	r2, [r3, #32]
 800244a:	4b23      	ldr	r3, [pc, #140]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800244c:	21a0      	movs	r1, #160	@ 0xa0
 800244e:	438a      	bics	r2, r1
 8002450:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  5U );//		OC2 active high
	TIM3->CCER	|=  ( 0x1UL <<  4U );//		OC2 signal is output on the corresponding pin
 8002452:	4b21      	ldr	r3, [pc, #132]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002454:	6a1a      	ldr	r2, [r3, #32]
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002458:	2110      	movs	r1, #16
 800245a:	430a      	orrs	r2, r1
 800245c:	621a      	str	r2, [r3, #32]

	// CH3: OC3 active high, output enable
	TIM3->CCER	&= ~( 0x1UL << 11U ) //		for output mode, this bit must be cleared
 800245e:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002460:	6a1a      	ldr	r2, [r3, #32]
 8002462:	4b1d      	ldr	r3, [pc, #116]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002464:	4920      	ldr	r1, [pc, #128]	@ (80024e8 <USER_TIM3_PWM_Init+0x2d4>)
 8002466:	400a      	ands	r2, r1
 8002468:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL <<  9U );//		OC3 active high
	TIM3->CCER	|=  ( 0x1UL <<  8U );//		OC3 signal is output on the corresponding pin
 800246a:	4b1b      	ldr	r3, [pc, #108]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800246c:	6a1a      	ldr	r2, [r3, #32]
 800246e:	4b1a      	ldr	r3, [pc, #104]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002470:	2180      	movs	r1, #128	@ 0x80
 8002472:	0049      	lsls	r1, r1, #1
 8002474:	430a      	orrs	r2, r1
 8002476:	621a      	str	r2, [r3, #32]

	// CH4: OC4 active high, output enable
	TIM3->CCER	&= ~( 0x1UL << 15U ) //		for output mode, this bit must be cleared
 8002478:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800247a:	6a1a      	ldr	r2, [r3, #32]
 800247c:	4b16      	ldr	r3, [pc, #88]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800247e:	491b      	ldr	r1, [pc, #108]	@ (80024ec <USER_TIM3_PWM_Init+0x2d8>)
 8002480:	400a      	ands	r2, r1
 8002482:	621a      	str	r2, [r3, #32]
				&  ~( 0x1UL << 13U );//		OC4 active high
	TIM3->CCER	|=  ( 0x1UL << 12U );//		OC4 signal is output on the corresponding pin
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002486:	6a1a      	ldr	r2, [r3, #32]
 8002488:	4b13      	ldr	r3, [pc, #76]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 800248a:	2180      	movs	r1, #128	@ 0x80
 800248c:	0149      	lsls	r1, r1, #5
 800248e:	430a      	orrs	r2, r1
 8002490:	621a      	str	r2, [r3, #32]

	/* STEP 7. Enable the Timer to start counting */
	TIM3->CR1	|=  ( 0x1UL <<  0U );
 8002492:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	4b10      	ldr	r3, [pc, #64]	@ (80024d8 <USER_TIM3_PWM_Init+0x2c4>)
 8002498:	2101      	movs	r1, #1
 800249a:	430a      	orrs	r2, r1
 800249c:	601a      	str	r2, [r3, #0]
}
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	46bd      	mov	sp, r7
 80024a2:	b003      	add	sp, #12
 80024a4:	bd90      	pop	{r4, r7, pc}
 80024a6:	46c0      	nop			@ (mov r8, r8)
 80024a8:	40021000 	.word	0x40021000
 80024ac:	50000400 	.word	0x50000400
 80024b0:	fff0ffff 	.word	0xfff0ffff
 80024b4:	fffffcff 	.word	0xfffffcff
 80024b8:	ff0fffff 	.word	0xff0fffff
 80024bc:	fffff3ff 	.word	0xfffff3ff
 80024c0:	fffffbff 	.word	0xfffffbff
 80024c4:	f0ffffff 	.word	0xf0ffffff
 80024c8:	ffffcfff 	.word	0xffffcfff
 80024cc:	ffffefff 	.word	0xffffefff
 80024d0:	ffff3fff 	.word	0xffff3fff
 80024d4:	ffffbfff 	.word	0xffffbfff
 80024d8:	40000400 	.word	0x40000400
 80024dc:	fffefff8 	.word	0xfffefff8
 80024e0:	0000bb7f 	.word	0x0000bb7f
 80024e4:	ffff84ff 	.word	0xffff84ff
 80024e8:	fffff5ff 	.word	0xfffff5ff
 80024ec:	ffff5fff 	.word	0xffff5fff

080024f0 <USER_TIM14_Init>:

void USER_TIM14_Init(void){
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0

	/*Enable clock signal for timer 14*/
	RCC->APBENR2 |= (1U << 15); // Enable TIM14 clock
 80024f4:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <USER_TIM14_Init+0x48>)
 80024f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002538 <USER_TIM14_Init+0x48>)
 80024fa:	2180      	movs	r1, #128	@ 0x80
 80024fc:	0209      	lsls	r1, r1, #8
 80024fe:	430a      	orrs	r2, r1
 8002500:	641a      	str	r2, [r3, #64]	@ 0x40

	/*Enable internal clock source is not needed*/

	// Configure auto-reload preload, counter mode, and overflow
	TIM14->CR1 |= (1UL << 7U);    // ARPE = 1 (Enable preload)
 8002502:	4b0e      	ldr	r3, [pc, #56]	@ (800253c <USER_TIM14_Init+0x4c>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <USER_TIM14_Init+0x4c>)
 8002508:	2180      	movs	r1, #128	@ 0x80
 800250a:	430a      	orrs	r2, r1
 800250c:	601a      	str	r2, [r3, #0]
	TIM14->CR1 |= (1UL << 3U);   // OPM = 1 (Continuous mode)
 800250e:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <USER_TIM14_Init+0x4c>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <USER_TIM14_Init+0x4c>)
 8002514:	2108      	movs	r1, #8
 8002516:	430a      	orrs	r2, r1
 8002518:	601a      	str	r2, [r3, #0]
	TIM14->CR1 &= ~(1UL << 2U);   // URS = 0 (Allow any source to generate UEV)
 800251a:	4b08      	ldr	r3, [pc, #32]	@ (800253c <USER_TIM14_Init+0x4c>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	4b07      	ldr	r3, [pc, #28]	@ (800253c <USER_TIM14_Init+0x4c>)
 8002520:	2104      	movs	r1, #4
 8002522:	438a      	bics	r2, r1
 8002524:	601a      	str	r2, [r3, #0]
	TIM14->CR1 &= ~(1UL << 1U);   // UDIS = 0 (Enable UEV)
 8002526:	4b05      	ldr	r3, [pc, #20]	@ (800253c <USER_TIM14_Init+0x4c>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	4b04      	ldr	r3, [pc, #16]	@ (800253c <USER_TIM14_Init+0x4c>)
 800252c:	2102      	movs	r1, #2
 800252e:	438a      	bics	r2, r1
 8002530:	601a      	str	r2, [r3, #0]
}
 8002532:	46c0      	nop			@ (mov r8, r8)
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40021000 	.word	0x40021000
 800253c:	40002000 	.word	0x40002000

08002540 <USER_Duty_Cycle>:
  TIM14->SR &= ~(1UL << 0U);
}


// function used internally for initialization
uint16_t USER_Duty_Cycle( uint8_t duty ){
 8002540:	b5b0      	push	{r4, r5, r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	0002      	movs	r2, r0
 8002548:	1dfb      	adds	r3, r7, #7
 800254a:	701a      	strb	r2, [r3, #0]
	/* duty can be a value between 0% and 100% */
	if( duty <= 100 )
 800254c:	1dfb      	adds	r3, r7, #7
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b64      	cmp	r3, #100	@ 0x64
 8002552:	d821      	bhi.n	8002598 <USER_Duty_Cycle+0x58>
		return (( duty / 100.0 )*( TIM3->ARR + 1));
 8002554:	1dfb      	adds	r3, r7, #7
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	0018      	movs	r0, r3
 800255a:	f7ff f993 	bl	8001884 <__aeabi_i2d>
 800255e:	2200      	movs	r2, #0
 8002560:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <USER_Duty_Cycle+0x64>)
 8002562:	f7fd fe29 	bl	80001b8 <__aeabi_ddiv>
 8002566:	0002      	movs	r2, r0
 8002568:	000b      	movs	r3, r1
 800256a:	0014      	movs	r4, r2
 800256c:	001d      	movs	r5, r3
 800256e:	4b0e      	ldr	r3, [pc, #56]	@ (80025a8 <USER_Duty_Cycle+0x68>)
 8002570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002572:	3301      	adds	r3, #1
 8002574:	0018      	movs	r0, r3
 8002576:	f7ff f9b3 	bl	80018e0 <__aeabi_ui2d>
 800257a:	0002      	movs	r2, r0
 800257c:	000b      	movs	r3, r1
 800257e:	0020      	movs	r0, r4
 8002580:	0029      	movs	r1, r5
 8002582:	f7fe fa53 	bl	8000a2c <__aeabi_dmul>
 8002586:	0002      	movs	r2, r0
 8002588:	000b      	movs	r3, r1
 800258a:	0010      	movs	r0, r2
 800258c:	0019      	movs	r1, r3
 800258e:	f7fd fdf5 	bl	800017c <__aeabi_d2uiz>
 8002592:	0003      	movs	r3, r0
 8002594:	b29b      	uxth	r3, r3
 8002596:	e000      	b.n	800259a <USER_Duty_Cycle+0x5a>
	else
		return 0;
 8002598:	2300      	movs	r3, #0
}
 800259a:	0018      	movs	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	b002      	add	sp, #8
 80025a0:	bdb0      	pop	{r4, r5, r7, pc}
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	40590000 	.word	0x40590000
 80025a8:	40000400 	.word	0x40000400

080025ac <USER_Set_PWM_Duty>:

// function to be used in main.c
void USER_Set_PWM_Duty(uint8_t duty_percent) {
 80025ac:	b5b0      	push	{r4, r5, r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	0002      	movs	r2, r0
 80025b4:	1dfb      	adds	r3, r7, #7
 80025b6:	701a      	strb	r2, [r3, #0]
	uint16_t duty = USER_Duty_Cycle(duty_percent);
 80025b8:	250e      	movs	r5, #14
 80025ba:	197c      	adds	r4, r7, r5
 80025bc:	1dfb      	adds	r3, r7, #7
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	0018      	movs	r0, r3
 80025c2:	f7ff ffbd 	bl	8002540 <USER_Duty_Cycle>
 80025c6:	0003      	movs	r3, r0
 80025c8:	8023      	strh	r3, [r4, #0]
	TIM3->CCR1 = duty;
 80025ca:	4b10      	ldr	r3, [pc, #64]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025cc:	197a      	adds	r2, r7, r5
 80025ce:	8812      	ldrh	r2, [r2, #0]
 80025d0:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = duty;
 80025d2:	4b0e      	ldr	r3, [pc, #56]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025d4:	197a      	adds	r2, r7, r5
 80025d6:	8812      	ldrh	r2, [r2, #0]
 80025d8:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = duty;
 80025da:	4b0c      	ldr	r3, [pc, #48]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025dc:	197a      	adds	r2, r7, r5
 80025de:	8812      	ldrh	r2, [r2, #0]
 80025e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = duty;
 80025e2:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025e4:	197a      	adds	r2, r7, r5
 80025e6:	8812      	ldrh	r2, [r2, #0]
 80025e8:	641a      	str	r2, [r3, #64]	@ 0x40

	TIM3->EGR |= (1U << 0); // Force update event to load new CCR values
 80025ea:	4b08      	ldr	r3, [pc, #32]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	4b07      	ldr	r3, [pc, #28]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025f0:	2101      	movs	r1, #1
 80025f2:	430a      	orrs	r2, r1
 80025f4:	615a      	str	r2, [r3, #20]
	TIM3->CR1 &= ~(0x1UL << 1U);
 80025f6:	4b05      	ldr	r3, [pc, #20]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4b04      	ldr	r3, [pc, #16]	@ (800260c <USER_Set_PWM_Duty+0x60>)
 80025fc:	2102      	movs	r1, #2
 80025fe:	438a      	bics	r2, r1
 8002600:	601a      	str	r2, [r3, #0]
}
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	46bd      	mov	sp, r7
 8002606:	b004      	add	sp, #16
 8002608:	bdb0      	pop	{r4, r5, r7, pc}
 800260a:	46c0      	nop			@ (mov r8, r8)
 800260c:	40000400 	.word	0x40000400

08002610 <USER_UART1_Init>:
#include "main.h"
#include "user_uart.h"

//static void USER_USART1_Send_8bit(uint8_t Data);

void USER_UART1_Init(void){
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
	/* STEP 0. Enable the clock peripheral for the USART1 and the GPIOA*/
	RCC->IOPENR	= RCC->IOPENR   |  (0x1UL << 0U);
 8002614:	4b52      	ldr	r3, [pc, #328]	@ (8002760 <USER_UART1_Init+0x150>)
 8002616:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002618:	4b51      	ldr	r3, [pc, #324]	@ (8002760 <USER_UART1_Init+0x150>)
 800261a:	2101      	movs	r1, #1
 800261c:	430a      	orrs	r2, r1
 800261e:	635a      	str	r2, [r3, #52]	@ 0x34
	RCC->APBENR2  = RCC->APBENR2 | (0x1UL << 14U);
 8002620:	4b4f      	ldr	r3, [pc, #316]	@ (8002760 <USER_UART1_Init+0x150>)
 8002622:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002624:	4b4e      	ldr	r3, [pc, #312]	@ (8002760 <USER_UART1_Init+0x150>)
 8002626:	2180      	movs	r1, #128	@ 0x80
 8002628:	01c9      	lsls	r1, r1, #7
 800262a:	430a      	orrs	r2, r1
 800262c:	641a      	str	r2, [r3, #64]	@ 0x40
	/* STEP 0. Configure the TX pin (PA9) as Alternate Function Push-Pul*/
	GPIOA->AFRH = GPIOA->AFRH & ~(0xEUL << 4U); // Select the AF1 for the PA9
 800262e:	23a0      	movs	r3, #160	@ 0xa0
 8002630:	05db      	lsls	r3, r3, #23
 8002632:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002634:	23a0      	movs	r3, #160	@ 0xa0
 8002636:	05db      	lsls	r3, r3, #23
 8002638:	21e0      	movs	r1, #224	@ 0xe0
 800263a:	438a      	bics	r2, r1
 800263c:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->AFRH = GPIOA->AFRH | (0x1UL << 4U); // Select the AF1 for the PA9
 800263e:	23a0      	movs	r3, #160	@ 0xa0
 8002640:	05db      	lsls	r3, r3, #23
 8002642:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002644:	23a0      	movs	r3, #160	@ 0xa0
 8002646:	05db      	lsls	r3, r3, #23
 8002648:	2110      	movs	r1, #16
 800264a:	430a      	orrs	r2, r1
 800264c:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->PUPDR  = GPIOA->PUPDR & ~(0x3UL << 18U); // Clear pull-up/pull-down bits for PA9
 800264e:	23a0      	movs	r3, #160	@ 0xa0
 8002650:	05db      	lsls	r3, r3, #23
 8002652:	68da      	ldr	r2, [r3, #12]
 8002654:	23a0      	movs	r3, #160	@ 0xa0
 8002656:	05db      	lsls	r3, r3, #23
 8002658:	4942      	ldr	r1, [pc, #264]	@ (8002764 <USER_UART1_Init+0x154>)
 800265a:	400a      	ands	r2, r1
 800265c:	60da      	str	r2, [r3, #12]
	GPIOA->OTYPER = GPIOA->OTYPER & ~(0x1UL << 9U); // Clear output type bit for PA9
 800265e:	23a0      	movs	r3, #160	@ 0xa0
 8002660:	05db      	lsls	r3, r3, #23
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	23a0      	movs	r3, #160	@ 0xa0
 8002666:	05db      	lsls	r3, r3, #23
 8002668:	493f      	ldr	r1, [pc, #252]	@ (8002768 <USER_UART1_Init+0x158>)
 800266a:	400a      	ands	r2, r1
 800266c:	605a      	str	r2, [r3, #4]
	GPIOA->MODER  = GPIOA->MODER  & ~(0x1UL << 18U); // Set PA9 as AF
 800266e:	23a0      	movs	r3, #160	@ 0xa0
 8002670:	05db      	lsls	r3, r3, #23
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	23a0      	movs	r3, #160	@ 0xa0
 8002676:	05db      	lsls	r3, r3, #23
 8002678:	493c      	ldr	r1, [pc, #240]	@ (800276c <USER_UART1_Init+0x15c>)
 800267a:	400a      	ands	r2, r1
 800267c:	601a      	str	r2, [r3, #0]
	GPIOA->MODER  = GPIOA->MODER  |  (0x2UL << 18U); // Set PA9 as AF
 800267e:	23a0      	movs	r3, #160	@ 0xa0
 8002680:	05db      	lsls	r3, r3, #23
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	23a0      	movs	r3, #160	@ 0xa0
 8002686:	05db      	lsls	r3, r3, #23
 8002688:	2180      	movs	r1, #128	@ 0x80
 800268a:	0309      	lsls	r1, r1, #12
 800268c:	430a      	orrs	r2, r1
 800268e:	601a      	str	r2, [r3, #0]
	/* RX pin (PA10)*/
	GPIOA->AFRH = GPIOA->AFRH 		& ~(0xEUL << 8U);
 8002690:	23a0      	movs	r3, #160	@ 0xa0
 8002692:	05db      	lsls	r3, r3, #23
 8002694:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002696:	23a0      	movs	r3, #160	@ 0xa0
 8002698:	05db      	lsls	r3, r3, #23
 800269a:	4935      	ldr	r1, [pc, #212]	@ (8002770 <USER_UART1_Init+0x160>)
 800269c:	400a      	ands	r2, r1
 800269e:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->AFRH = GPIOA->AFRH 		| (0x1UL << 8U);
 80026a0:	23a0      	movs	r3, #160	@ 0xa0
 80026a2:	05db      	lsls	r3, r3, #23
 80026a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026a6:	23a0      	movs	r3, #160	@ 0xa0
 80026a8:	05db      	lsls	r3, r3, #23
 80026aa:	2180      	movs	r1, #128	@ 0x80
 80026ac:	0049      	lsls	r1, r1, #1
 80026ae:	430a      	orrs	r2, r1
 80026b0:	625a      	str	r2, [r3, #36]	@ 0x24
	GPIOA->PUPDR  = GPIOA->PUPDR  & ~( 0x3UL << 20U ); // Clear pull-up/pull-down bits for PA10
 80026b2:	23a0      	movs	r3, #160	@ 0xa0
 80026b4:	05db      	lsls	r3, r3, #23
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	23a0      	movs	r3, #160	@ 0xa0
 80026ba:	05db      	lsls	r3, r3, #23
 80026bc:	492d      	ldr	r1, [pc, #180]	@ (8002774 <USER_UART1_Init+0x164>)
 80026be:	400a      	ands	r2, r1
 80026c0:	60da      	str	r2, [r3, #12]
	GPIOA->OTYPER = GPIOA->OTYPER & ~( 0x1UL <<  10U ); // Clear output type bit for PA10
 80026c2:	23a0      	movs	r3, #160	@ 0xa0
 80026c4:	05db      	lsls	r3, r3, #23
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	23a0      	movs	r3, #160	@ 0xa0
 80026ca:	05db      	lsls	r3, r3, #23
 80026cc:	492a      	ldr	r1, [pc, #168]	@ (8002778 <USER_UART1_Init+0x168>)
 80026ce:	400a      	ands	r2, r1
 80026d0:	605a      	str	r2, [r3, #4]
	GPIOA->MODER  = GPIOA->MODER  & ~( 0x1UL << 20U ); // Set PA10 as AF
 80026d2:	23a0      	movs	r3, #160	@ 0xa0
 80026d4:	05db      	lsls	r3, r3, #23
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	23a0      	movs	r3, #160	@ 0xa0
 80026da:	05db      	lsls	r3, r3, #23
 80026dc:	4927      	ldr	r1, [pc, #156]	@ (800277c <USER_UART1_Init+0x16c>)
 80026de:	400a      	ands	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]
	GPIOA->MODER  = GPIOA->MODER  |  ( 0x2UL << 20U ); // Set PA10 as AF
 80026e2:	23a0      	movs	r3, #160	@ 0xa0
 80026e4:	05db      	lsls	r3, r3, #23
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	23a0      	movs	r3, #160	@ 0xa0
 80026ea:	05db      	lsls	r3, r3, #23
 80026ec:	2180      	movs	r1, #128	@ 0x80
 80026ee:	0389      	lsls	r1, r1, #14
 80026f0:	430a      	orrs	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]
	/* STEP 1. Program the M bits in USART_CR1 to define the word length (8 bits)*/
	USART1->CR1   = USART1->CR1   & ~( 0x1UL << 28U );
 80026f4:	4b22      	ldr	r3, [pc, #136]	@ (8002780 <USER_UART1_Init+0x170>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4b21      	ldr	r3, [pc, #132]	@ (8002780 <USER_UART1_Init+0x170>)
 80026fa:	4922      	ldr	r1, [pc, #136]	@ (8002784 <USER_UART1_Init+0x174>)
 80026fc:	400a      	ands	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]
	USART1->CR1   = USART1->CR1   & ~( 0x1UL << 12U );
 8002700:	4b1f      	ldr	r3, [pc, #124]	@ (8002780 <USER_UART1_Init+0x170>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b1e      	ldr	r3, [pc, #120]	@ (8002780 <USER_UART1_Init+0x170>)
 8002706:	4920      	ldr	r1, [pc, #128]	@ (8002788 <USER_UART1_Init+0x178>)
 8002708:	400a      	ands	r2, r1
 800270a:	601a      	str	r2, [r3, #0]

	// Recibir
	USART1->CR1 = USART1->CR1 | (0x1UL << 0U);  // UE (USART Enable)
 800270c:	4b1c      	ldr	r3, [pc, #112]	@ (8002780 <USER_UART1_Init+0x170>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b1b      	ldr	r3, [pc, #108]	@ (8002780 <USER_UART1_Init+0x170>)
 8002712:	2101      	movs	r1, #1
 8002714:	430a      	orrs	r2, r1
 8002716:	601a      	str	r2, [r3, #0]
	USART1->CR1 = USART1->CR1 | (0x1UL << 3U);  // TE (Transmitter Enable)
 8002718:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <USER_UART1_Init+0x170>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4b18      	ldr	r3, [pc, #96]	@ (8002780 <USER_UART1_Init+0x170>)
 800271e:	2108      	movs	r1, #8
 8002720:	430a      	orrs	r2, r1
 8002722:	601a      	str	r2, [r3, #0]

	/* STEP 2. Select the desired baud rate using the USART_BRR register */
	USART1->BRR   = 0x68;   // 12 Mhz / 115200 = 0d104.16 = 0x68
 8002724:	4b16      	ldr	r3, [pc, #88]	@ (8002780 <USER_UART1_Init+0x170>)
 8002726:	2268      	movs	r2, #104	@ 0x68
 8002728:	60da      	str	r2, [r3, #12]
	/* STEP 3. Program the number of STOP bits in USART_CR2 (1 stop bit) */
	USART1->CR2   = USART1->CR2   & ~( 0x3UL << 12U );
 800272a:	4b15      	ldr	r3, [pc, #84]	@ (8002780 <USER_UART1_Init+0x170>)
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	4b14      	ldr	r3, [pc, #80]	@ (8002780 <USER_UART1_Init+0x170>)
 8002730:	4916      	ldr	r1, [pc, #88]	@ (800278c <USER_UART1_Init+0x17c>)
 8002732:	400a      	ands	r2, r1
 8002734:	605a      	str	r2, [r3, #4]
	/* STEP 4. Enable the USART by writting the UE bit in USART_CR1 register */
	USART1->CR1   = USART1->CR1   |  ( 0x1UL <<  0U );
 8002736:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <USER_UART1_Init+0x170>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	4b11      	ldr	r3, [pc, #68]	@ (8002780 <USER_UART1_Init+0x170>)
 800273c:	2101      	movs	r1, #1
 800273e:	430a      	orrs	r2, r1
 8002740:	601a      	str	r2, [r3, #0]
	/* STEP 6. Set the TE bit in USART_CR1 to send and idle frame as first transmission */
	USART1->CR1   = USART1->CR1   |  ( 0x1UL <<  3U );
 8002742:	4b0f      	ldr	r3, [pc, #60]	@ (8002780 <USER_UART1_Init+0x170>)
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	4b0e      	ldr	r3, [pc, #56]	@ (8002780 <USER_UART1_Init+0x170>)
 8002748:	2108      	movs	r1, #8
 800274a:	430a      	orrs	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
	USART1->CR1 = USART1->CR1 | (0x1UL << 2U);  // RE (Receiver Enable)
 800274e:	4b0c      	ldr	r3, [pc, #48]	@ (8002780 <USER_UART1_Init+0x170>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <USER_UART1_Init+0x170>)
 8002754:	2104      	movs	r1, #4
 8002756:	430a      	orrs	r2, r1
 8002758:	601a      	str	r2, [r3, #0]
}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40021000 	.word	0x40021000
 8002764:	fff3ffff 	.word	0xfff3ffff
 8002768:	fffffdff 	.word	0xfffffdff
 800276c:	fffbffff 	.word	0xfffbffff
 8002770:	fffff1ff 	.word	0xfffff1ff
 8002774:	ffcfffff 	.word	0xffcfffff
 8002778:	fffffbff 	.word	0xfffffbff
 800277c:	ffefffff 	.word	0xffefffff
 8002780:	40013800 	.word	0x40013800
 8002784:	efffffff 	.word	0xefffffff
 8002788:	ffffefff 	.word	0xffffefff
 800278c:	ffffcfff 	.word	0xffffcfff

08002790 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002790:	480d      	ldr	r0, [pc, #52]	@ (80027c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002792:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002794:	e000      	b.n	8002798 <Reset_Handler+0x8>
 8002796:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002798:	480c      	ldr	r0, [pc, #48]	@ (80027cc <LoopForever+0x6>)
  ldr r1, =_edata
 800279a:	490d      	ldr	r1, [pc, #52]	@ (80027d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800279c:	4a0d      	ldr	r2, [pc, #52]	@ (80027d4 <LoopForever+0xe>)
  movs r3, #0
 800279e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a0:	e002      	b.n	80027a8 <LoopCopyDataInit>

080027a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027a6:	3304      	adds	r3, #4

080027a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027ac:	d3f9      	bcc.n	80027a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ae:	4a0a      	ldr	r2, [pc, #40]	@ (80027d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027b0:	4c0a      	ldr	r4, [pc, #40]	@ (80027dc <LoopForever+0x16>)
  movs r3, #0
 80027b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b4:	e001      	b.n	80027ba <LoopFillZerobss>

080027b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b8:	3204      	adds	r2, #4

080027ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027bc:	d3fb      	bcc.n	80027b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80027be:	f000 f811 	bl	80027e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027c2:	f7ff fbe9 	bl	8001f98 <main>

080027c6 <LoopForever>:

LoopForever:
  b LoopForever
 80027c6:	e7fe      	b.n	80027c6 <LoopForever>
  ldr   r0, =_estack
 80027c8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80027cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80027d4:	080028cc 	.word	0x080028cc
  ldr r2, =_sbss
 80027d8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80027dc:	2000001c 	.word	0x2000001c

080027e0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027e0:	e7fe      	b.n	80027e0 <ADC_IRQHandler>
	...

080027e4 <__libc_init_array>:
 80027e4:	b570      	push	{r4, r5, r6, lr}
 80027e6:	2600      	movs	r6, #0
 80027e8:	4c0c      	ldr	r4, [pc, #48]	@ (800281c <__libc_init_array+0x38>)
 80027ea:	4d0d      	ldr	r5, [pc, #52]	@ (8002820 <__libc_init_array+0x3c>)
 80027ec:	1b64      	subs	r4, r4, r5
 80027ee:	10a4      	asrs	r4, r4, #2
 80027f0:	42a6      	cmp	r6, r4
 80027f2:	d109      	bne.n	8002808 <__libc_init_array+0x24>
 80027f4:	2600      	movs	r6, #0
 80027f6:	f000 f819 	bl	800282c <_init>
 80027fa:	4c0a      	ldr	r4, [pc, #40]	@ (8002824 <__libc_init_array+0x40>)
 80027fc:	4d0a      	ldr	r5, [pc, #40]	@ (8002828 <__libc_init_array+0x44>)
 80027fe:	1b64      	subs	r4, r4, r5
 8002800:	10a4      	asrs	r4, r4, #2
 8002802:	42a6      	cmp	r6, r4
 8002804:	d105      	bne.n	8002812 <__libc_init_array+0x2e>
 8002806:	bd70      	pop	{r4, r5, r6, pc}
 8002808:	00b3      	lsls	r3, r6, #2
 800280a:	58eb      	ldr	r3, [r5, r3]
 800280c:	4798      	blx	r3
 800280e:	3601      	adds	r6, #1
 8002810:	e7ee      	b.n	80027f0 <__libc_init_array+0xc>
 8002812:	00b3      	lsls	r3, r6, #2
 8002814:	58eb      	ldr	r3, [r5, r3]
 8002816:	4798      	blx	r3
 8002818:	3601      	adds	r6, #1
 800281a:	e7f2      	b.n	8002802 <__libc_init_array+0x1e>
 800281c:	080028c4 	.word	0x080028c4
 8002820:	080028c4 	.word	0x080028c4
 8002824:	080028c8 	.word	0x080028c8
 8002828:	080028c4 	.word	0x080028c4

0800282c <_init>:
 800282c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282e:	46c0      	nop			@ (mov r8, r8)
 8002830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002832:	bc08      	pop	{r3}
 8002834:	469e      	mov	lr, r3
 8002836:	4770      	bx	lr

08002838 <_fini>:
 8002838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800283a:	46c0      	nop			@ (mov r8, r8)
 800283c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800283e:	bc08      	pop	{r3}
 8002840:	469e      	mov	lr, r3
 8002842:	4770      	bx	lr
